============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           May 28 2023  08:50:10 pm
  Module:                 ORCA_TOP
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Setup Check with Pin I_RISC_CORE/R_31/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/R_31/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    1987                  
      Launch Clock:-       0                  
         Data Path:-    1987                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    340     340    96      2  3.3  SDFFARX2_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/QN  
     50     390    59     18 10.5  INVX4_LVT     PD_RISC_CORE I_RISC_CORE/fopt152/Y                       
     62     451    48      3  1.7  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/fopt59784/Y                     
     57     508    80      3  1.3  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g59769/Y                        
    163     671    47      2  1.5  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59327_dup60464/Y               
    127     798    44      2  1.0  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59771/Y                        
    128     926    54      4  2.1  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59330/Y                        
    127    1052    50      3  1.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59746/Y                        
    125    1177    50      3  1.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g57833/Y                        
     70    1247    66      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57767/Y                        
     52    1299    72      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57733/Y                        
    123    1423    43      1  0.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g60372/Y                        
    180    1602    74      2  1.1  OA221X1_LVT   PD_RISC_CORE I_RISC_CORE/g60371/Y                        
     82    1684    64      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g1837/Y                         
     30    1714    35      1  0.6  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g1836/Y                         
     58    1772    80      1  0.6  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g1830/Y                         
     31    1804    40      1  0.6  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g2605/Y                         
     56    1859    62      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g2604/Y                         
     30    1889    34      1  0.6  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g4130/Y                         
     68    1957    79      1  0.6  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g4129/Y                         
     30    1987    39      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32693/Y                        
      0    1987     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/R_31/D                          
#---------------------------------------------------------------------------------------------------------



Path 2: MET (2 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_11_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_11_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     207                  
       Uncertainty:-     100                  
     Required Time:=    2093                  
      Launch Clock:-       0                  
         Data Path:-    2091                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    340     340    96      2  3.3  SDFFARX2_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/QN  
     50     390    59     18 10.5  INVX4_LVT     PD_RISC_CORE I_RISC_CORE/fopt152/Y                       
     62     451    48      3  1.7  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/fopt59784/Y                     
     57     508    80      3  1.3  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g59769/Y                        
    163     671    47      2  1.5  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59327_dup60464/Y               
    127     798    44      2  1.0  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59771/Y                        
    128     926    54      4  2.1  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59330/Y                        
    127    1053    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g840/Y                          
     64    1117    74      2  1.1  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g835/Y                          
     79    1196    90      3  1.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g60475/Y                        
    115    1311    37      2  1.1  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58922/Y                        
    180    1491    55      2  0.9  AO221X1_LVT   PD_RISC_CORE I_RISC_CORE/g2169/Y                         
    165    1656    66      1  0.5  AND4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60512/Y                        
    110    1765    44      1  0.4  AND3X1_LVT    PD_RISC_CORE I_RISC_CORE/g4484/Y                         
    326    2091    58      1  0.5  AOI21X1_RVT   PD_RISC_CORE I_RISC_CORE/g32998/Y                        
      0    2091     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_11_/D   
#---------------------------------------------------------------------------------------------------------



Path 3: MET (3 ps) Setup Check with Pin I_RISC_CORE/R_30/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/R_30/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-    1974                  
             Slack:=       3                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_3_/CLK 
    458     458    79      2  2.0  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_3_/Q   
     35     493    44      1  2.7  INVX2_LVT     PD_RISC_CORE I_RISC_CORE/g60269/Y                        
     45     538    35      9  5.0  INVX4_LVT     PD_RISC_CORE I_RISC_CORE/g60268/Y                        
     72     610    49      7  3.6  NBUFFX2_LVT   PD_RISC_CORE I_RISC_CORE/g60262/Y                        
     62     672    79      3  1.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g162/Y                          
    122     794    31      1  0.5  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58242/Y                        
    112     906    47      2  1.1  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g608/Y                          
     69     975    81      2  1.1  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g602/Y                          
     79    1054    35      1  0.6  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g57938/Y                        
     92    1146    56      1  1.7  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g60278/Y                        
    147    1293    56      5  2.7  XNOR2X2_LVT   PD_RISC_CORE I_RISC_CORE/g1349/Y                         
     50    1343    56      1  0.5  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g4234/Y                         
    195    1538    62      5  2.9  NOR3X0_LVT    PD_RISC_CORE I_RISC_CORE/g4220/Y                         
     52    1590    57      1  0.5  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g60434/Y                        
    145    1735    68      1  0.4  OA221X1_LVT   PD_RISC_CORE I_RISC_CORE/g60432/Y                        
    109    1844    42      1  0.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g60431/Y                        
    130    1974    71      2  1.0  AND4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60430/Y                        
      0    1974     -      2    -  SDFFASX1_LVT  PD_RISC_CORE I_RISC_CORE/R_30/D                          
#---------------------------------------------------------------------------------------------------------



Path 4: MET (11 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_5_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_9_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_5_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     308                  
       Uncertainty:-     100                  
     Required Time:=    1992                  
      Launch Clock:-       0                  
         Data Path:-    1981                  
             Slack:=      11                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_9_/CLK 
    467     467    91      5  2.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_9_/Q   
     43     510    51      2  1.2  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/fopt60452/Y                     
     84     594    88      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g738/Y                          
     53     646    45      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g1461/Y                         
     64     711    62      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g60110/Y                        
    106     816    49      2  1.2  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g60109/Y                        
    114     930    40      7  4.0  NAND2X2_LVT   PD_RISC_CORE I_RISC_CORE/g59146_dup60474/Y               
     55     985    59      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g59184/Y                        
     63    1048    75      2  1.0  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g60524/Y                        
    146    1194    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g722/Y                          
    136    1330    49      4  2.1  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g720/Y                          
     88    1417    99      2  1.3  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57655/Y                        
     93    1511    43      2  1.2  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g57621/Y                        
     56    1567    66      1  0.5  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57571/Y                        
     94    1660    93      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g2651/Y                         
    106    1766    45      1  0.5  OA221X1_LVT   PD_RISC_CORE I_RISC_CORE/g57547_dup/Y                    
    103    1868    47      1  0.6  AO221X1_LVT   PD_RISC_CORE I_RISC_CORE/g59139/Y                        
    113    1981    25      1  0.5  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g57487/Y                        
      0    1981     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_5_/D    
#---------------------------------------------------------------------------------------------------------



Path 5: MET (13 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_15_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_15_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-    1977                  
             Slack:=      13                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/CLK 
    490     490   125      9  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/Q   
    104     594    43      2  1.1  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g59768/Y                        
    102     696    54      2  1.5  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59327_dup60464/Y               
    102     798    49      2  1.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59771/Y                        
    107     904    61      4  2.3  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59330/Y                        
     98    1002    44      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g840/Y                          
     58    1061    68      2  1.0  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g835/Y                          
     93    1153    97      3  1.7  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g60475/Y                        
    151    1305   120      1  0.5  NAND3X0_RVT   PD_RISC_CORE I_RISC_CORE/g57691/Y                        
    187    1492    74      2  1.1  OA221X1_LVT   PD_RISC_CORE I_RISC_CORE/g6370/Y                         
    237    1729    42      2  1.0  OAI221X1_LVT  PD_RISC_CORE I_RISC_CORE/g6340/Y                         
     91    1820    38      1  0.5  AND3X1_LVT    PD_RISC_CORE I_RISC_CORE/g6336/Y                         
     56    1877    68      1  0.5  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g1805/Y                         
    101    1977    32      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g57364/Y                        
      0    1977     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_15_/D   
#---------------------------------------------------------------------------------------------------------



Path 6: MET (13 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     312                  
       Uncertainty:-     100                  
     Required Time:=    1988                  
      Launch Clock:-       0                  
         Data Path:-    1974                  
             Slack:=      13                  

#-----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                              
#-----------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK       
    494     494   132     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/Q         
    125     619    66      4  2.7  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g4254/Y                                       
    111     730    29      2  1.0  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g32954/Y                                      
     69     799    85      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                      
    152     951   102     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                      
     94    1044    42      2  1.1  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58399/Y                                      
     91    1135    40      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58155/Y                                      
     57    1193    69      2  1.0  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57987/Y                                      
     98    1290    92      2  1.2  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57945/Y                                      
    128    1419   161      5  3.2  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g57885/Y                                      
    156    1575    58      4  2.8  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g57817/Y                                      
    132    1707    44      3  1.7  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g57777/Y                                      
    100    1806    33      3  1.5  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g57738/Y                                      
    133    1939    39      1  0.6  OAI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g60560/Y                                      
     36    1974    36      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57671/Y                                      
      0    1974     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_0_/D 
#-----------------------------------------------------------------------------------------------------------------------



Path 7: MET (15 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_13_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_13_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-    1975                  
             Slack:=      15                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    340     340    96      2  3.3  SDFFARX2_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/QN  
     50     390    59     18 10.5  INVX4_LVT     PD_RISC_CORE I_RISC_CORE/fopt152/Y                       
     62     451    48      3  1.7  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/fopt59784/Y                     
     57     508    80      3  1.3  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g59769/Y                        
    163     671    47      2  1.5  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59327_dup60464/Y               
    127     798    44      2  1.0  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59771/Y                        
    128     926    54      4  2.1  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59330/Y                        
    127    1053    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g840/Y                          
     64    1117    74      2  1.1  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g835/Y                          
     79    1196    90      3  1.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g60475/Y                        
     96    1293    81      2  1.1  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g59555/Y                        
     43    1336    61      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g4260/Y                         
    155    1490    52      4  2.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g4228/Y                         
     86    1576    31      1  0.5  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g4218/Y                         
     55    1632    63      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g4214/Y                         
     77    1708    49      2  1.0  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g4213/Y                         
     95    1803    41      1  0.6  AND3X1_LVT    PD_RISC_CORE I_RISC_CORE/g4156/Y                         
     68    1871    82      1  0.6  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g4139/Y                         
    104    1975    32      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g57370/Y                        
      0    1975     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_13_/D   
#---------------------------------------------------------------------------------------------------------



Path 8: MET (18 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-    1972                  
             Slack:=      18                  

#--------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                         Timing Point                       
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                           
#--------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK    
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q      
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                   
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                   
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                   
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                   
    100    1054    35      2  1.0  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58399/Y                                   
    114    1168    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58155/Y                                   
     66    1235    79      2  1.2  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57987/Y                                   
     54    1289    60      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57945/Y                                   
    122    1411   162      5  3.2  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g57885/Y                                   
    125    1535    69      4  2.8  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g57817/Y                                   
    111    1646    36      3  1.6  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g57777/Y                                   
    120    1766    42      3  1.6  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g57738/Y                                   
     67    1833    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g57704/Y                                   
    139    1972    30      1  0.5  OAI222X1_LVT  PD_RISC_CORE I_RISC_CORE/g57660/Y                                   
      0    1972     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/D 
#--------------------------------------------------------------------------------------------------------------------



Path 9: MET (27 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_10_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_13_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_10_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-    1963                  
             Slack:=      27                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                 
#----------------------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_13_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_13_/Q   
     96     564    40      3  1.7  OR2X2_LVT     PD_RISC_CORE I_RISC_CORE/g2257/Y                          
     30     594    29      2  1.0  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58374/Y                         
     88     682    46      1  0.6  AND3X1_LVT    PD_RISC_CORE I_RISC_CORE/g58162/Y                         
     57     740    63      1  0.5  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g58120/Y                         
     86     826    39      2  1.1  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58066/Y                         
     57     882    72      2  1.0  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g2101/Y                          
     96     978    35      4  2.1  NBUFFX2_LVT   PD_RISC_CORE I_RISC_CORE/g60264/Y                         
    156    1135    30      1  0.5  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2254/Y                          
     38    1173    48      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g2249/Y                          
     60    1234    63      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g2243/Y                          
     70    1304    79      2  1.3  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g2790/Y                          
     78    1382    59      3  2.1  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g2789/Y                          
     79    1461    47      2  1.1  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g57680/Y                         
     43    1503    57      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g2200/Y                          
    133    1636    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g2791/Y                          
     60    1696    61      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g2766/Y                          
    108    1804    51      2  1.4  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g2762/Y                          
     56    1860    72      1  0.5  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g60508/Y                         
    103    1963    32      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g57389/Y                         
      0    1963     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_10_/D    
#----------------------------------------------------------------------------------------------------------



Path 10: MET (43 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_12_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_12_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     308                  
       Uncertainty:-     100                  
     Required Time:=    1992                  
      Launch Clock:-       0                  
         Data Path:-    1949                  
             Slack:=      43                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    340     340    96      2  3.3  SDFFARX2_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/QN  
     50     390    59     18 10.5  INVX4_LVT     PD_RISC_CORE I_RISC_CORE/fopt152/Y                       
     62     451    48      3  1.7  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/fopt59784/Y                     
     57     508    80      3  1.3  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g59769/Y                        
    163     671    47      2  1.5  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59327_dup60464/Y               
    127     798    44      2  1.0  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59771/Y                        
    128     926    54      4  2.1  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59330/Y                        
    127    1053    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g840/Y                          
     64    1117    74      2  1.1  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g835/Y                          
     79    1196    90      3  1.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g60475/Y                        
     96    1293    81      2  1.1  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g59555/Y                        
     99    1392    95      2  0.9  NAND2X0_RVT   PD_RISC_CORE I_RISC_CORE/g59554/Y                        
    130    1522   114      1  0.5  NAND2X0_RVT   PD_RISC_CORE I_RISC_CORE/g59556/Y                        
    102    1624    41      1  0.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g2781/Y                         
    115    1739    53      2  1.1  OA221X1_LVT   PD_RISC_CORE I_RISC_CORE/g2769/Y                         
     97    1836    38      1  0.5  AND3X1_LVT    PD_RISC_CORE I_RISC_CORE/g60509/Y                        
    113    1949    26      1  0.5  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g57380/Y                        
      0    1949     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_12_/D   
#---------------------------------------------------------------------------------------------------------



Path 11: MET (80 ps) Setup Check with Pin I_RISC_CORE/R_34/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/R_34/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     246                  
       Uncertainty:-     100                  
     Required Time:=    2054                  
      Launch Clock:-       0                  
         Data Path:-    1974                  
             Slack:=      80                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_3_/CLK 
    458     458    79      2  2.0  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_3_/Q   
     35     493    44      1  2.7  INVX2_LVT     PD_RISC_CORE I_RISC_CORE/g60269/Y                        
     45     538    35      9  5.0  INVX4_LVT     PD_RISC_CORE I_RISC_CORE/g60268/Y                        
     72     610    49      7  3.6  NBUFFX2_LVT   PD_RISC_CORE I_RISC_CORE/g60262/Y                        
     62     672    79      3  1.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g162/Y                          
    122     794    31      1  0.5  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58242/Y                        
    112     906    47      2  1.1  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g608/Y                          
     69     975    81      2  1.1  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g602/Y                          
     79    1054    35      1  0.6  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g57938/Y                        
     92    1146    56      1  1.7  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g60278/Y                        
    147    1293    56      5  2.7  XNOR2X2_LVT   PD_RISC_CORE I_RISC_CORE/g1349/Y                         
     50    1343    56      1  0.5  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g4234/Y                         
    195    1538    62      5  2.9  NOR3X0_LVT    PD_RISC_CORE I_RISC_CORE/g4220/Y                         
     52    1590    57      1  0.5  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g60434/Y                        
    145    1735    68      1  0.4  OA221X1_LVT   PD_RISC_CORE I_RISC_CORE/g60432/Y                        
    109    1844    42      1  0.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g60431/Y                        
    130    1974    71      2  1.0  AND4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60430/Y                        
      0    1974     -      2    -  SDFFX1_LVT    PD_RISC_CORE I_RISC_CORE/R_34/D                          
#---------------------------------------------------------------------------------------------------------



Path 12: MET (80 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-    1910                  
             Slack:=      80                  

#-----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                              
#-----------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK       
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q         
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                      
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                      
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                      
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                      
    100    1054    35      2  1.0  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58399/Y                                      
    114    1168    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58155/Y                                      
     66    1235    79      2  1.2  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57987/Y                                      
     54    1289    60      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57945/Y                                      
    122    1411   162      5  3.2  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g57885/Y                                      
    125    1535    69      4  2.8  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g57817/Y                                      
    111    1646    36      3  1.6  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g57777/Y                                      
    120    1766    42      3  1.6  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g57738/Y                                      
    144    1910    30      1  0.5  OAI222X1_LVT  PD_RISC_CORE I_RISC_CORE/g57688/Y                                      
      0    1910     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_1_/D 
#-----------------------------------------------------------------------------------------------------------------------



Path 13: MET (87 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     309                  
       Uncertainty:-     100                  
     Required Time:=    1991                  
      Launch Clock:-       0                  
         Data Path:-    1904                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                         Timing Point                       
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                           
#--------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK    
    494     494   132     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/Q      
    125     619    66      4  2.7  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g4254/Y                                    
    111     730    29      2  1.0  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g32954/Y                                   
     69     799    85      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                   
    152     951   102     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                   
     94    1044    42      2  1.1  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58399/Y                                   
     91    1135    40      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58155/Y                                   
     57    1193    69      2  1.0  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57987/Y                                   
     98    1290    92      2  1.2  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57945/Y                                   
    128    1419   161      5  3.2  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g57885/Y                                   
    137    1556   104      6  3.4  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g57864/Y                                   
    116    1672    29      2  1.0  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g57829/Y                                   
     79    1751   103      3  1.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57778/Y                                   
    153    1904    28      1  0.5  OAI221X1_LVT  PD_RISC_CORE I_RISC_CORE/g57686/Y                                   
      0    1904     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/D 
#--------------------------------------------------------------------------------------------------------------------



Path 14: MET (87 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     308                  
       Uncertainty:-     100                  
     Required Time:=    1992                  
      Launch Clock:-       0                  
         Data Path:-    1905                  
             Slack:=      87                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_4_/CLK 
    418     418    75      6  3.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_4_/Q   
     74     491    56      7  4.2  INVX2_LVT     PD_RISC_CORE I_RISC_CORE/fopt3214/Y                      
     85     576    49      3  1.8  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g130/Y                          
     68     645    82      3  1.4  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g60395/Y                        
    147     792    56      4  1.9  AND3X1_LVT    PD_RISC_CORE I_RISC_CORE/g118/Y                          
    134     926    44      2  1.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59803/Y                        
    127    1053    45      2  1.2  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g2996/Y                         
     79    1132    94      3  1.8  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g2983/Y                         
     59    1191    72      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g2982/Y                         
     76    1267    57      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g2980/Y                         
     81    1348    49      6  3.4  NBUFFX2_LVT   PD_RISC_CORE I_RISC_CORE/g60370/Y                        
     73    1421    42      4  2.5  NBUFFX2_LVT   PD_RISC_CORE I_RISC_CORE/g635/Y                          
     47    1468    53      1  0.5  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57613/Y                        
     94    1562    42      2  1.0  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g6349/Y                         
     65    1627    85      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g6343/Y                         
     55    1682    66      1  0.5  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g6341/Y                         
     96    1778    90      2  1.2  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g6334/Y                         
    127    1905    25      1  0.5  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g59370/Y                        
      0    1905     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_0_/D    
#---------------------------------------------------------------------------------------------------------



Path 15: MET (88 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     321                  
       Uncertainty:-     100                  
     Required Time:=    1979                  
      Launch Clock:-       0                  
         Data Path:-    1892                  
             Slack:=      88                  

#--------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                         Timing Point                       
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                           
#--------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK    
    494     494   132     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/Q      
    125     619    66      4  2.7  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g4254/Y                                    
    111     730    29      2  1.0  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g32954/Y                                   
     69     799    85      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                   
    152     951   102     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                   
     94    1044    42      2  1.1  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58399/Y                                   
     91    1135    40      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58155/Y                                   
     57    1193    69      2  1.0  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57987/Y                                   
     98    1290    92      2  1.2  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57945/Y                                   
    128    1419   161      5  3.2  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g57885/Y                                   
    137    1556   104      6  3.4  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g57864/Y                                   
    116    1672    29      2  1.0  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g57829/Y                                   
     79    1751   103      3  1.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57778/Y                                   
     84    1836    42      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g57729/Y                                   
     56    1892    54      1  0.5  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57718/Y                                   
      0    1892     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_0_/D 
#--------------------------------------------------------------------------------------------------------------------



Path 16: MET (151 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_9_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_9_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     308                  
       Uncertainty:-     100                  
     Required Time:=    1992                  
      Launch Clock:-       0                  
         Data Path:-    1842                  
             Slack:=     151                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    340     340    96      2  3.3  SDFFARX2_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/QN  
     50     390    59     18 10.5  INVX4_LVT     PD_RISC_CORE I_RISC_CORE/fopt152/Y                       
     62     451    48      3  1.7  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/fopt59784/Y                     
     57     508    80      3  1.3  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g59769/Y                        
    163     671    47      2  1.5  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59327_dup60464/Y               
    127     798    44      2  1.0  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59771/Y                        
    128     926    54      4  2.1  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59330/Y                        
     64     990    65      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g837/Y                          
     53    1043    68      1  0.5  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g836/Y                          
    146    1189    47      3  1.5  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g57737/Y                        
     68    1257    76      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57707/Y                        
     56    1313    68      1  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57679/Y                        
    150    1463    54      1  0.5  XNOR2X1_LVT   PD_RISC_CORE I_RISC_CORE/g57635/Y                        
     76    1539    71      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g1362/Y                         
     60    1599    72      1  0.5  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g6364/Y                         
    130    1729    36      2  1.0  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g6348/Y                         
    112    1842    25      1  0.5  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g60504/Y                        
      0    1842     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_9_/D    
#---------------------------------------------------------------------------------------------------------



Path 17: MET (196 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-    1787                  
             Slack:=     196                  

#----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                          Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                             
#----------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK      
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q        
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                     
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                     
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                     
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                     
    100    1054    35      2  1.0  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58399/Y                                     
    114    1168    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58155/Y                                     
     66    1235    79      2  1.2  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57987/Y                                     
     54    1289    60      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57945/Y                                     
    151    1440    39      1  0.6  OAI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g57898/Y                                     
     65    1505    85      2  1.4  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57884/Y                                     
    132    1638    56      8  4.0  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g57819/Y                                     
    149    1787    46      1  0.5  AO222X1_LVT   PD_RISC_CORE I_RISC_CORE/g57689/Y                                     
      0    1787     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/D 
#----------------------------------------------------------------------------------------------------------------------



Path 18: MET (196 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-    1787                  
             Slack:=     196                  

#----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                          Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                             
#----------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK      
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q        
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                     
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                     
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                     
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                     
    100    1054    35      2  1.0  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58399/Y                                     
    114    1168    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58155/Y                                     
     66    1235    79      2  1.2  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57987/Y                                     
     54    1289    60      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57945/Y                                     
    151    1440    39      1  0.6  OAI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g57898/Y                                     
     65    1505    85      2  1.4  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57884/Y                                     
    132    1638    56      8  4.0  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g57819/Y                                     
    149    1787    46      1  0.5  AO222X1_LVT   PD_RISC_CORE I_RISC_CORE/g57753/Y                                     
      0    1787     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/D 
#----------------------------------------------------------------------------------------------------------------------



Path 19: MET (196 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-    1787                  
             Slack:=     196                  

#----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                          Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                             
#----------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK      
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q        
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                     
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                     
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                     
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                     
    100    1054    35      2  1.0  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58399/Y                                     
    114    1168    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58155/Y                                     
     66    1235    79      2  1.2  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57987/Y                                     
     54    1289    60      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57945/Y                                     
    151    1440    39      1  0.6  OAI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g57898/Y                                     
     65    1505    85      2  1.4  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57884/Y                                     
    132    1638    56      8  4.0  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g57819/Y                                     
    149    1787    46      1  0.5  AO222X1_LVT   PD_RISC_CORE I_RISC_CORE/g57749/Y                                     
      0    1787     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/D 
#----------------------------------------------------------------------------------------------------------------------



Path 20: MET (196 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-    1787                  
             Slack:=     196                  

#----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                          Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                             
#----------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK      
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q        
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                     
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                     
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                     
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                     
    100    1054    35      2  1.0  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58399/Y                                     
    114    1168    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58155/Y                                     
     66    1235    79      2  1.2  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57987/Y                                     
     54    1289    60      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57945/Y                                     
    151    1440    39      1  0.6  OAI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g57898/Y                                     
     65    1505    85      2  1.4  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57884/Y                                     
    132    1638    56      8  4.0  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g57819/Y                                     
    149    1787    46      1  0.5  AO222X1_LVT   PD_RISC_CORE I_RISC_CORE/g57750/Y                                     
      0    1787     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/D 
#----------------------------------------------------------------------------------------------------------------------



Path 21: MET (196 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-    1787                  
             Slack:=     196                  

#----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                          Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                             
#----------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK      
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q        
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                     
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                     
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                     
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                     
    100    1054    35      2  1.0  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58399/Y                                     
    114    1168    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58155/Y                                     
     66    1235    79      2  1.2  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57987/Y                                     
     54    1289    60      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57945/Y                                     
    151    1440    39      1  0.6  OAI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g57898/Y                                     
     65    1505    85      2  1.4  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57884/Y                                     
    132    1638    56      8  4.0  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g57819/Y                                     
    149    1787    46      1  0.5  AO222X1_LVT   PD_RISC_CORE I_RISC_CORE/g57751/Y                                     
      0    1787     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/D 
#----------------------------------------------------------------------------------------------------------------------



Path 22: MET (196 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-    1787                  
             Slack:=     196                  

#----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                          Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                             
#----------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK      
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q        
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                     
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                     
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                     
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                     
    100    1054    35      2  1.0  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58399/Y                                     
    114    1168    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58155/Y                                     
     66    1235    79      2  1.2  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57987/Y                                     
     54    1289    60      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57945/Y                                     
    151    1440    39      1  0.6  OAI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g57898/Y                                     
     65    1505    85      2  1.4  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57884/Y                                     
    132    1638    56      8  4.0  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g57819/Y                                     
    149    1787    46      1  0.5  AO222X1_LVT   PD_RISC_CORE I_RISC_CORE/g57752/Y                                     
      0    1787     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/D 
#----------------------------------------------------------------------------------------------------------------------



Path 23: MET (196 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-    1787                  
             Slack:=     196                  

#----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                          Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                             
#----------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK      
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q        
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                     
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                     
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                     
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                     
    100    1054    35      2  1.0  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58399/Y                                     
    114    1168    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58155/Y                                     
     66    1235    79      2  1.2  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57987/Y                                     
     54    1289    60      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57945/Y                                     
    151    1440    39      1  0.6  OAI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g57898/Y                                     
     65    1505    85      2  1.4  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57884/Y                                     
    132    1638    56      8  4.0  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g57819/Y                                     
    149    1787    46      1  0.5  AO222X1_LVT   PD_RISC_CORE I_RISC_CORE/g57746/Y                                     
      0    1787     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/D 
#----------------------------------------------------------------------------------------------------------------------



Path 24: MET (196 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-    1787                  
             Slack:=     196                  

#----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                          Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                             
#----------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK      
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q        
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                     
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                     
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                     
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                     
    100    1054    35      2  1.0  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58399/Y                                     
    114    1168    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58155/Y                                     
     66    1235    79      2  1.2  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57987/Y                                     
     54    1289    60      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57945/Y                                     
    151    1440    39      1  0.6  OAI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g57898/Y                                     
     65    1505    85      2  1.4  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57884/Y                                     
    132    1638    56      8  4.0  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g57819/Y                                     
    149    1787    46      1  0.5  AO222X1_LVT   PD_RISC_CORE I_RISC_CORE/g57748/Y                                     
      0    1787     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/D 
#----------------------------------------------------------------------------------------------------------------------



Path 25: MET (242 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_3_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_3_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     302                  
       Uncertainty:-     100                  
     Required Time:=    1998                  
      Launch Clock:-       0                  
         Data Path:-    1756                  
             Slack:=     242                  

#---------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                              
#---------------------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK                       
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q                         
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                                      
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                                      
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                                      
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                                      
    100    1054    35      2  1.0  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58399/Y                                                      
    114    1168    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58155/Y                                                      
     66    1235    79      2  1.2  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57987/Y                                                      
     54    1289    60      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57945/Y                                                      
    122    1411   162      5  3.2  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g57885/Y                                                      
     67    1478    90      6  3.2  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g57864/Y                                                      
    153    1631   164      4  2.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57818/Y                                                      
    125    1756    29      1  0.4  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g57760/Y                                                      
      0    1756     -      1    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_3_/latch/EN 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 26: MET (242 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_0_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_0_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     302                  
       Uncertainty:-     100                  
     Required Time:=    1998                  
      Launch Clock:-       0                  
         Data Path:-    1756                  
             Slack:=     242                  

#---------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                              
#---------------------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK                       
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q                         
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                                      
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                                      
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                                      
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                                      
    100    1054    35      2  1.0  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58399/Y                                                      
    114    1168    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58155/Y                                                      
     66    1235    79      2  1.2  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57987/Y                                                      
     54    1289    60      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57945/Y                                                      
    122    1411   162      5  3.2  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g57885/Y                                                      
     67    1478    90      6  3.2  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g57864/Y                                                      
    153    1631   164      4  2.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57818/Y                                                      
    125    1756    28      1  0.4  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g57763/Y                                                      
      0    1756     -      1    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_0_/latch/EN 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 27: MET (242 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_2_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_2_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     301                  
       Uncertainty:-     100                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-    1756                  
             Slack:=     242                  

#---------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                              
#---------------------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK                       
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q                         
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                                      
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                                      
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                                      
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                                      
    100    1054    35      2  1.0  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58399/Y                                                      
    114    1168    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58155/Y                                                      
     66    1235    79      2  1.2  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57987/Y                                                      
     54    1289    60      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57945/Y                                                      
    122    1411   162      5  3.2  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g57885/Y                                                      
     67    1478    90      6  3.2  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g57864/Y                                                      
    153    1631   164      4  2.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57818/Y                                                      
    125    1756    27      1  0.4  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g57770/Y                                                      
      0    1756     -      1    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_2_/latch/EN 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 28: MET (242 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_1_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_1_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     301                  
       Uncertainty:-     100                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-    1756                  
             Slack:=     242                  

#---------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                              
#---------------------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK                       
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q                         
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                                      
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                                      
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                                      
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                                      
    100    1054    35      2  1.0  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58399/Y                                                      
    114    1168    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58155/Y                                                      
     66    1235    79      2  1.2  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57987/Y                                                      
     54    1289    60      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57945/Y                                                      
    122    1411   162      5  3.2  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g57885/Y                                                      
     67    1478    90      6  3.2  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g57864/Y                                                      
    153    1631   164      4  2.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57818/Y                                                      
    125    1756    27      1  0.4  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g57761/Y                                                      
      0    1756     -      1    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_1_/latch/EN 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 29: MET (246 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_6_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_6_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1739                  
             Slack:=     246                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    340     340    96      2  3.3  SDFFARX2_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/QN  
     50     390    59     18 10.5  INVX4_LVT     PD_RISC_CORE I_RISC_CORE/fopt152/Y                       
     91     481    90      2  1.2  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g686/Y                          
     41     522    50      2  1.1  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/fopt58660/Y                     
     90     612    36      2  1.2  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58316/Y                        
    163     774    43      2  1.6  OAI22X1_LVT   PD_RISC_CORE I_RISC_CORE/g3205/Y                         
     83     857    41      1  0.8  HADDX1_LVT    PD_RISC_CORE I_RISC_CORE/g3198/C1                        
     26     884    27      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g3197/Y                         
     79     963    36      2  1.0  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g3196/Y                         
     72    1034    82      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g427/Y                          
     52    1086    55      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g59244_dup/Y                    
    136    1222    45      1  1.3  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59487/Y                        
    156    1378    50      2  1.0  XNOR2X2_LVT   PD_RISC_CORE I_RISC_CORE/g59781/Y                        
    123    1501    40      1  0.5  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g60382/Y                        
     79    1580    90      2  1.2  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g1862/Y                         
     44    1624    55      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g60391/Y                        
    115    1739    42      1  0.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g60505/Y                        
      0    1739     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_6_/D    
#---------------------------------------------------------------------------------------------------------



Path 30: MET (253 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_7_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_7_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-    1737                  
             Slack:=     253                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    340     340    96      2  3.3  SDFFARX2_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/QN  
     50     390    59     18 10.5  INVX4_LVT     PD_RISC_CORE I_RISC_CORE/fopt152/Y                       
     62     451    48      3  1.7  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/fopt59784/Y                     
     57     508    80      3  1.3  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g59769/Y                        
    163     671    47      2  1.5  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59327_dup60464/Y               
    127     798    44      2  1.0  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59771/Y                        
    128     926    54      4  2.1  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59330/Y                        
    127    1052    50      3  1.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59746/Y                        
    125    1177    50      3  1.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g57833/Y                        
     70    1247    66      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57767/Y                        
     52    1299    72      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57733/Y                        
     82    1381    69      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57706/Y                        
     88    1470    40      1  0.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g60372/Y                        
    125    1594    54      2  1.2  OA221X1_LVT   PD_RISC_CORE I_RISC_CORE/g60371/Y                        
     52    1647    61      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57505_dup/Y                    
     90    1737    32      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g59767/Y                        
      0    1737     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_7_/D    
#---------------------------------------------------------------------------------------------------------



Path 31: MET (276 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_8_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_8_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     308                  
       Uncertainty:-     100                  
     Required Time:=    1992                  
      Launch Clock:-       0                  
         Data Path:-    1716                  
             Slack:=     276                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/CLK 
    490     490   125      9  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/Q   
     71     561    86      3  1.4  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g8/Y                            
    112     673    41      2  0.9  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g158/Y                          
     80     752    95      2  1.2  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g157/Y                          
     72     825    96      2  1.1  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g59752/Y                        
     90     915    75      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g339/Y                          
     56     970    71      1  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g60544/Y                        
    187    1157    75      5  2.7  XNOR2X1_LVT   PD_RISC_CORE I_RISC_CORE/g60543/Y                        
    101    1258    66      5  3.0  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g60289/Y                        
     64    1322    61      1  0.5  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g60245/Y                        
     77    1400    64      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g1360/Y                         
     42    1441    46      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g1329/Y                         
     83    1524   102      2  1.2  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g1320/Y                         
    100    1624    44      1  0.7  AND3X1_LVT    PD_RISC_CORE I_RISC_CORE/g6376/Y                         
     92    1716    27      1  0.5  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g60227/Y                        
      0    1716     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_8_/D    
#---------------------------------------------------------------------------------------------------------



Path 32: MET (323 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_PopDataOut_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_PopDataOut_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    1103                  
       Uncertainty:-     100                  
     Required Time:=    1197                  
      Launch Clock:-       0                  
         Data Path:-     874                  
             Slack:=     323                  

#-------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                  Timing Point                               
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                            
#-------------------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK                     
    466     466    90      5  2.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q                       
    121     586    88      8  4.5  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g32970/Y                                                    
     30     616    42      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58586/Y                                                    
     93     710   113      3  1.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58415/Y                                                    
    114     824    58      4  2.2  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58181/Y                                                    
     50     874    50      5  2.4  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58142/Y                                                    
      0     874     -      5    -  CGLPPRX2_HVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_PopDataOut_reg/latch/EN 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 33: MET (348 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_7_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_7_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     306                  
       Uncertainty:-     100                  
     Required Time:=    1994                  
      Launch Clock:-       0                  
         Data Path:-    1646                  
             Slack:=     348                  

#---------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                              
#---------------------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK                       
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q                         
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                                      
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                                      
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                                      
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                                      
    100    1054    35      2  1.0  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58399/Y                                                      
    114    1168    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58155/Y                                                      
     66    1235    79      2  1.2  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57987/Y                                                      
     54    1289    60      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57945/Y                                                      
    122    1411   162      5  3.2  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g57885/Y                                                      
    125    1535    69      4  2.8  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g57817/Y                                                      
    111    1646    36      3  1.6  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g57777/Y                                                      
      0    1646     -      3    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_7_/latch/EN 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 34: MET (355 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-    1635                  
             Slack:=     355                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_4_/CLK 
    484     484   115      6  4.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_4_/Q   
     47     531    62      7  3.8  INVX2_LVT     PD_RISC_CORE I_RISC_CORE/fopt3214/Y                      
     92     623   100      2  1.2  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g399/Y                          
     71     693    84      2  1.0  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g398/Y                          
    156     849    46      2  1.3  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g122/Y                          
     42     891    29      1  0.5  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g121/Y                          
     63     954    47      2  1.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59803/Y                        
    100    1054    50      2  1.2  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g2996/Y                         
     75    1128    90      3  1.7  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g2983/Y                         
     86    1215    61      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g2982/Y                         
     52    1267    58      1  0.5  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g2980/Y                         
     90    1358    37      6  3.0  NBUFFX2_LVT   PD_RISC_CORE I_RISC_CORE/g60370/Y                        
     59    1416    61      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g1861/Y                         
     95    1511    45      2  1.0  AND3X1_LVT    PD_RISC_CORE I_RISC_CORE/g1849/Y                         
     44    1554    46      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g1840/Y                         
     81    1635    32      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g57558/Y                        
      0    1635     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_1_/D    
#---------------------------------------------------------------------------------------------------------



Path 35: MET (362 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_4_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_4_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     302                  
       Uncertainty:-     100                  
     Required Time:=    1998                  
      Launch Clock:-       0                  
         Data Path:-    1636                  
             Slack:=     362                  

#---------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                              
#---------------------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK                       
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q                         
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                                      
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                                      
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                                      
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                                      
    100    1054    35      2  1.0  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58399/Y                                                      
    114    1168    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58155/Y                                                      
     66    1235    79      2  1.2  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57987/Y                                                      
     54    1289    60      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57945/Y                                                      
    122    1411   162      5  3.2  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g57885/Y                                                      
    125    1535    69      4  2.8  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g57817/Y                                                      
    101    1636    28      1  0.4  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g57764/Y                                                      
      0    1636     -      1    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_4_/latch/EN 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 36: MET (362 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_5_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_5_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     301                  
       Uncertainty:-     100                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-    1636                  
             Slack:=     362                  

#---------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                              
#---------------------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK                       
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q                         
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                                      
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                                      
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                                      
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                                      
    100    1054    35      2  1.0  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58399/Y                                                      
    114    1168    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58155/Y                                                      
     66    1235    79      2  1.2  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57987/Y                                                      
     54    1289    60      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57945/Y                                                      
    122    1411   162      5  3.2  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g57885/Y                                                      
    125    1535    69      4  2.8  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g57817/Y                                                      
    101    1636    27      1  0.4  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g57762/Y                                                      
      0    1636     -      1    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_5_/latch/EN 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 37: MET (363 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_6_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_6_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     300                  
       Uncertainty:-     100                  
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    1636                  
             Slack:=     363                  

#---------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                              
#---------------------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK                       
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q                         
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                                      
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                                      
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                                      
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                                      
    100    1054    35      2  1.0  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58399/Y                                                      
    114    1168    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58155/Y                                                      
     66    1235    79      2  1.2  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57987/Y                                                      
     54    1289    60      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57945/Y                                                      
    122    1411   162      5  3.2  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g57885/Y                                                      
    125    1535    69      4  2.8  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g57817/Y                                                      
    101    1636    25      1  0.4  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g57766/Y                                                      
      0    1636     -      1    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_6_/latch/EN 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 38: MET (392 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     308                  
       Uncertainty:-     100                  
     Required Time:=    1992                  
      Launch Clock:-       0                  
         Data Path:-    1600                  
             Slack:=     392                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/CLK 
    490     490   125      9  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/Q   
    108     598    62      4  2.4  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g59720/Y                        
     38     636    40      3  1.2  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/fopt58993/Y                     
     96     732    48      2  2.0  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g58081/Y                        
    180     912    74      3  1.7  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g59320/Y                        
    103    1015    35      2  1.0  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g1915/Y                         
     80    1095    90      2  1.2  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g59324_dup60473/Y               
    144    1239    53      1  0.5  OA222X1_LVT   PD_RISC_CORE I_RISC_CORE/g59384/Y                        
     94    1334    47      2  1.2  AND3X1_LVT    PD_RISC_CORE I_RISC_CORE/g1884/Y                         
     68    1402    33      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g1859/Y                         
    104    1506    48      2  1.1  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g1845/Y                         
     94    1600    27      1  0.5  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g57649/Y                        
      0    1600     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_2_/D    
#---------------------------------------------------------------------------------------------------------



Path 39: MET (405 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     308                  
       Uncertainty:-     100                  
     Required Time:=    1992                  
      Launch Clock:-       0                  
         Data Path:-    1586                  
             Slack:=     405                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    340     340    96      2  3.3  SDFFARX2_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/QN  
     50     390    59     18 10.5  INVX4_LVT     PD_RISC_CORE I_RISC_CORE/fopt152/Y                       
     62     451    48      3  1.7  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/fopt59784/Y                     
     57     508    80      3  1.3  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g59769/Y                        
    163     671    47      2  1.5  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59327_dup60464/Y               
    127     798    44      2  1.0  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g59771/Y                        
    227    1025   139      1  1.1  NBUFFX2_HVT   PD_RISC_CORE I_RISC_CORE/g59333/Y                        
    164    1190    59      1  0.5  XNOR2X1_LVT   PD_RISC_CORE I_RISC_CORE/g59332/Y                        
    135    1325    39      1  0.6  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g1887/Y                         
    171    1496    42      2  1.2  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g1835/Y                         
     91    1586    27      1  0.5  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g57597/Y                        
      0    1586     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_3_/D    
#---------------------------------------------------------------------------------------------------------



Path 40: MET (412 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/clk_gate_PSWL_Carry_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/clk_gate_PSWL_Carry_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    1092                  
       Uncertainty:-     100                  
     Required Time:=    1208                  
      Launch Clock:-       0                  
         Data Path:-     796                  
             Slack:=     412                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/CLK 
    396     396    56      3  1.5  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/Q   
    102     498   115      3  1.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58503/Y                                               
    106     604    46      2  1.3  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58286/Y                                               
     39     643    39      3  1.7  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58235/Y                                               
     81     723    35      2  1.0  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58172/Y                                               
     72     796    31      1  0.4  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58099/Y                                               
      0     796     -      1    -  CGLPPRX2_HVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/clk_gate_PSWL_Carry_reg/latch/EN          
#--------------------------------------------------------------------------------------------------------------------------------



Path 41: MET (421 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_4_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_4_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     308                  
       Uncertainty:-     100                  
     Required Time:=    1992                  
      Launch Clock:-       0                  
         Data Path:-    1570                  
             Slack:=     421                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/CLK 
    490     490   125      9  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/Q   
     71     561    86      3  1.4  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g8/Y                            
    112     673    41      2  0.9  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g158/Y                          
     80     752    95      2  1.2  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g157/Y                          
     72     825    96      2  1.1  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g59752/Y                        
    114     939    86      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g1912/Y                         
     30     969    41      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g1911/Y                         
    116    1085    60      3  1.4  OA22X1_LVT    PD_RISC_CORE I_RISC_CORE/g1892/Y                         
    114    1199    47      6  2.7  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g60476/Y                        
    177    1376    31      1  0.5  AOI221X1_LVT  PD_RISC_CORE I_RISC_CORE/g57658/Y                        
     98    1474    55      2  1.2  OA221X1_LVT   PD_RISC_CORE I_RISC_CORE/g1865/Y                         
     96    1570    27      1  0.5  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g57556/Y                        
      0    1570     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_4_/D    
#---------------------------------------------------------------------------------------------------------



Path 42: MET (483 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/clk_gate_Lachd_Result_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/clk_gate_Lachd_Result_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    1094                  
       Uncertainty:-     100                  
     Required Time:=    1206                  
      Launch Clock:-       0                  
         Data Path:-     723                  
             Slack:=     483                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/CLK 
    396     396    56      3  1.5  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/Q   
    102     498   115      3  1.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58503/Y                                               
    106     604    46      2  1.3  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58286/Y                                               
     39     643    39      3  1.7  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58235/Y                                               
     81     723    35      2  1.0  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58172/Y                                               
      0     723     -      2    -  CGLPPRX2_HVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/clk_gate_Lachd_Result_reg/latch/EN              
#--------------------------------------------------------------------------------------------------------------------------------



Path 43: MET (500 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/clk_gate_TOS_int_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/clk_gate_TOS_int_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     333                  
       Uncertainty:-     100                  
     Required Time:=    1967                  
      Launch Clock:-       0                  
         Data Path:-    1467                  
             Slack:=     500                  

#---------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                        
#---------------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK                 
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q                   
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                                
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                                
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                                
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                                
    100    1054    35      2  1.0  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g58399/Y                                                
    114    1168    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58155/Y                                                
     66    1235    79      2  1.2  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57987/Y                                                
     54    1289    60      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g57945/Y                                                
    122    1411   162      5  3.2  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g57885/Y                                                
     56    1467    90      1  0.4  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g57823/Y                                                
      0    1467     -      1    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/clk_gate_TOS_int_reg/latch/EN 
#---------------------------------------------------------------------------------------------------------------------------------



Path 44: MET (527 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/clk_gate_Crnt_Instrn_2_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/clk_gate_Crnt_Instrn_2_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    1108                  
       Uncertainty:-     100                  
     Required Time:=    1192                  
      Launch Clock:-       0                  
         Data Path:-     666                  
             Slack:=     527                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    411     411    69      5  3.1  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    208     620   103     19 11.4  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     46     666    58      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g32695/Y                                               
      0     666     -      4    -  CGLPPRX2_HVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/clk_gate_Crnt_Instrn_2_reg/latch/EN      
#--------------------------------------------------------------------------------------------------------------------------------



Path 45: MET (603 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_23_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_23_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1381                  
             Slack:=     603                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                       
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                         
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                   
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                             
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                             
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                             
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3336/Y                             
    122    1158    56      8  4.2  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3269/Y                             
    223    1381    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_85_UPF_LS/Y        
      0    1381     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_23_/D 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 46: MET (603 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1381                  
             Slack:=     603                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                       
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                         
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                   
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                             
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                             
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                             
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3331/Y                             
    122    1158    56      8  4.2  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3264/Y                             
    223    1381    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_76_UPF_LS/Y        
      0    1381     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/D 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 47: MET (603 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1381                  
             Slack:=     603                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                       
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                         
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                   
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                             
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                             
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                             
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3332/Y                             
    122    1158    56      8  4.2  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3263/Y                             
    223    1381    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_68_UPF_LS/Y        
      0    1381     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/D 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 48: MET (603 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1381                  
             Slack:=     603                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                       
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                         
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                   
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                             
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                             
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                             
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3351/Y                             
    122    1158    56      8  4.2  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3281/Y                             
    223    1381    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_84_UPF_LS/Y        
      0    1381     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/D 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 49: MET (603 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     325                  
       Uncertainty:-     100                  
     Required Time:=    1975                  
      Launch Clock:-       0                  
         Data Path:-    1371                  
             Slack:=     603                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                       
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                         
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                   
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                             
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                             
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                             
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3342/Y                             
    117    1152    50      6  3.4  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3277/Y                             
    219    1371    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_82_UPF_LS/Y        
      0    1371     -      1    -  SDFFARX2_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/D 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 50: MET (603 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1380                  
             Slack:=     603                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                       
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                         
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                   
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                             
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                             
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                             
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3343/Y                             
    122    1158    56      8  4.2  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3278/Y                             
    223    1380    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_69_UPF_LS/Y        
      0    1380     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/D 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 51: MET (603 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1380                  
             Slack:=     603                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                       
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                         
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                   
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                             
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                             
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                             
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3345/Y                             
    122    1158    56      8  4.2  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3272/Y                             
    223    1380    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_83_UPF_LS/Y        
      0    1380     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/D 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 52: MET (603 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1380                  
             Slack:=     603                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                       
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                         
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                   
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                             
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                             
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                             
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3333/Y                             
    122    1158    56      8  4.2  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3265/Y                             
    223    1380    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_67_UPF_LS/Y        
      0    1380     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/D 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 53: MET (603 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1380                  
             Slack:=     603                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                       
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                         
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                   
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                             
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                             
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                             
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3344/Y                             
    122    1158    56      8  4.2  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3280/Y                             
    223    1380    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_78_UPF_LS/Y        
      0    1380     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/D 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 54: MET (612 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1372                  
             Slack:=     612                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                       
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                         
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                   
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                             
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                             
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                             
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3341/Y                             
    117    1153    50      6  3.4  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3276/Y                             
    219    1372    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_70_UPF_LS/Y        
      0    1372     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/D 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 55: MET (612 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1372                  
             Slack:=     612                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                       
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                         
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                   
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                             
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                             
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                             
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3350/Y                             
    117    1153    50      6  3.4  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3286/Y                             
    219    1372    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_80_UPF_LS/Y        
      0    1372     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/D 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 56: MET (612 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1372                  
             Slack:=     612                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                       
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                         
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                   
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                             
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                             
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                             
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3329/Y                             
    117    1153    50      6  3.4  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3260/Y                             
    219    1372    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_86_UPF_LS/Y        
      0    1372     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/D 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 57: MET (612 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1372                  
             Slack:=     612                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                       
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                         
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                   
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                             
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                             
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                             
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3348/Y                             
    117    1153    50      6  3.4  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3284/Y                             
    219    1372    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_79_UPF_LS/Y        
      0    1372     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/D 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 58: MET (612 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1372                  
             Slack:=     612                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                       
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                         
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                   
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                             
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                             
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                             
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3330/Y                             
    117    1153    50      6  3.4  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3262/Y                             
    219    1372    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_89_UPF_LS/Y        
      0    1372     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/D 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 59: MET (612 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_12_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_12_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1372                  
             Slack:=     612                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                       
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                         
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                   
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                             
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                             
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                             
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3327/Y                             
    117    1153    50      6  3.4  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3270/Y                             
    219    1372    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_74_UPF_LS/Y        
      0    1372     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_12_/D 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 60: MET (612 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1372                  
             Slack:=     612                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                       
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                         
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                   
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                             
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                             
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                             
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3328/Y                             
    117    1153    50      6  3.4  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3261/Y                             
    219    1372    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_90_UPF_LS/Y        
      0    1372     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/D 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 61: MET (612 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1372                  
             Slack:=     612                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                       
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                         
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                   
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                             
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                             
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                             
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3338/Y                             
    117    1153    50      6  3.4  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3289/Y                             
    219    1372    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_73_UPF_LS/Y        
      0    1372     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/D 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 62: MET (612 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1372                  
             Slack:=     612                  

#--------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                     
#--------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                      
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                        
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                  
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                            
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                            
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                            
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3349/Y                            
    117    1153    50      6  3.4  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3287/Y                            
    219    1372    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_72_UPF_LS/Y       
      0    1372     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/D 
#--------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 63: MET (612 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1372                  
             Slack:=     612                  

#--------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                     
#--------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                      
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                        
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                  
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                            
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                            
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                            
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3347/Y                            
    117    1153    50      6  3.4  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3282/Y                            
    219    1372    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_77_UPF_LS/Y       
      0    1372     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/D 
#--------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 64: MET (612 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1371                  
             Slack:=     612                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                       
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                         
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                   
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                             
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                             
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                             
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3334/Y                             
    117    1152    50      6  3.4  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3268/Y                             
    219    1371    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_75_UPF_LS/Y        
      0    1371     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/D 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 65: MET (612 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_28_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_28_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1371                  
             Slack:=     612                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                       
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                         
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                   
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                             
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                             
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                             
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3335/Y                             
    117    1152    50      6  3.4  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3267/Y                             
    219    1371    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_88_UPF_LS/Y        
      0    1371     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_28_/D 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 66: MET (612 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_26_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_26_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1371                  
             Slack:=     612                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                       
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                         
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                   
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                             
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                             
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                             
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3339/Y                             
    117    1152    50      6  3.4  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3273/Y                             
    219    1371    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_87_UPF_LS/Y        
      0    1371     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_26_/D 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 67: MET (612 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_15_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_15_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1371                  
             Slack:=     612                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                       
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                         
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                   
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                             
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                             
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                             
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3346/Y                             
    117    1152    50      6  3.4  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3283/Y                             
    219    1371    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_81_UPF_LS/Y        
      0    1371     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_15_/D 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 68: MET (612 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1371                  
             Slack:=     612                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/CLK                       
    408     408    66      4  2.7  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_8_/Q                         
    127     535    57      4  4.1  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g466/Y                                   
     87     622    90     35 21.1  INVX4_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3367/Y                             
    110     732    26      1  0.6  NOR2X0_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3360/Y                             
    141     872    98     32 16.0  AND2X2_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3353/Y                             
    163    1035    39      1  0.6  AO22X1_LVT    PD_ORCA_TOP  I_CONTEXT_MEM/g3340/Y                             
    117    1152    50      6  3.4  OR2X1_LVT     PD_ORCA_TOP  I_CONTEXT_MEM/g3274/Y                             
    219    1371    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_71_UPF_LS/Y        
      0    1371     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/D 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 69: MET (653 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK->EN
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/EN
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    1825                  
      Launch Clock:-       0                  
         Data Path:-    1173                  
             Slack:=     653                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                 
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK                
    358     358    78      4  3.6  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/Q                  
     38     396    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318909/Y                             
    237     633    35      1  0.6  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y                             
     95     728   107      2  1.4  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312339/Y                             
    127     855    45      4  2.0  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309789/Y                             
     87     942    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307201/Y                             
     40     982    49      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305936/Y                             
     82    1064    86      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305909/Y                             
    109    1173    28      2  0.9  AOI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305887/Y                             
      0    1173     -      2    -  CGLNPRX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/EN 
#-------------------------------------------------------------------------------------------------------------------------



Path 70: MET (684 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1301                  
             Slack:=     684                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                               
#------------------------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
    108     576   121      7  3.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58533/Y                                       
    136     711   103      2  1.3  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58283/Y                                       
    101     813    37      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g58194/Y                                       
     88     900    51      2  1.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58130/Y                                       
     24     925    28      1  0.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g58112/Y                                       
    104    1028    69     11  5.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58057/Y                                       
    146    1174    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g58001/Y                                       
    127    1301    42      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g57843/Y                                       
      0    1301     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 71: MET (684 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1301                  
             Slack:=     684                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                               
#------------------------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
    108     576   121      7  3.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58533/Y                                       
    136     711   103      2  1.3  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58283/Y                                       
    101     813    37      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g58194/Y                                       
     88     900    51      2  1.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58130/Y                                       
     24     925    28      1  0.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g58112/Y                                       
    104    1028    69     11  5.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58057/Y                                       
    146    1174    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g58007/Y                                       
    127    1301    42      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g57849/Y                                       
      0    1301     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 72: MET (684 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1301                  
             Slack:=     684                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                               
#------------------------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
    108     576   121      7  3.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58533/Y                                       
    136     711   103      2  1.3  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58283/Y                                       
    101     813    37      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g58194/Y                                       
     88     900    51      2  1.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58130/Y                                       
     24     925    28      1  0.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g58112/Y                                       
    104    1028    69     11  5.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58057/Y                                       
    146    1174    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g58000/Y                                       
    127    1301    42      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g57842/Y                                       
      0    1301     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 73: MET (684 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1301                  
             Slack:=     684                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                               
#------------------------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
    108     576   121      7  3.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58533/Y                                       
    136     711   103      2  1.3  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58283/Y                                       
    101     813    37      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g58194/Y                                       
     88     900    51      2  1.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58130/Y                                       
     24     925    28      1  0.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g58112/Y                                       
    104    1028    69     11  5.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58057/Y                                       
    146    1174    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g58005/Y                                       
    127    1301    42      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g57840/Y                                       
      0    1301     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_3_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 74: MET (684 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1301                  
             Slack:=     684                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                               
#------------------------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
    108     576   121      7  3.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58533/Y                                       
    136     711   103      2  1.3  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58283/Y                                       
    101     813    37      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g58194/Y                                       
     88     900    51      2  1.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58130/Y                                       
     24     925    28      1  0.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g58112/Y                                       
    104    1028    69     11  5.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58057/Y                                       
    146    1174    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g58006/Y                                       
    127    1301    42      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g57848/Y                                       
      0    1301     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_2_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 75: MET (684 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1301                  
             Slack:=     684                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                               
#------------------------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
    108     576   121      7  3.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58533/Y                                       
    136     711   103      2  1.3  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58283/Y                                       
    101     813    37      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g58194/Y                                       
     88     900    51      2  1.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58130/Y                                       
     24     925    28      1  0.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g58112/Y                                       
    104    1028    69     11  5.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58057/Y                                       
    146    1174    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g58003/Y                                       
    127    1301    42      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g57845/Y                                       
      0    1301     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_1_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 76: MET (684 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1301                  
             Slack:=     684                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                               
#------------------------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
    108     576   121      7  3.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58533/Y                                       
    136     711   103      2  1.3  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58283/Y                                       
    101     813    37      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g58194/Y                                       
     88     900    51      2  1.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58130/Y                                       
     24     925    28      1  0.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g58112/Y                                       
    104    1028    69     11  5.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58057/Y                                       
    146    1174    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g57998/Y                                       
    127    1301    42      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g57847/Y                                       
      0    1301     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_0_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 77: MET (684 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1301                  
             Slack:=     684                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                               
#------------------------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
    108     576   121      7  3.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58533/Y                                       
    136     711   103      2  1.3  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58283/Y                                       
    101     813    37      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g58194/Y                                       
     88     900    51      2  1.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58130/Y                                       
     24     925    28      1  0.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g58112/Y                                       
    104    1028    69     11  5.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58057/Y                                       
    146    1174    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g57995/Y                                       
    127    1301    42      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g57846/Y                                       
      0    1301     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_3_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 78: MET (684 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1301                  
             Slack:=     684                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                               
#------------------------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
    108     576   121      7  3.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58533/Y                                       
    136     711   103      2  1.3  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58283/Y                                       
    101     813    37      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g58194/Y                                       
     88     900    51      2  1.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58130/Y                                       
     24     925    28      1  0.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g58112/Y                                       
    104    1028    69     11  5.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58057/Y                                       
    146    1174    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g58002/Y                                       
    127    1301    42      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g57844/Y                                       
      0    1301     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_2_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 79: MET (684 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1301                  
             Slack:=     684                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                               
#------------------------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
    108     576   121      7  3.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58533/Y                                       
    136     711   103      2  1.3  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58283/Y                                       
    101     813    37      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g58194/Y                                       
     88     900    51      2  1.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58130/Y                                       
     24     925    28      1  0.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g58112/Y                                       
    104    1028    69     11  5.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58057/Y                                       
    146    1174    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g58008/Y                                       
    127    1301    42      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g57850/Y                                       
      0    1301     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_1_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 80: MET (684 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1301                  
             Slack:=     684                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                               
#------------------------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
    108     576   121      7  3.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58533/Y                                       
    136     711   103      2  1.3  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58283/Y                                       
    101     813    37      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g58194/Y                                       
     88     900    51      2  1.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58130/Y                                       
     24     925    28      1  0.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g58112/Y                                       
    104    1028    69     11  5.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58057/Y                                       
    146    1174    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g57999/Y                                       
    127    1301    42      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g57841/Y                                       
      0    1301     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_0_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 81: MET (809 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_10/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_10/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     307                  
       Uncertainty:-     100                  
     Required Time:=    3693                  
      Launch Clock:-       0                  
         Data Path:-    2884                  
             Slack:=     809                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK 
    358     358    78      4  3.6  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/Q   
     38     396    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318909/Y              
    237     633    35      1  0.6  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y              
     95     728   107      2  1.4  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312339/Y              
    127     855    45      4  2.0  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309789/Y              
     87     942    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307201/Y              
     40     982    49      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305936/Y              
     85    1066    91      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305912/Y              
     96    1163    43      2  1.2  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305886/Y              
     71    1233   104      2  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305884/Y              
     99    1333    74      3  1.7  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305880/Y              
     54    1386    58      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305876/Y              
     97    1484    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305851/C1             
     90    1574    38      2  1.7  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305842/Y              
     81    1654    95      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305838/Y              
     91    1745    41      2  1.1  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305829/Y              
     47    1792    59      1  0.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305822/Y              
     89    1880    85      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305816/Y              
     55    1936    63      2  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305809/Y              
     57    1993    39      1  0.6  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305808/Y              
    141    2134    44      1  0.5  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319642/Y              
    125    2259    43      2  1.0  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305801/Y              
    138    2397    57      2  1.1  OA22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305800/Y              
     75    2472    64      1  0.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305798/Y              
     62    2534    66      3  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305796/Y              
    120    2654    51      2  1.3  AND3X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305795/Y              
    107    2761    43      1  0.5  OR3X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305792/Y              
    123    2884    38      1  0.5  AO22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305788/Y              
      0    2884     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_10/D                 
#----------------------------------------------------------------------------------------------------------



Path 82: MET (930 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_8/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_8/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     308                  
       Uncertainty:-     100                  
     Required Time:=    3692                  
      Launch Clock:-       0                  
         Data Path:-    2762                  
             Slack:=     930                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK 
    358     358    78      4  3.6  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/Q   
     38     396    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318909/Y              
    237     633    35      1  0.6  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y              
     95     728   107      2  1.4  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312339/Y              
    127     855    45      4  2.0  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309789/Y              
     87     942    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307201/Y              
     40     982    49      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305936/Y              
     85    1066    91      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305912/Y              
     96    1163    43      2  1.2  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305886/Y              
     71    1233   104      2  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305884/Y              
     99    1333    74      3  1.7  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305880/Y              
     54    1386    58      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305876/Y              
     97    1484    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305851/C1             
     90    1574    38      2  1.7  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305842/Y              
     81    1654    95      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305838/Y              
     91    1745    41      2  1.1  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305829/Y              
     47    1792    59      1  0.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305822/Y              
     89    1880    85      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305816/Y              
     55    1936    63      2  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305809/Y              
     57    1993    39      1  0.6  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305808/Y              
    141    2134    44      1  0.5  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319642/Y              
    125    2259    43      2  1.0  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305801/Y              
    138    2397    57      2  1.1  OA22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305800/Y              
     75    2472    64      1  0.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305798/Y              
     62    2534    66      3  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305796/Y              
     86    2620    82      2  1.4  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305793/Y              
     26    2646    39      1  0.5  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305791/Y              
    116    2762    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305787/Y              
      0    2762     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_8/D                  
#----------------------------------------------------------------------------------------------------------



Path 83: MET (990 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     322                  
       Uncertainty:-     100                  
     Required Time:=    1978                  
      Launch Clock:-       0                  
         Data Path:-     988                  
             Slack:=     990                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     71     712    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g32695/Y                                               
    142     854    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g58452/Y                                               
    134     988    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g59660/Y                                               
      0     988     -      1    -  SDFFARX2_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 84: MET (990 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     322                  
       Uncertainty:-     100                  
     Required Time:=    1978                  
      Launch Clock:-       0                  
         Data Path:-     988                  
             Slack:=     990                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     71     712    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g32695/Y                                               
    142     854    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g58452/Y                                               
    134     988    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g59497/Y                                               
      0     988     -      1    -  SDFFARX2_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_2_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 85: MET (990 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     322                  
       Uncertainty:-     100                  
     Required Time:=    1978                  
      Launch Clock:-       0                  
         Data Path:-     988                  
             Slack:=     990                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     71     712    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g32695/Y                                               
    142     854    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g58452/Y                                               
    134     988    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g58850/Y                                               
      0     988     -      1    -  SDFFARX2_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_1_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 86: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[31]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_94_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[31]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/D 
#----------------------------------------------------------------------------------------------------



Path 87: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[30]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_98_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[30]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/D 
#----------------------------------------------------------------------------------------------------



Path 88: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[29]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_102_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[29]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/D 
#----------------------------------------------------------------------------------------------------



Path 89: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[28]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_106_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[28]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/D 
#----------------------------------------------------------------------------------------------------



Path 90: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[27]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_110_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[27]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/D 
#----------------------------------------------------------------------------------------------------



Path 91: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[26]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_114_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[26]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/D 
#----------------------------------------------------------------------------------------------------



Path 92: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[25]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_118_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[25]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/D 
#----------------------------------------------------------------------------------------------------



Path 93: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[24]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_122_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[24]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/D 
#----------------------------------------------------------------------------------------------------



Path 94: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[23]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_126_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[23]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/D 
#----------------------------------------------------------------------------------------------------



Path 95: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[22]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_130_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[22]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/D 
#----------------------------------------------------------------------------------------------------



Path 96: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[21]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_134_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[21]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/D 
#----------------------------------------------------------------------------------------------------



Path 97: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[20]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_138_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[20]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/D 
#----------------------------------------------------------------------------------------------------



Path 98: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[19]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_142_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[19]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/D 
#----------------------------------------------------------------------------------------------------



Path 99: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[18]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_146_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[18]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/D 
#----------------------------------------------------------------------------------------------------



Path 100: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[17]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_150_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[17]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/D 
#----------------------------------------------------------------------------------------------------



Path 101: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[16]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_154_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[16]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/D 
#----------------------------------------------------------------------------------------------------



Path 102: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[15]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_158_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[15]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/D 
#----------------------------------------------------------------------------------------------------



Path 103: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[14]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_162_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[14]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/D 
#----------------------------------------------------------------------------------------------------



Path 104: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[13]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_166_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[13]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/D 
#----------------------------------------------------------------------------------------------------



Path 105: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[12]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_170_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[12]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/D 
#----------------------------------------------------------------------------------------------------



Path 106: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[11]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_174_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[11]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/D 
#----------------------------------------------------------------------------------------------------



Path 107: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[10]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_178_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[10]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/D 
#----------------------------------------------------------------------------------------------------



Path 108: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[9]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_182_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                 Domain                                            
#---------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[9]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/D 
#---------------------------------------------------------------------------------------------------



Path 109: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[8]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_186_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                 Domain                                            
#---------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[8]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/D 
#---------------------------------------------------------------------------------------------------



Path 110: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[7]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_190_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                 Domain                                            
#---------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[7]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/D 
#---------------------------------------------------------------------------------------------------



Path 111: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[6]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_194_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                 Domain                                            
#---------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[6]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/D 
#---------------------------------------------------------------------------------------------------



Path 112: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[5]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_198_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                 Domain                                            
#---------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[5]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/D 
#---------------------------------------------------------------------------------------------------



Path 113: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[4]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_202_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                 Domain                                            
#---------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[4]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/D 
#---------------------------------------------------------------------------------------------------



Path 114: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[3]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_206_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                 Domain                                            
#---------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[3]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/D 
#---------------------------------------------------------------------------------------------------



Path 115: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[2]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_210_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                 Domain                                            
#---------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[2]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/D 
#---------------------------------------------------------------------------------------------------



Path 116: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[1]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_214_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                 Domain                                            
#---------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[1]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/D 
#---------------------------------------------------------------------------------------------------



Path 117: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[0]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_218_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                 Domain                                            
#---------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[0]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/D 
#---------------------------------------------------------------------------------------------------



Path 118: MET (998 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_7_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_7_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    1987                  
      Launch Clock:-       0                  
         Data Path:-     988                  
             Slack:=     998                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     71     712    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g32695/Y                                               
    142     854    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g58452/Y                                               
    134     988    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g58218/Y                                               
      0     988     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_7_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 119: MET (998 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_6_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_6_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    1987                  
      Launch Clock:-       0                  
         Data Path:-     988                  
             Slack:=     998                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     71     712    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g32695/Y                                               
    142     854    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g58452/Y                                               
    134     988    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g58217/Y                                               
      0     988     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_6_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 120: MET (998 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_5_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_5_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    1987                  
      Launch Clock:-       0                  
         Data Path:-     988                  
             Slack:=     998                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     71     712    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g32695/Y                                               
    142     854    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g58452/Y                                               
    134     988    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g59050/Y                                               
      0     988     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_5_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 121: MET (998 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_4_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_4_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    1987                  
      Launch Clock:-       0                  
         Data Path:-     988                  
             Slack:=     998                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     71     712    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g32695/Y                                               
    142     854    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g58452/Y                                               
    134     988    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g58205/Y                                               
      0     988     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_4_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 122: MET (998 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    1987                  
      Launch Clock:-       0                  
         Data Path:-     988                  
             Slack:=     998                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     71     712    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g32695/Y                                               
    142     854    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g58452/Y                                               
    134     988    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g58856/Y                                               
      0     988     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 123: MET (1018 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     328                  
       Uncertainty:-     100                  
     Required Time:=    1972                  
      Launch Clock:-       0                  
         Data Path:-     954                  
             Slack:=    1018                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK          
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q            
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                         
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                         
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                         
      0     954     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 124: MET (1018 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     328                  
       Uncertainty:-     100                  
     Required Time:=    1972                  
      Launch Clock:-       0                  
         Data Path:-     954                  
             Slack:=    1018                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK          
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q            
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                         
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                         
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                         
      0     954     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 125: MET (1018 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     328                  
       Uncertainty:-     100                  
     Required Time:=    1972                  
      Launch Clock:-       0                  
         Data Path:-     954                  
             Slack:=    1018                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK          
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q            
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                         
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                         
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                         
      0     954     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 126: MET (1018 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     328                  
       Uncertainty:-     100                  
     Required Time:=    1972                  
      Launch Clock:-       0                  
         Data Path:-     954                  
             Slack:=    1018                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK          
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q            
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                         
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                         
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                         
      0     954     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 127: MET (1018 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     328                  
       Uncertainty:-     100                  
     Required Time:=    1972                  
      Launch Clock:-       0                  
         Data Path:-     954                  
             Slack:=    1018                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK          
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q            
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                         
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                         
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                         
      0     954     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 128: MET (1018 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     328                  
       Uncertainty:-     100                  
     Required Time:=    1972                  
      Launch Clock:-       0                  
         Data Path:-     954                  
             Slack:=    1018                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK          
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q            
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                         
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                         
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                         
      0     954     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 129: MET (1018 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     328                  
       Uncertainty:-     100                  
     Required Time:=    1972                  
      Launch Clock:-       0                  
         Data Path:-     954                  
             Slack:=    1018                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK          
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q            
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                         
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                         
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                         
      0     954     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 130: MET (1018 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     328                  
       Uncertainty:-     100                  
     Required Time:=    1972                  
      Launch Clock:-       0                  
         Data Path:-     954                  
             Slack:=    1018                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK          
    473     473    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q            
     31     503    46      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g32971/Y                                         
    243     746    39      2  1.0  NOR4X1_LVT    PD_RISC_CORE I_RISC_CORE/g60503/Y                                         
     50     796    47      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
    158     954    71     10  5.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g32946/Y                                         
      0     954     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 131: MET (1022 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     955                  
             Slack:=    1022                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK          
    494     494   132     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/Q            
    125     619    66      4  2.7  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g4254/Y                                          
    111     730    29      2  1.0  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g32954/Y                                         
     69     799    85      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
     39     838    47      2  1.0  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58539/Y                                         
    117     955    59      9  4.4  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58388/Y                                         
      0     955     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 132: MET (1022 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     955                  
             Slack:=    1022                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK          
    494     494   132     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/Q            
    125     619    66      4  2.7  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g4254/Y                                          
    111     730    29      2  1.0  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g32954/Y                                         
     69     799    85      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
     39     838    47      2  1.0  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58539/Y                                         
    117     955    59      9  4.4  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58387/Y                                         
      0     955     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 133: MET (1022 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     955                  
             Slack:=    1022                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK          
    494     494   132     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/Q            
    125     619    66      4  2.7  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g4254/Y                                          
    111     730    29      2  1.0  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g32954/Y                                         
     69     799    85      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
     39     838    47      2  1.0  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58539/Y                                         
    117     955    59      9  4.4  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58388/Y                                         
      0     955     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 134: MET (1022 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     955                  
             Slack:=    1022                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK          
    494     494   132     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/Q            
    125     619    66      4  2.7  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g4254/Y                                          
    111     730    29      2  1.0  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g32954/Y                                         
     69     799    85      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
     39     838    47      2  1.0  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58539/Y                                         
    117     955    59      9  4.4  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58387/Y                                         
      0     955     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 135: MET (1022 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     955                  
             Slack:=    1022                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK          
    494     494   132     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/Q            
    125     619    66      4  2.7  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g4254/Y                                          
    111     730    29      2  1.0  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g32954/Y                                         
     69     799    85      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
     39     838    47      2  1.0  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58539/Y                                         
    117     955    59      9  4.4  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58388/Y                                         
      0     955     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 136: MET (1022 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     955                  
             Slack:=    1022                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK          
    494     494   132     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/Q            
    125     619    66      4  2.7  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g4254/Y                                          
    111     730    29      2  1.0  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g32954/Y                                         
     69     799    85      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
     39     838    47      2  1.0  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58539/Y                                         
    117     955    59      9  4.4  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58387/Y                                         
      0     955     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 137: MET (1022 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     955                  
             Slack:=    1022                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK          
    494     494   132     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/Q            
    125     619    66      4  2.7  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g4254/Y                                          
    111     730    29      2  1.0  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g32954/Y                                         
     69     799    85      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
     39     838    47      2  1.0  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58539/Y                                         
    117     955    59      9  4.4  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58388/Y                                         
      0     955     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 138: MET (1022 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     955                  
             Slack:=    1022                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK          
    494     494   132     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/Q            
    125     619    66      4  2.7  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g4254/Y                                          
    111     730    29      2  1.0  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g32954/Y                                         
     69     799    85      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
     39     838    47      2  1.0  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58539/Y                                         
    117     955    59      9  4.4  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58387/Y                                         
      0     955     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 139: MET (1022 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     955                  
             Slack:=    1022                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK          
    494     494   132     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/Q            
    125     619    66      4  2.7  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g4254/Y                                          
    111     730    29      2  1.0  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g32954/Y                                         
     69     799    85      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
     39     838    47      2  1.0  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58539/Y                                         
    117     955    59      9  4.4  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58388/Y                                         
      0     955     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 140: MET (1022 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     955                  
             Slack:=    1022                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK          
    494     494   132     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/Q            
    125     619    66      4  2.7  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g4254/Y                                          
    111     730    29      2  1.0  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g32954/Y                                         
     69     799    85      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
     39     838    47      2  1.0  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58539/Y                                         
    117     955    59      9  4.4  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58387/Y                                         
      0     955     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 141: MET (1022 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     955                  
             Slack:=    1022                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK          
    494     494   132     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/Q            
    125     619    66      4  2.7  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g4254/Y                                          
    111     730    29      2  1.0  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g32954/Y                                         
     69     799    85      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
     39     838    47      2  1.0  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58539/Y                                         
    117     955    59      9  4.4  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58388/Y                                         
      0     955     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 142: MET (1022 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     955                  
             Slack:=    1022                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK          
    494     494   132     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/Q            
    125     619    66      4  2.7  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g4254/Y                                          
    111     730    29      2  1.0  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g32954/Y                                         
     69     799    85      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
     39     838    47      2  1.0  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58539/Y                                         
    117     955    59      9  4.4  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58387/Y                                         
      0     955     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 143: MET (1022 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     955                  
             Slack:=    1022                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK          
    494     494   132     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/Q            
    125     619    66      4  2.7  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g4254/Y                                          
    111     730    29      2  1.0  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g32954/Y                                         
     69     799    85      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
     39     838    47      2  1.0  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58539/Y                                         
    117     955    59      9  4.4  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58388/Y                                         
      0     955     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 144: MET (1022 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     955                  
             Slack:=    1022                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK          
    494     494   132     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/Q            
    125     619    66      4  2.7  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g4254/Y                                          
    111     730    29      2  1.0  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g32954/Y                                         
     69     799    85      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
     39     838    47      2  1.0  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58539/Y                                         
    117     955    59      9  4.4  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58387/Y                                         
      0     955     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 145: MET (1022 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     955                  
             Slack:=    1022                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK          
    494     494   132     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/Q            
    125     619    66      4  2.7  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g4254/Y                                          
    111     730    29      2  1.0  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g32954/Y                                         
     69     799    85      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
     39     838    47      2  1.0  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58539/Y                                         
    117     955    59      9  4.4  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58388/Y                                         
      0     955     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 146: MET (1022 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     955                  
             Slack:=    1022                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK          
    494     494   132     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/Q            
    125     619    66      4  2.7  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g4254/Y                                          
    111     730    29      2  1.0  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g32954/Y                                         
     69     799    85      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g32949/Y                                         
     39     838    47      2  1.0  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58539/Y                                         
    117     955    59      9  4.4  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58387/Y                                         
      0     955     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 147: MET (1023 ps) Setup Check with Pin R_678/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) R_678/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    4384                  
      Launch Clock:-    2400                  
         Data Path:-     961                  
             Slack:=    1023                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    466    2866    90      7  2.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
    124    2990    96      5  3.4  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_50_UPF_LS/Y                    
     27    3016    43      1  0.5  INVX1_LVT     PD_ORCA_TOP  I_PARSER/g616/Y                                    
    112    3128   144      4  2.4  NAND2X0_LVT   PD_ORCA_TOP  I_PARSER/g609/Y                                    
     24    3153    58      1  0.4  INVX1_LVT     PD_ORCA_TOP  I_PARSER/g607/Y                                    
     93    3246    86      2  1.1  NAND2X0_LVT   PD_ORCA_TOP  I_PARSER/g585/Y                                    
     80    3326    35      1  0.6  AND2X1_LVT    PD_ORCA_TOP  I_PARSER/g584/Y                                    
     35    3361    39      1  0.5  NAND2X0_LVT   PD_ORCA_TOP  g3061/Y                                            
      0    3361     -      1    -  SDFFASX2_LVT  PD_ORCA_TOP  R_678/D                                            
#----------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 148: MET (1047 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_15_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_15_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     943                  
             Slack:=    1047                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     71     712    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g32695/Y                                               
    142     854    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g58452/Y                                               
     89     943    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58248/Y                                               
      0     943     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_15_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 149: MET (1047 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_14_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_14_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     943                  
             Slack:=    1047                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     71     712    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g32695/Y                                               
    142     854    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g58452/Y                                               
     89     943    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58253/Y                                               
      0     943     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_14_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 150: MET (1047 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_13_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_13_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     943                  
             Slack:=    1047                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     71     712    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g32695/Y                                               
    142     854    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g58452/Y                                               
     89     943    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58254/Y                                               
      0     943     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_13_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 151: MET (1047 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_12_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_12_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     943                  
             Slack:=    1047                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     71     712    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g32695/Y                                               
    142     854    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g58452/Y                                               
     89     943    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58244/Y                                               
      0     943     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_12_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 152: MET (1047 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_11_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_11_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     943                  
             Slack:=    1047                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     71     712    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g32695/Y                                               
    142     854    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g58452/Y                                               
     89     943    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g59507/Y                                               
      0     943     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_11_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 153: MET (1047 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_10_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_10_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     943                  
             Slack:=    1047                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     71     712    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g32695/Y                                               
    142     854    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g58452/Y                                               
     89     943    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58246/Y                                               
      0     943     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_10_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 154: MET (1047 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_9_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_9_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     943                  
             Slack:=    1047                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     71     712    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g32695/Y                                               
    142     854    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g58452/Y                                               
     89     943    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58251/Y                                               
      0     943     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_9_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 155: MET (1047 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_8_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_8_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     943                  
             Slack:=    1047                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     71     712    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g32695/Y                                               
    142     854    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g58452/Y                                               
     89     943    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58252/Y                                               
      0     943     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_8_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 156: MET (1081 ps) Setup Check with Pin I_PARSER/pci_w_mux_select_reg_2_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_PARSER/pci_w_mux_select_reg_2_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     309                  
       Uncertainty:-     100                  
     Required Time:=    4391                  
      Launch Clock:-    2400                  
         Data Path:-     910                  
             Slack:=    1081                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    466    2866    90      7  2.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
    124    2990    96      5  3.4  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_50_UPF_LS/Y                    
     27    3016    43      1  0.5  INVX1_LVT     PD_ORCA_TOP  I_PARSER/g616/Y                                    
    112    3128   144      4  2.4  NAND2X0_LVT   PD_ORCA_TOP  I_PARSER/g609/Y                                    
    181    3310    29      1  0.5  OAI221X1_LVT  PD_ORCA_TOP  I_PARSER/g583/Y                                    
      0    3310     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/pci_w_mux_select_reg_2_/D                 
#----------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 157: MET (1081 ps) Setup Check with Pin I_PARSER/pci_w_mux_select_reg_1_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_PARSER/pci_w_mux_select_reg_1_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     309                  
       Uncertainty:-     100                  
     Required Time:=    4391                  
      Launch Clock:-    2400                  
         Data Path:-     910                  
             Slack:=    1081                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    466    2866    90      7  2.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
    124    2990    96      5  3.4  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_50_UPF_LS/Y                    
     27    3016    43      1  0.5  INVX1_LVT     PD_ORCA_TOP  I_PARSER/g616/Y                                    
    112    3128   144      4  2.4  NAND2X0_LVT   PD_ORCA_TOP  I_PARSER/g609/Y                                    
    181    3310    29      1  0.5  OAI221X1_LVT  PD_ORCA_TOP  I_PARSER/g582/Y                                    
      0    3310     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/pci_w_mux_select_reg_1_/D                 
#----------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 158: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[31]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_96_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[31]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/D 
#---------------------------------------------------------------------------------------------------



Path 159: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[30]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_100_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[30]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/D 
#---------------------------------------------------------------------------------------------------



Path 160: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[29]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_104_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[29]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/D 
#---------------------------------------------------------------------------------------------------



Path 161: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[28]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_108_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[28]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/D 
#---------------------------------------------------------------------------------------------------



Path 162: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[27]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_112_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[27]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/D 
#---------------------------------------------------------------------------------------------------



Path 163: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[26]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_116_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[26]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/D 
#---------------------------------------------------------------------------------------------------



Path 164: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[25]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_120_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[25]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/D 
#---------------------------------------------------------------------------------------------------



Path 165: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[24]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_124_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[24]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/D 
#---------------------------------------------------------------------------------------------------



Path 166: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[23]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_128_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[23]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/D 
#---------------------------------------------------------------------------------------------------



Path 167: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[22]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_132_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[22]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/D 
#---------------------------------------------------------------------------------------------------



Path 168: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[21]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_136_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[21]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/D 
#---------------------------------------------------------------------------------------------------



Path 169: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[20]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_140_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[20]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/D 
#---------------------------------------------------------------------------------------------------



Path 170: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[19]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_144_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[19]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/D 
#---------------------------------------------------------------------------------------------------



Path 171: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[18]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_148_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[18]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/D 
#---------------------------------------------------------------------------------------------------



Path 172: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[17]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_152_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[17]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/D 
#---------------------------------------------------------------------------------------------------



Path 173: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[16]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_156_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[16]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/D 
#---------------------------------------------------------------------------------------------------



Path 174: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[15]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_160_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[15]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/D 
#---------------------------------------------------------------------------------------------------



Path 175: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[14]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_164_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[14]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/D 
#---------------------------------------------------------------------------------------------------



Path 176: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[13]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_168_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[13]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/D 
#---------------------------------------------------------------------------------------------------



Path 177: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[12]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_172_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[12]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/D 
#---------------------------------------------------------------------------------------------------



Path 178: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[11]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_176_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[11]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/D 
#---------------------------------------------------------------------------------------------------



Path 179: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[10]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_180_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[10]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/D 
#---------------------------------------------------------------------------------------------------



Path 180: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[9]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_184_1 

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                Domain                                            
#--------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[9]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/D 
#--------------------------------------------------------------------------------------------------



Path 181: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[8]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_188_1 

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                Domain                                            
#--------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[8]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/D 
#--------------------------------------------------------------------------------------------------



Path 182: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[7]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_192_1 

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                Domain                                            
#--------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[7]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/D 
#--------------------------------------------------------------------------------------------------



Path 183: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[6]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_196_1 

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                Domain                                            
#--------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[6]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/D 
#--------------------------------------------------------------------------------------------------



Path 184: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[5]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_200_1 

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                Domain                                            
#--------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[5]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/D 
#--------------------------------------------------------------------------------------------------



Path 185: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[4]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_204_1 

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                Domain                                            
#--------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[4]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/D 
#--------------------------------------------------------------------------------------------------



Path 186: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[3]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_208_1 

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                Domain                                            
#--------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[3]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/D 
#--------------------------------------------------------------------------------------------------



Path 187: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[2]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_212_1 

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                Domain                                            
#--------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[2]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/D 
#--------------------------------------------------------------------------------------------------



Path 188: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[1]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_216_1 

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                Domain                                            
#--------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[1]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/D 
#--------------------------------------------------------------------------------------------------



Path 189: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[0]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_220_1 

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                Domain                                            
#--------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[0]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/D 
#--------------------------------------------------------------------------------------------------



Path 190: MET (1107 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_12/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_12/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     195                  
       Uncertainty:-     100                  
     Required Time:=    3805                  
      Launch Clock:-       0                  
         Data Path:-    2698                  
             Slack:=    1107                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK 
    358     358    78      4  3.6  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/Q   
     38     396    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318909/Y              
    237     633    35      1  0.6  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y              
     95     728   107      2  1.4  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312339/Y              
    127     855    45      4  2.0  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309789/Y              
     87     942    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307201/Y              
     40     982    49      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305936/Y              
     85    1066    91      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305912/Y              
     96    1163    43      2  1.2  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305886/Y              
     71    1233   104      2  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305884/Y              
     99    1333    74      3  1.7  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305880/Y              
     54    1386    58      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305876/Y              
     97    1484    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305851/C1             
     90    1574    38      2  1.7  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305842/Y              
     81    1654    95      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305838/Y              
     91    1745    41      2  1.1  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305829/Y              
     47    1792    59      1  0.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305822/Y              
     89    1880    85      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305816/Y              
     55    1936    63      2  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305809/Y              
     57    1993    39      1  0.6  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305808/Y              
    141    2134    44      1  0.5  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319642/Y              
    125    2259    43      2  1.0  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305801/Y              
    138    2397    57      2  1.1  OA22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305800/Y              
     75    2472    64      1  0.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305798/Y              
     62    2534    66      3  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305796/Y              
     86    2620    82      2  1.4  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305793/Y              
     78    2698    34      1  0.5  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305789/Y              
      0    2698     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_12/D                 
#----------------------------------------------------------------------------------------------------------



Path 191: MET (1137 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_A_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_A_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     853                  
             Slack:=    1137                  

#--------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                         Timing Point                       
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                           
#--------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK    
    466     466    90      5  2.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q      
     66     532    74      3  1.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58508/Y                                   
     88     620    64      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58311/Y                                   
     87     707    38      1  0.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58207/Y                                   
    146     853    43      1  0.4  OAI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g58063/Y                                   
      0     853     -      1    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_A_reg/latch/EN 
#--------------------------------------------------------------------------------------------------------------------



Path 192: MET (1166 ps) Setup Check with Pin I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_RegB_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_RegB_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     824                  
             Slack:=    1166                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     49     520    58      4  2.3  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g58544/Y                                               
     98     619   118      4  2.4  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g58361/Y                                               
    136     755    27      1  0.6  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g60532/Y                                               
     68     824    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g60531/Y                                               
      0     824     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_RegB_reg/D                   
#--------------------------------------------------------------------------------------------------------------------------------



Path 193: MET (1167 ps) Setup Check with Pin I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-     816                  
             Slack:=    1167                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     49     520    58      4  2.3  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g58544/Y                                               
     98     619   118      4  2.4  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g58361/Y                                               
    106     725    43      1  0.7  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58192/Y                                               
     92     816    26      1  0.5  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g58098/Y                                               
      0     816     -      1    -  SDFFARX2_LVT  PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/D                    
#--------------------------------------------------------------------------------------------------------------------------------



Path 194: MET (1179 ps) Setup Check with Pin I_PARSER/i_reg_reg_2_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_PARSER/i_reg_reg_2_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     333                  
       Uncertainty:-     100                  
     Required Time:=    4367                  
      Launch Clock:-    2400                  
         Data Path:-     788                  
             Slack:=    1179                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    466    2866    90      7  2.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
    124    2990    96      5  3.4  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_50_UPF_LS/Y                    
     27    3016    43      1  0.5  INVX1_LVT     PD_ORCA_TOP  I_PARSER/g616/Y                                    
    112    3128   144      4  2.4  NAND2X0_LVT   PD_ORCA_TOP  I_PARSER/g609/Y                                    
     59    3188    83      2  0.9  NAND2X0_LVT   PD_ORCA_TOP  I_PARSER/g596/Y                                    
      0    3188     -      2    -  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/i_reg_reg_2_/D                            
#----------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 195: MET (1184 ps) Setup Check with Pin I_PARSER/pci_w_mux_select_reg_0_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_PARSER/pci_w_mux_select_reg_0_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     326                  
       Uncertainty:-     100                  
     Required Time:=    4374                  
      Launch Clock:-    2400                  
         Data Path:-     790                  
             Slack:=    1184                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    405    2805    63      7  2.4  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
    151    2956    82      5  3.3  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_50_UPF_LS/Y                    
     61    3017    45      1  0.6  INVX1_LVT     PD_ORCA_TOP  I_PARSER/g616/Y                                    
     64    3081    79      4  2.1  NAND2X0_LVT   PD_ORCA_TOP  I_PARSER/g609/Y                                    
     58    3139    43      1  0.5  INVX1_LVT     PD_ORCA_TOP  I_PARSER/g607/Y                                    
     51    3190    66      2  1.1  NAND2X0_LVT   PD_ORCA_TOP  I_PARSER/g585/Y                                    
      0    3190     -      2    -  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/pci_w_mux_select_reg_0_/D                 
#----------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 196: MET (1184 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_14/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_14/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     204                  
       Uncertainty:-     100                  
     Required Time:=    3796                  
      Launch Clock:-       0                  
         Data Path:-    2612                  
             Slack:=    1184                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK 
    358     358    78      4  3.6  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/Q   
     38     396    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318909/Y              
    237     633    35      1  0.6  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y              
     95     728   107      2  1.4  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312339/Y              
    127     855    45      4  2.0  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309789/Y              
     87     942    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307201/Y              
     40     982    49      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305936/Y              
     85    1066    91      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305912/Y              
     96    1163    43      2  1.2  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305886/Y              
     71    1233   104      2  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305884/Y              
     99    1333    74      3  1.7  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305880/Y              
     54    1386    58      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305876/Y              
     97    1484    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305851/C1             
     90    1574    38      2  1.7  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305842/Y              
     81    1654    95      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305838/Y              
     91    1745    41      2  1.1  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305829/Y              
     47    1792    59      1  0.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305822/Y              
     89    1880    85      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305816/Y              
     55    1936    63      2  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305809/Y              
     57    1993    39      1  0.6  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305808/Y              
    141    2134    44      1  0.5  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319642/Y              
    125    2259    43      2  1.0  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305801/Y              
    138    2397    57      2  1.1  OA22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305800/Y              
     75    2472    64      1  0.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305798/Y              
     62    2534    66      3  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305796/Y              
     78    2612    60      1  0.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305794/Y              
      0    2612     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_14/D                 
#----------------------------------------------------------------------------------------------------------



Path 197: MET (1219 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/STACK_FULL_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/STACK_FULL_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     326                  
       Uncertainty:-     100                  
     Required Time:=    1974                  
      Launch Clock:-       0                  
         Data Path:-     755                  
             Slack:=    1219                  

#----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                          Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                             
#----------------------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK 
    407     407    65      5  2.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q   
    170     576   218      7  4.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g58533/Y                                     
     29     606    82      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58468/Y                                     
    149     755    66      1  0.5  AND4X1_LVT    PD_RISC_CORE I_RISC_CORE/g58199/Y                                     
      0     755     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/STACK_FULL_reg/D   
#----------------------------------------------------------------------------------------------------------------------



Path 198: MET (1242 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_B_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_B_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     308                  
       Uncertainty:-     100                  
     Required Time:=    1992                  
      Launch Clock:-       0                  
         Data Path:-     750                  
             Slack:=    1242                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    411     411    69      5  3.1  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    208     620   103     19 11.4  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     46     666    58      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g32695/Y                                               
     84     750    39      1  0.4  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g58093/Y                                               
      0     750     -      1    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_B_reg/latch/EN             
#--------------------------------------------------------------------------------------------------------------------------------



Path 199: MET (1245 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_4_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_4_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     318                  
       Uncertainty:-     100                  
     Required Time:=    1982                  
      Launch Clock:-       0                  
         Data Path:-     737                  
             Slack:=    1245                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     96     737    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g59065/Y                                               
      0     737     -      1    -  SDFFARX2_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_4_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 200: MET (1245 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     318                  
       Uncertainty:-     100                  
     Required Time:=    1982                  
      Launch Clock:-       0                  
         Data Path:-     737                  
             Slack:=    1245                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     96     737    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58833/Y                                               
      0     737     -      1    -  SDFFARX2_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 201: MET (1245 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     318                  
       Uncertainty:-     100                  
     Required Time:=    1982                  
      Launch Clock:-       0                  
         Data Path:-     737                  
             Slack:=    1245                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     96     737    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58825/Y                                               
      0     737     -      1    -  SDFFARX2_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 202: MET (1253 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_15_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_15_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     737                  
             Slack:=    1253                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     96     737    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58479/Y                                               
      0     737     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_15_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 203: MET (1253 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_14_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_14_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     737                  
             Slack:=    1253                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     96     737    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58488/Y                                               
      0     737     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_14_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 204: MET (1253 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_13_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_13_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     737                  
             Slack:=    1253                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     96     737    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58476/Y                                               
      0     737     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_13_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 205: MET (1253 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_12_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_12_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     737                  
             Slack:=    1253                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     96     737    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58475/Y                                               
      0     737     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_12_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 206: MET (1253 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_11_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_11_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     737                  
             Slack:=    1253                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     96     737    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58477/Y                                               
      0     737     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_11_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 207: MET (1253 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_10_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_10_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     737                  
             Slack:=    1253                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     96     737    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58491/Y                                               
      0     737     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_10_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 208: MET (1253 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_9_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_9_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     737                  
             Slack:=    1253                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     96     737    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58487/Y                                               
      0     737     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_9_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 209: MET (1253 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_8_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_8_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     737                  
             Slack:=    1253                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     96     737    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58484/Y                                               
      0     737     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_8_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 210: MET (1253 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_7_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_7_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     737                  
             Slack:=    1253                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     96     737    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58473/Y                                               
      0     737     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_7_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 211: MET (1253 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_6_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_6_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     737                  
             Slack:=    1253                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     96     737    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58160/Y                                               
      0     737     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_6_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 212: MET (1253 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_5_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_5_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     737                  
             Slack:=    1253                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     96     737    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g59664/Y                                               
      0     737     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_5_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 213: MET (1253 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     737                  
             Slack:=    1253                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     96     737    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58839/Y                                               
      0     737     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_3_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 214: MET (1253 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     737                  
             Slack:=    1253                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    170     641    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g32952/Y                                               
     96     737    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58862/Y                                               
      0     737     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_2_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 215: MET (1255 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_16/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_16/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     197                  
       Uncertainty:-     100                  
     Required Time:=    3803                  
      Launch Clock:-       0                  
         Data Path:-    2548                  
             Slack:=    1255                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK 
    358     358    78      4  3.6  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/Q   
     38     396    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318909/Y              
    237     633    35      1  0.6  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y              
     95     728   107      2  1.4  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312339/Y              
    127     855    45      4  2.0  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309789/Y              
     87     942    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307201/Y              
     40     982    49      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305936/Y              
     85    1066    91      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305912/Y              
     96    1163    43      2  1.2  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305886/Y              
     71    1233   104      2  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305884/Y              
     99    1333    74      3  1.7  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305880/Y              
     54    1386    58      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305876/Y              
     97    1484    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305851/C1             
     90    1574    38      2  1.7  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305842/Y              
     81    1654    95      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305838/Y              
     91    1745    41      2  1.1  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305829/Y              
     47    1792    59      1  0.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305822/Y              
     89    1880    85      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305816/Y              
     55    1936    63      2  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305809/Y              
     57    1993    39      1  0.6  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305808/Y              
    141    2134    44      1  0.5  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319642/Y              
    125    2259    43      2  1.0  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305801/Y              
    138    2397    57      2  1.1  OA22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305800/Y              
     60    2457    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305799/Y              
     90    2548    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305797/Y              
      0    2548     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_16/D                 
#----------------------------------------------------------------------------------------------------------



Path 216: MET (1283 ps) Setup Check with Pin I_PARSER/i_reg_reg_3_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_PARSER/i_reg_reg_3_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     237                  
       Uncertainty:-     100                  
     Required Time:=    4463                  
      Launch Clock:-    2400                  
         Data Path:-     780                  
             Slack:=    1283                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    466    2866    90      7  2.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
    124    2990    96      5  3.4  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_50_UPF_LS/Y                    
    190    3180    54      1  0.5  XNOR2X1_LVT   PD_ORCA_TOP  I_PARSER/g589/Y                                    
      0    3180     -      1    -  SDFFX1_LVT    PD_ORCA_TOP  I_PARSER/i_reg_reg_3_/D                            
#----------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 217: MET (1285 ps) Setup Check with Pin I_PARSER/i_reg_reg_1_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_PARSER/i_reg_reg_1_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     238                  
       Uncertainty:-     100                  
     Required Time:=    4462                  
      Launch Clock:-    2400                  
         Data Path:-     777                  
             Slack:=    1285                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK 
    466    2866    90      7  2.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/Q   
    122    2988    92      5  3.2  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_59_UPF_LS/Y                    
    189    3177    56      1  0.5  XNOR2X1_LVT   PD_ORCA_TOP  I_PARSER/g600/Y                                    
      0    3177     -      1    -  SDFFX1_LVT    PD_ORCA_TOP  I_PARSER/i_reg_reg_1_/D                            
#----------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 218: MET (1294 ps) Setup Check with Pin I_PARSER/i_reg_reg_7_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_PARSER/i_reg_reg_7_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     237                  
       Uncertainty:-     100                  
     Required Time:=    4463                  
      Launch Clock:-    2400                  
         Data Path:-     768                  
             Slack:=    1294                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK 
    466    2866    90      7  2.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/Q   
    116    2982    82      3  2.7  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_43_UPF_LS/Y                    
    186    3168    54      1  0.5  XNOR2X1_LVT   PD_ORCA_TOP  I_PARSER/g591/Y                                    
      0    3168     -      1    -  SDFFX1_LVT    PD_ORCA_TOP  I_PARSER/i_reg_reg_7_/D                            
#----------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 219: MET (1294 ps) Setup Check with Pin I_PARSER/i_reg_reg_6_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_PARSER/i_reg_reg_6_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     237                  
       Uncertainty:-     100                  
     Required Time:=    4463                  
      Launch Clock:-    2400                  
         Data Path:-     768                  
             Slack:=    1294                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK 
    466    2866    90      7  2.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/Q   
    116    2982    82      3  2.7  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_42_UPF_LS/Y                    
    186    3168    54      1  0.5  XNOR2X1_LVT   PD_ORCA_TOP  I_PARSER/g597/Y                                    
      0    3168     -      1    -  SDFFX1_LVT    PD_ORCA_TOP  I_PARSER/i_reg_reg_6_/D                            
#----------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 220: MET (1297 ps) Setup Check with Pin I_RISC_CORE/I_CONTROL\/EndOfInstrn_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_CONTROL\/EndOfInstrn_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     327                  
       Uncertainty:-     100                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
         Data Path:-     676                  
             Slack:=    1297                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     49     520    58      4  2.3  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g58544/Y                                               
     98     619   118      4  2.4  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g58361/Y                                               
     57     676    68      4  1.8  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58303/Y                                               
      0     676     -      4    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_CONTROL\/EndOfInstrn_reg/D                           
#--------------------------------------------------------------------------------------------------------------------------------



Path 221: MET (1298 ps) Setup Check with Pin I_PARSER/i_reg_reg_5_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_PARSER/i_reg_reg_5_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     237                  
       Uncertainty:-     100                  
     Required Time:=    4463                  
      Launch Clock:-    2400                  
         Data Path:-     765                  
             Slack:=    1298                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK 
    466    2866    90      7  2.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/Q   
    114    2980    79      3  2.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_9_UPF_LS/Y                     
    185    3165    54      1  0.5  XNOR2X1_LVT   PD_ORCA_TOP  I_PARSER/g593/Y                                    
      0    3165     -      1    -  SDFFX1_LVT    PD_ORCA_TOP  I_PARSER/i_reg_reg_5_/D                            
#----------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 222: MET (1300 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/clk_gate_PCint_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/clk_gate_PCint_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     324                  
       Uncertainty:-     100                  
     Required Time:=    1976                  
      Launch Clock:-       0                  
         Data Path:-     676                  
             Slack:=    1300                  

#-----------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                 Timing Point                              
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                          
#-----------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK    
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q      
     49     520    58      4  2.3  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g58544/Y                                                  
     98     619   118      4  2.4  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g58361/Y                                                  
     57     676    68      4  1.8  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g58303/Y                                                  
      0     676     -      4    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/clk_gate_PCint_reg/latch/EN 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 223: MET (1306 ps) Setup Check with Pin I_PARSER/i_reg_reg_9_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_PARSER/i_reg_reg_9_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     237                  
       Uncertainty:-     100                  
     Required Time:=    4463                  
      Launch Clock:-    2400                  
         Data Path:-     757                  
             Slack:=    1306                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK 
    460    2860    82      4  2.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/Q   
    112    2972    78      3  2.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_38_UPF_LS/Y                    
    185    3157    54      1  0.5  XNOR2X1_LVT   PD_ORCA_TOP  I_PARSER/g598/Y                                    
      0    3157     -      1    -  SDFFX1_LVT    PD_ORCA_TOP  I_PARSER/i_reg_reg_9_/D                            
#----------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 224: MET (1314 ps) Setup Check with Pin I_PARSER/i_reg_reg_10_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_PARSER/i_reg_reg_10_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     237                  
       Uncertainty:-     100                  
     Required Time:=    4463                  
      Launch Clock:-    2400                  
         Data Path:-     749                  
             Slack:=    1314                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK 
    452    2852    72      3  1.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/Q   
    111    2963    82      3  2.7  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_57_UPF_LS/Y                    
    186    3149    54      1  0.5  XNOR2X1_LVT   PD_ORCA_TOP  I_PARSER/g592/Y                                    
      0    3149     -      1    -  SDFFX1_LVT    PD_ORCA_TOP  I_PARSER/i_reg_reg_10_/D                           
#----------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 225: MET (1315 ps) Setup Check with Pin I_PARSER/i_reg_reg_4_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_PARSER/i_reg_reg_4_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     236                  
       Uncertainty:-     100                  
     Required Time:=    4464                  
      Launch Clock:-    2400                  
         Data Path:-     749                  
             Slack:=    1315                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK 
    466    2866    90      7  2.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/Q   
    116    2982    82      3  2.7  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_4_UPF_LS/Y                     
    167    3149    51      1  0.5  HADDX1_LVT    PD_ORCA_TOP  I_PARSER/g626/SO                                   
      0    3149     -      1    -  SDFFX1_LVT    PD_ORCA_TOP  I_PARSER/i_reg_reg_4_/D                            
#----------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 226: MET (1317 ps) Setup Check with Pin I_PARSER/i_reg_reg_15_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_PARSER/i_reg_reg_15_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     237                  
       Uncertainty:-     100                  
     Required Time:=    4463                  
      Launch Clock:-    2400                  
         Data Path:-     746                  
             Slack:=    1317                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/CLK 
    452    2852    72      3  1.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/Q   
    108    2961    78      3  2.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_61_UPF_LS/Y                     
    185    3146    54      1  0.5  XNOR2X1_LVT   PD_ORCA_TOP  I_PARSER/g594/Y                                     
      0    3146     -      1    -  SDFFX1_LVT    PD_ORCA_TOP  I_PARSER/i_reg_reg_15_/D                            
#-----------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 227: MET (1317 ps) Setup Check with Pin I_PARSER/i_reg_reg_11_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_PARSER/i_reg_reg_11_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     237                  
       Uncertainty:-     100                  
     Required Time:=    4463                  
      Launch Clock:-    2400                  
         Data Path:-     746                  
             Slack:=    1317                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK 
    452    2852    72      3  1.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/Q   
    108    2961    78      3  2.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_19_UPF_LS/Y                     
    185    3146    54      1  0.5  XNOR2X1_LVT   PD_ORCA_TOP  I_PARSER/g588/Y                                     
      0    3146     -      1    -  SDFFX1_LVT    PD_ORCA_TOP  I_PARSER/i_reg_reg_11_/D                            
#-----------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 228: MET (1328 ps) Setup Check with Pin I_PARSER/i_reg_reg_8_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_PARSER/i_reg_reg_8_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     236                  
       Uncertainty:-     100                  
     Required Time:=    4464                  
      Launch Clock:-    2400                  
         Data Path:-     736                  
             Slack:=    1328                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK 
    460    2860    82      4  2.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/Q   
    112    2972    78      3  2.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_38_UPF_LS/Y                    
    164    3136    51      1  0.5  HADDX1_LVT    PD_ORCA_TOP  I_PARSER/g618/SO                                   
      0    3136     -      1    -  SDFFX1_LVT    PD_ORCA_TOP  I_PARSER/i_reg_reg_8_/D                            
#----------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 229: MET (1332 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    1987                  
      Launch Clock:-       0                  
         Data Path:-     654                  
             Slack:=    1332                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     49     520    58      4  2.3  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g58544/Y                                               
    134     654    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g58326/Y                                               
      0     654     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/D   
#--------------------------------------------------------------------------------------------------------------------------------



Path 230: MET (1340 ps) Setup Check with Pin I_PARSER/i_reg_reg_14_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_PARSER/i_reg_reg_14_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     236                  
       Uncertainty:-     100                  
     Required Time:=    4464                  
      Launch Clock:-    2400                  
         Data Path:-     725                  
             Slack:=    1340                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/CLK 
    452    2852    72      3  1.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/Q   
    108    2961    78      3  2.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_61_UPF_LS/Y                     
    164    3125    51      1  0.5  HADDX1_LVT    PD_ORCA_TOP  I_PARSER/g620/SO                                    
      0    3125     -      1    -  SDFFX1_LVT    PD_ORCA_TOP  I_PARSER/i_reg_reg_14_/D                            
#-----------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 231: MET (1340 ps) Setup Check with Pin I_PARSER/i_reg_reg_13_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_PARSER/i_reg_reg_13_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     236                  
       Uncertainty:-     100                  
     Required Time:=    4464                  
      Launch Clock:-    2400                  
         Data Path:-     725                  
             Slack:=    1340                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK 
    452    2852    72      3  1.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/Q   
    108    2961    78      3  2.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_18_UPF_LS/Y                     
    164    3125    51      1  0.5  HADDX1_LVT    PD_ORCA_TOP  I_PARSER/g622/SO                                    
      0    3125     -      1    -  SDFFX1_LVT    PD_ORCA_TOP  I_PARSER/i_reg_reg_13_/D                            
#-----------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 232: MET (1340 ps) Setup Check with Pin I_PARSER/i_reg_reg_12_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_PARSER/i_reg_reg_12_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     236                  
       Uncertainty:-     100                  
     Required Time:=    4464                  
      Launch Clock:-    2400                  
         Data Path:-     725                  
             Slack:=    1340                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK 
    452    2852    72      3  1.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/Q   
    108    2961    78      3  2.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_18_UPF_LS/Y                     
    164    3125    51      1  0.5  HADDX1_LVT    PD_ORCA_TOP  I_PARSER/g624/SO                                    
      0    3125     -      1    -  SDFFX1_LVT    PD_ORCA_TOP  I_PARSER/i_reg_reg_12_/D                            
#-----------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 233: MET (1344 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_24/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_24/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     199                  
       Uncertainty:-     100                  
     Required Time:=    3801                  
      Launch Clock:-       0                  
         Data Path:-    2457                  
             Slack:=    1344                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK 
    358     358    78      4  3.6  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/Q   
     38     396    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318909/Y              
    237     633    35      1  0.6  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y              
     95     728   107      2  1.4  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312339/Y              
    127     855    45      4  2.0  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309789/Y              
     87     942    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307201/Y              
     40     982    49      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305936/Y              
     85    1066    91      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305912/Y              
     96    1163    43      2  1.2  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305886/Y              
     71    1233   104      2  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305884/Y              
     99    1333    74      3  1.7  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305880/Y              
     54    1386    58      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305876/Y              
     97    1484    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305851/C1             
     90    1574    38      2  1.7  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305842/Y              
     81    1654    95      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305838/Y              
     91    1745    41      2  1.1  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305829/Y              
     47    1792    59      1  0.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305822/Y              
     89    1880    85      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305816/Y              
     55    1936    63      2  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305809/Y              
     57    1993    39      1  0.6  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305808/Y              
    141    2134    44      1  0.5  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319642/Y              
    125    2259    43      2  1.0  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305801/Y              
    138    2397    57      2  1.1  OA22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305800/Y              
     60    2457    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305799/Y              
      0    2457     -      2    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_24/D                 
#----------------------------------------------------------------------------------------------------------



Path 234: MET (1345 ps) Setup Check with Pin I_PARSER/i_reg_reg_16_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_PARSER/i_reg_reg_16_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     237                  
       Uncertainty:-     100                  
     Required Time:=    4463                  
      Launch Clock:-    2400                  
         Data Path:-     717                  
             Slack:=    1345                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/CLK 
    451    2851    71      3  1.5  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/Q   
    112    2963    85      3  2.9  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_58_UPF_LS/Y                     
    154    3117    54      1  0.5  XNOR2X1_LVT   PD_ORCA_TOP  I_PARSER/g590/Y                                     
      0    3117     -      1    -  SDFFX1_LVT    PD_ORCA_TOP  I_PARSER/i_reg_reg_16_/D                            
#-----------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 235: MET (1357 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_5_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-     627                  
             Slack:=    1357                  

#--------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                     
#--------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_5_/CLK                      
    401     401    60      2  2.0  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_5_/Q                        
    226     627    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_93_UPF_LS/Y       
      0     627     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/D 
#--------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 236: MET (1358 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_7_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-     625                  
             Slack:=    1358                  

#--------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                     
#--------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_7_/CLK                      
    400     400    59      2  1.9  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_7_/Q                        
    225     625    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_91_UPF_LS/Y       
      0     625     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/D 
#--------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 237: MET (1358 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_4_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-     625                  
             Slack:=    1358                  

#--------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                     
#--------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_4_/CLK                      
    400     400    59      2  1.9  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_4_/Q                        
    225     625    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_92_UPF_LS/Y       
      0     625     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/D 
#--------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 238: MET (1358 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_0_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-     625                  
             Slack:=    1358                  

#--------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                     
#--------------------------------------------------------------------------------------------------------------
      -       0   200      1    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_0_/CLK                      
    400     400    59      2  1.9  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_0_/Q                        
    225     625    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_95_UPF_LS/Y       
      0     625     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/D 
#--------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 239: MET (1369 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_6_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-     615                  
             Slack:=    1369                  

#--------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                     
#--------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_6_/CLK                      
    393     393    54      1  1.3  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_6_/Q                        
    221     615    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_94_UPF_LS/Y       
      0     615     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/D 
#--------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 240: MET (1369 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_3_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-     615                  
             Slack:=    1369                  

#--------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                     
#--------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_3_/CLK                      
    393     393    54      1  1.3  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_3_/Q                        
    221     615    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_98_UPF_LS/Y       
      0     615     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/D 
#--------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 241: MET (1369 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_2_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-     615                  
             Slack:=    1369                  

#--------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                     
#--------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_2_/CLK                      
    393     393    54      1  1.3  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_2_/Q                        
    221     615    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_97_UPF_LS/Y       
      0     615     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/D 
#--------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 242: MET (1369 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_1_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-     615                  
             Slack:=    1369                  

#--------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                     
#--------------------------------------------------------------------------------------------------------------
      -       0   200     42    -  (arrival)     PD_ORCA_TOP  I_PARSER/out_bus_reg_1_/CLK                      
    393     393    54      1  1.3  SDFFARX1_LVT  PD_ORCA_TOP  I_PARSER/out_bus_reg_1_/Q                        
    221     615    45      1  0.5  LSUPX1_LVT    PD_RISC_CORE I_RISC_CORE/PD_RISC_CORE_ls_in_96_UPF_LS/Y       
      0     615     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/D 
#--------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 243: MET (1431 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_18/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_18/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    3690                  
      Launch Clock:-       0                  
         Data Path:-    2259                  
             Slack:=    1431                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK 
    358     358    78      4  3.6  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/Q   
     38     396    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318909/Y              
    237     633    35      1  0.6  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y              
     95     728   107      2  1.4  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312339/Y              
    127     855    45      4  2.0  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309789/Y              
     87     942    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307201/Y              
     40     982    49      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305936/Y              
     85    1066    91      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305912/Y              
     96    1163    43      2  1.2  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305886/Y              
     71    1233   104      2  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305884/Y              
     99    1333    74      3  1.7  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305880/Y              
     54    1386    58      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305876/Y              
     97    1484    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305851/C1             
     90    1574    38      2  1.7  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305842/Y              
     81    1654    95      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305838/Y              
     91    1745    41      2  1.1  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305829/Y              
     47    1792    59      1  0.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305822/Y              
     89    1880    85      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305816/Y              
     55    1936    63      2  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305809/Y              
     57    1993    39      1  0.6  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305808/Y              
    141    2134    44      1  0.5  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319642/Y              
    125    2259    43      2  1.0  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305801/Y              
      0    2259     -      2    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_18/D                 
#----------------------------------------------------------------------------------------------------------



Path 244: MET (1457 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     520                  
             Slack:=    1457                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    472     472    98      5  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     49     520    58      4  2.3  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g58544/Y                                               
      0     520     -      4    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/D   
#--------------------------------------------------------------------------------------------------------------------------------



Path 245: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__31_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[31] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__31_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[30] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[29] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__29_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[28] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[27] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__27_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[26] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__26_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__25_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[25] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__25_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__24_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[24] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__24_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__23_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[23] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__23_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[22] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__22_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[21] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__20_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[20] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__20_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__19_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[19] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__19_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__18_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[18] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__18_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__17_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[17] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__17_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[16] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__16_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[15] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__14_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[14] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__14_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[13] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__12_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[12] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__12_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[11] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[10] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__10_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__9_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[9] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__9_/D    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__8_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[8] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__8_/D    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[7] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/D    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__6_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[6] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__6_/D    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__5_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[5] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__5_/D    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__4_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[4] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__4_/D    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[3] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/D    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__2_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[2] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__2_/D    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__1_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[1] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__1_/D    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[0] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__0_/D    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 277: MET (1483 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     507                  
             Slack:=    1483                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    411     411    69      5  3.1  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     95     507    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g58481/Y                                               
      0     507     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_2_/D   
#--------------------------------------------------------------------------------------------------------------------------------



Path 278: MET (1503 ps) Setup Check with Pin I_RISC_CORE/R_32/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/R_32/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     462                  
             Slack:=    1503                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK 
    462     462    88     15  8.1  SDFFARX2_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q   
      0     462     -     15    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/R_32/D                                  
#-----------------------------------------------------------------------------------------------------------------



Path 279: MET (1523 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     878                  
             Slack:=    1523                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/Q   
     74     542    78     11  5.7  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g4266/Y                                 
    150     692    57      8  4.3  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g58451/Y                                
     80     772    78      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g58386/Y                                
    106     878    34      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58212/Y                                
      0     878     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[2]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 280: MET (1523 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     878                  
             Slack:=    1523                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/Q   
     74     542    78     11  5.7  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g4266/Y                                 
    150     692    57      8  4.3  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g58451/Y                                
     80     772    78      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g58386/Y                                
    106     878    34      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58213/Y                                
      0     878     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[3]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 281: MET (1523 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     878                  
             Slack:=    1523                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/Q   
     74     542    78     11  5.7  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g4266/Y                                 
    150     692    57      8  4.3  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g58451/Y                                
     80     772    78      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g58386/Y                                
    106     878    34      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58215/Y                                
      0     878     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[4]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 282: MET (1523 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     878                  
             Slack:=    1523                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/Q   
     74     542    78     11  5.7  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g4266/Y                                 
    150     692    57      8  4.3  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g58451/Y                                
     80     772    78      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g58386/Y                                
    106     878    34      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58211/Y                                
      0     878     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[5]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 283: MET (1523 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     878                  
             Slack:=    1523                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/Q   
     74     542    78     11  5.7  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g4266/Y                                 
    150     692    57      8  4.3  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g58451/Y                                
     80     772    78      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g58386/Y                                
    106     878    34      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58214/Y                                
      0     878     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[6]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 284: MET (1523 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     878                  
             Slack:=    1523                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/Q   
     74     542    78     11  5.7  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g4266/Y                                 
    150     692    57      8  4.3  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g58451/Y                                
     80     772    78      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g58386/Y                                
    106     878    34      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58212/Y                                
      0     878     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[2]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 285: MET (1523 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     878                  
             Slack:=    1523                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/Q   
     74     542    78     11  5.7  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g4266/Y                                 
    150     692    57      8  4.3  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g58451/Y                                
     80     772    78      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g58386/Y                                
    106     878    34      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58213/Y                                
      0     878     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[3]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 286: MET (1523 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     878                  
             Slack:=    1523                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/Q   
     74     542    78     11  5.7  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g4266/Y                                 
    150     692    57      8  4.3  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g58451/Y                                
     80     772    78      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g58386/Y                                
    106     878    34      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58215/Y                                
      0     878     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[4]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 287: MET (1523 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     878                  
             Slack:=    1523                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/Q   
     74     542    78     11  5.7  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g4266/Y                                 
    150     692    57      8  4.3  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g58451/Y                                
     80     772    78      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g58386/Y                                
    106     878    34      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58211/Y                                
      0     878     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[5]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 288: MET (1523 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     878                  
             Slack:=    1523                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/Q   
     74     542    78     11  5.7  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g4266/Y                                 
    150     692    57      8  4.3  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g58451/Y                                
     80     772    78      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g58386/Y                                
    106     878    34      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58214/Y                                
      0     878     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[6]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 289: MET (1530 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     871                  
             Slack:=    1530                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/Q   
     74     542    78     11  5.7  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g4266/Y                                 
    150     692    57      8  4.3  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g58451/Y                                
     80     772    78      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g58386/Y                                
     99     871    33      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58191/Y                                
      0     871     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[0]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 290: MET (1530 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     871                  
             Slack:=    1530                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/Q   
     74     542    78     11  5.7  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g4266/Y                                 
    150     692    57      8  4.3  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g58451/Y                                
     80     772    78      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g58386/Y                                
     99     871    33      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58216/Y                                
      0     871     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[1]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 291: MET (1530 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     871                  
             Slack:=    1530                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/Q   
     74     542    78     11  5.7  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g4266/Y                                 
    150     692    57      8  4.3  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g58451/Y                                
     80     772    78      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g58386/Y                                
     99     871    33      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58191/Y                                
      0     871     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[0]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 292: MET (1530 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     871                  
             Slack:=    1530                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/Q   
     74     542    78     11  5.7  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g4266/Y                                 
    150     692    57      8  4.3  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g58451/Y                                
     80     772    78      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g58386/Y                                
     99     871    33      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58216/Y                                
      0     871     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[1]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 293: MET (1534 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    1534                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    430     430    90     10  5.4  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     430     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 294: MET (1534 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    1534                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    430     430    90     10  5.4  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     430     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 295: MET (1534 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    1534                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    430     430    90     10  5.4  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     430     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 296: MET (1534 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    1534                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    430     430    90     10  5.4  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     430     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 297: MET (1534 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    1534                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    430     430    90     10  5.4  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     430     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 298: MET (1534 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    1534                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    430     430    90     10  5.4  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     430     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 299: MET (1534 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    1534                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    430     430    90     10  5.4  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     430     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 300: MET (1534 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    1534                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    430     430    90     10  5.4  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     430     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 301: MET (1535 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    1535                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    429     429    89     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     429     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 302: MET (1535 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    1535                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    429     429    89     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     429     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 303: MET (1535 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    1535                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    429     429    89     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     429     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 304: MET (1535 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    1535                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    429     429    89     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     429     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 305: MET (1535 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    1535                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    429     429    89     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     429     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 306: MET (1535 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    1535                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    429     429    89     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     429     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 307: MET (1535 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    1535                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    429     429    89     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     429     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 308: MET (1536 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    1536                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    428     428    88     10  5.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     428     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 309: MET (1536 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    1536                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    428     428    88     10  5.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     428     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 310: MET (1536 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    1536                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    428     428    88     10  5.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     428     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 311: MET (1536 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    1536                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    428     428    88     10  5.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     428     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 312: MET (1536 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    1536                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    428     428    88     10  5.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     428     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 313: MET (1536 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    1536                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    428     428    88     10  5.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     428     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 314: MET (1536 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    1536                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    428     428    88     10  5.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     428     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 315: MET (1536 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    1536                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    428     428    88     10  5.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     428     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 316: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 317: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 318: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 319: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 320: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 321: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 322: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 323: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 324: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 325: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 326: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 327: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 328: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 329: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 330: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 331: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 332: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 333: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 334: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 335: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 336: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 337: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 338: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 339: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 340: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 341: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 342: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 343: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 344: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 345: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 346: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 347: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 348: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 349: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 350: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 351: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 352: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 353: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 354: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 355: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 356: MET (1560 ps) Setup Check with Pin I_RISC_CORE/R_33/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/R_33/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     196                  
       Uncertainty:-     100                  
     Required Time:=    2104                  
      Launch Clock:-       0                  
         Data Path:-     544                  
             Slack:=    1560                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK 
    544     544   116     15  8.2  SDFFARX2_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q   
      0     544     -     15    -  SDFFX1_LVT    PD_RISC_CORE I_RISC_CORE/R_33/D                                  
#-----------------------------------------------------------------------------------------------------------------



Path 357: MET (1576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_22/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_22/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     308                  
       Uncertainty:-     100                  
     Required Time:=    3692                  
      Launch Clock:-       0                  
         Data Path:-    2116                  
             Slack:=    1576                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    346     346    66      3  4.3  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
    101     447   102      2  1.4  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     36     483    51      2  1.1  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    129     612    67      1  0.6  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     97     710   110      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    112     822    56      4  2.1  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309789/Y              
     58     881    70      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307201/Y              
     71     952    52      2  1.2  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305936/Y              
     52    1003    58      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305912/Y              
    114    1117    35      2  1.1  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305886/Y              
     69    1186   100      2  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305884/Y              
     50    1237    59      3  1.6  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305880/Y              
     86    1323    86      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305876/Y              
     96    1418    42      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305851/C1             
     79    1498    50      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305842/Y              
     51    1549    56      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305838/Y              
     94    1643    35      2  1.1  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305829/Y              
     52    1695    57      1  0.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305822/Y              
     50    1744    52      2  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305816/Y              
     84    1829    85      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305809/Y              
    163    1992    52      3  1.5  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305807/Y              
    124    2116    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305802/Y              
      0    2116     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_22/D                 
#----------------------------------------------------------------------------------------------------------



Path 358: MET (1586 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_20/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_20/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     309                  
       Uncertainty:-     100                  
     Required Time:=    3691                  
      Launch Clock:-       0                  
         Data Path:-    2105                  
             Slack:=    1586                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    346     346    66      3  4.3  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
    101     447   102      2  1.4  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     36     483    51      2  1.1  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    129     612    67      1  0.6  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     97     710   110      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    112     822    56      4  2.1  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309789/Y              
     58     881    70      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307201/Y              
     71     952    52      2  1.2  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305936/Y              
     52    1003    58      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305912/Y              
    114    1117    35      2  1.1  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305886/Y              
     69    1186   100      2  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305884/Y              
     50    1237    59      3  1.6  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305880/Y              
     86    1323    86      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305876/Y              
     96    1418    42      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305851/C1             
     79    1498    50      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305842/Y              
     51    1549    56      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305838/Y              
     94    1643    35      2  1.1  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305829/Y              
     52    1695    57      1  0.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305822/Y              
     50    1744    52      2  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305816/Y              
     84    1829    85      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305809/Y              
    163    1992    52      3  1.5  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305807/Y              
    114    2105    42      1  0.5  OA21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305803/Y              
      0    2105     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_20/D                 
#----------------------------------------------------------------------------------------------------------



Path 359: MET (1600 ps) Setup Check with Pin I_CLOCKING/sys_2x_rst_n_buf_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_CLOCKING/sys_2x_rst_ff_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_CLOCKING/sys_2x_rst_n_buf_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-     383                  
             Slack:=    1600                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power              Timing Point            
#  (ps)   (ps)   (ps)        (fF)                  Domain                                      
#----------------------------------------------------------------------------------------------
      -       0   200     29    -  (arrival)     PD_ORCA_TOP I_CLOCKING/sys_2x_rst_ff_reg/CLK  
    383     383    46      1  0.5  SDFFARX1_LVT  PD_ORCA_TOP I_CLOCKING/sys_2x_rst_ff_reg/Q    
      0     383     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_CLOCKING/sys_2x_rst_n_buf_reg/D 
#----------------------------------------------------------------------------------------------



Path 360: MET (1600 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/PSWL_Zro_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/PSWL_Zro_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-     383                  
             Slack:=    1600                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     11    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/CLK 
    383     383    46      1  0.5  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/Q   
      0     383     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/PSWL_Zro_reg/D                      
#--------------------------------------------------------------------------------------------------------------------------



Path 361: MET (1600 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/PSWL_Neg_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/PSWL_Neg_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-     383                  
             Slack:=    1600                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     11    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/CLK 
    383     383    46      1  0.5  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/Q   
      0     383     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/PSWL_Neg_reg/D                      
#--------------------------------------------------------------------------------------------------------------------------



Path 362: MET (1600 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/PSWL_Carry_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/PSWL_Carry_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-     383                  
             Slack:=    1600                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200     11    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/CLK 
    383     383    46      1  0.5  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/Q   
      0     383     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/PSWL_Carry_reg/D                    
#--------------------------------------------------------------------------------------------------------------------------



Path 363: MET (1602 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     202                  
       Uncertainty:-     100                  
     Required Time:=    2098                  
      Launch Clock:-       0                  
         Data Path:-     495                  
             Slack:=    1602                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    495     495   134     10  5.4  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     495     -     10    -  SDFFX1_LVT    PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 364: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[0]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[0]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                       
#---------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[0] 
#---------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 365: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[1]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[1]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                       
#---------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[1] 
#---------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 366: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[2]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[2]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                       
#---------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[2] 
#---------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 367: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[3]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[3]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                       
#---------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[3] 
#---------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 368: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[4]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[4]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                       
#---------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[4] 
#---------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 369: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[5]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[5]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                       
#---------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[5] 
#---------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 370: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[6]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[6]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                       
#---------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[6] 
#---------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 371: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[7]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[7]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                       
#---------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[7] 
#---------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 372: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[8]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[8]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                       
#---------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[8] 
#---------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 373: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[9]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[9]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                       
#---------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[9] 
#---------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 374: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[10]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[10]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[10] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 375: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[11]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[11]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[11] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 376: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[12]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[12]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[12] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 377: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[13]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[13]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[13] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 378: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[14]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[14]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[14] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 379: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[15]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[15]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[15] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 380: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[16]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[16]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[16] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 381: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[17]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[17]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[17] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 382: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[18]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[18]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[18] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 383: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[19]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[19]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[19] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 384: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[20]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[20]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[20] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 385: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[21]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[21]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[21] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 386: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[22]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[22]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[22] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 387: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[23]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[23]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[23] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 388: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[24]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[24]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[24] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 389: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[25]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[25]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[25] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 390: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[26]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[26]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[26] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 391: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[27]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[27]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[27] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 392: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[28]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[28]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[28] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 393: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[29]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[29]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[29] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 394: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[30]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[30]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[30] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 395: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[31]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[31]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      -    2050   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[31] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 396: MET (1668 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     730                  
             Slack:=    1668                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK 
    544    2944   116     15  8.2  SDFFARX2_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q   
     99    3043    45      1  0.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_30_UPF_LS/Y                     
     87    3130    40      1  0.0  AO21X1_LVT    PD_ORCA_TOP  g4694/Y                                             
      0    3130     -      1    -  SRAM2RW32x4   PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[1]    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 397: MET (1682 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     328                  
       Uncertainty:-     100                  
     Required Time:=    3672                  
      Launch Clock:-       0                  
         Data Path:-    1990                  
             Slack:=    1682                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK 
    358     358    78      4  3.6  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/Q   
     38     396    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318909/Y              
    237     633    35      1  0.6  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y              
     95     728   107      2  1.4  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312339/Y              
    127     855    45      4  2.0  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309789/Y              
     87     942    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307201/Y              
     40     982    49      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305936/Y              
     85    1066    91      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305912/Y              
     96    1163    43      2  1.2  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305886/Y              
     71    1233   104      2  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305884/Y              
     99    1333    74      3  1.7  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305880/Y              
     54    1386    58      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305876/Y              
     97    1484    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305851/C1             
     90    1574    38      2  1.7  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305842/Y              
     81    1654    95      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305838/Y              
     91    1745    41      2  1.1  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305829/Y              
     99    1844    51      1  1.0  OA221X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305823/Y              
    146    1990    51      1  0.5  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319606/SO             
      0    1990     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/D   
#----------------------------------------------------------------------------------------------------------



Path 398: MET (1695 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_26/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_26/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    3687                  
      Launch Clock:-       0                  
         Data Path:-    1992                  
             Slack:=    1695                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    346     346    66      3  4.3  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
    101     447   102      2  1.4  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     36     483    51      2  1.1  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    129     612    67      1  0.6  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     97     710   110      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    112     822    56      4  2.1  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309789/Y              
     58     881    70      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307201/Y              
     71     952    52      2  1.2  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305936/Y              
     52    1003    58      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305912/Y              
    114    1117    35      2  1.1  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305886/Y              
     69    1186   100      2  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305884/Y              
     50    1237    59      3  1.6  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305880/Y              
     86    1323    86      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305876/Y              
     96    1418    42      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305851/C1             
     79    1498    50      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305842/Y              
     51    1549    56      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305838/Y              
     94    1643    35      2  1.1  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305829/Y              
     52    1695    57      1  0.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305822/Y              
     50    1744    52      2  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305816/Y              
     84    1829    85      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305809/Y              
    163    1992    52      3  1.5  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305807/Y              
      0    1992     -      3    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_26/D                 
#----------------------------------------------------------------------------------------------------------



Path 399: MET (1705 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    4800                  
      Launch Clock:-    2400                  
         Data Path:-     695                  
             Slack:=    1705                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK  
    466    2866    90      7  2.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q    
    124    2990    96      5  3.4  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_50_UPF_LS/Y                     
    105    3095    36      1  0.0  AO22X1_LVT    PD_ORCA_TOP  g4810/Y                                             
      0    3095     -      1    -  SRAM2RW64x32  PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[1] 
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 400: MET (1709 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    4800                  
      Launch Clock:-    2400                  
         Data Path:-     691                  
             Slack:=    1709                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK  
    466    2866    90      7  2.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/Q    
    122    2988    92      5  3.2  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_59_UPF_LS/Y                     
    104    3091    36      1  0.0  AO22X1_LVT    PD_ORCA_TOP  g4811/Y                                             
      0    3091     -      1    -  SRAM2RW64x32  PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[0] 
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 401: MET (1713 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     685                  
             Slack:=    1713                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK 
    494    2894   132     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/Q   
    103    2998    46      1  0.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_35_UPF_LS/Y                     
     88    3085    40      1  0.0  AO21X1_LVT    PD_ORCA_TOP  g4702/Y                                             
      0    3085     -      1    -  SRAM2RW32x4   PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[1]    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 402: MET (1717 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    4800                  
      Launch Clock:-    2400                  
         Data Path:-     683                  
             Slack:=    1717                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK  
    466    2866    90      7  2.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/Q    
    116    2982    82      3  2.7  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_4_UPF_LS/Y                      
    101    3083    36      1  0.0  AO22X1_LVT    PD_ORCA_TOP  g4809/Y                                             
      0    3083     -      1    -  SRAM2RW64x32  PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[2] 
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 403: MET (1717 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[4]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[4]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    4800                  
      Launch Clock:-    2400                  
         Data Path:-     683                  
             Slack:=    1717                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK  
    466    2866    90      7  2.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/Q    
    116    2982    82      3  2.7  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_42_UPF_LS/Y                     
    101    3083    36      1  0.0  AO22X1_LVT    PD_ORCA_TOP  g4807/Y                                             
      0    3083     -      1    -  SRAM2RW64x32  PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[4] 
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 404: MET (1717 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[5]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[5]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    4800                  
      Launch Clock:-    2400                  
         Data Path:-     683                  
             Slack:=    1717                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK  
    466    2866    90      7  2.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/Q    
    116    2982    82      3  2.7  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_43_UPF_LS/Y                     
    101    3083    36      1  0.0  AO22X1_LVT    PD_ORCA_TOP  g4806/Y                                             
      0    3083     -      1    -  SRAM2RW64x32  PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[5] 
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 405: MET (1717 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[6]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[6]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    4800                  
      Launch Clock:-    2400                  
         Data Path:-     683                  
             Slack:=    1717                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK  
    466    2866    90      7  2.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/Q    
    116    2982    82      3  2.7  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_22_UPF_LS/Y                     
    101    3083    36      1  0.0  AO22X1_LVT    PD_ORCA_TOP  g4805/Y                                             
      0    3083     -      1    -  SRAM2RW64x32  PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[6] 
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 406: MET (1721 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    4800                  
      Launch Clock:-    2400                  
         Data Path:-     679                  
             Slack:=    1721                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK  
    466    2866    90      7  2.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/Q    
    114    2980    79      3  2.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_9_UPF_LS/Y                      
    100    3079    36      1  0.0  AO22X1_LVT    PD_ORCA_TOP  g4808/Y                                             
      0    3079     -      1    -  SRAM2RW64x32  PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[3] 
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 407: MET (1725 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_28_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     673                  
             Slack:=    1725                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_28_/CLK 
    486    2886   118      8  4.5  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_28_/Q   
     99    2985    45      1  0.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_31_UPF_LS/Y                     
     87    3073    40      1  0.0  AO21X1_LVT    PD_ORCA_TOP  g4696/Y                                             
      0    3073     -      1    -  SRAM2RW32x4   PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[0]    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 408: MET (1727 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[15]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[15]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     673                  
             Slack:=    1727                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    123     673    35      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58323/Y                              
      0     673     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[15]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 409: MET (1727 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[15]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[15]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     673                  
             Slack:=    1727                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    123     673    35      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58323/Y                              
      0     673     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[15]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 410: MET (1727 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[15]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[15]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     673                  
             Slack:=    1727                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    123     673    35      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58323/Y                              
      0     673     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[15]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 411: MET (1727 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[15]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[15]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     673                  
             Slack:=    1727                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    123     673    35      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58323/Y                              
      0     673     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[15]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 412: MET (1729 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[7]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[7]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    4800                  
      Launch Clock:-    2400                  
         Data Path:-     671                  
             Slack:=    1729                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK  
    460    2860    82      4  2.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/Q    
    112    2972    78      3  2.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_38_UPF_LS/Y                     
     99    3071    36      1  0.0  AO22X1_LVT    PD_ORCA_TOP  g4804/Y                                             
      0    3071     -      1    -  SRAM2RW64x32  PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[7] 
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 413: MET (1733 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[8]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[8]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    4800                  
      Launch Clock:-    2400                  
         Data Path:-     667                  
             Slack:=    1733                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/CLK  
    452    2852    72      3  1.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/Q    
    113    2965    85      3  2.9  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_51_UPF_LS/Y                     
    102    3067    36      1  0.0  AO22X1_LVT    PD_ORCA_TOP  g4803/Y                                             
      0    3067     -      1    -  SRAM2RW64x32  PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[8] 
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 414: MET (1734 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[14]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[14]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     667                  
             Slack:=    1734                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    116     667    34      4  0.0  AO21X1_LVT     PD_RISC_CORE I_RISC_CORE/g58157/Y                              
      0     667     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[14]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 415: MET (1734 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[14]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[14]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     667                  
             Slack:=    1734                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    116     667    34      4  0.0  AO21X1_LVT     PD_RISC_CORE I_RISC_CORE/g58157/Y                              
      0     667     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[14]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 416: MET (1734 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[14]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[14]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     667                  
             Slack:=    1734                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    116     667    34      4  0.0  AO21X1_LVT     PD_RISC_CORE I_RISC_CORE/g58157/Y                              
      0     667     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[14]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 417: MET (1734 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[14]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[14]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     667                  
             Slack:=    1734                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    116     667    34      4  0.0  AO21X1_LVT     PD_RISC_CORE I_RISC_CORE/g58157/Y                              
      0     667     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[14]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 418: MET (1735 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[14]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[14]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    4800                  
      Launch Clock:-    2400                  
         Data Path:-     665                  
             Slack:=    1735                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/CLK  
    451    2851    71      3  1.5  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/Q    
    112    2963    85      3  2.9  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_58_UPF_LS/Y                      
    102    3065    36      1  0.0  AO22X1_LVT    PD_ORCA_TOP  g4797/Y                                              
      0    3065     -      1    -  SRAM2RW64x32  PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[14] 
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 419: MET (1735 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_26_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     663                  
             Slack:=    1735                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_26_/CLK 
    480    2880   109      7  3.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_26_/Q   
     96    2976    44      1  0.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_29_UPF_LS/Y                     
     87    3063    40      1  0.0  AO21X1_LVT    PD_ORCA_TOP  g4699/Y                                             
      0    3063     -      1    -  SRAM2RW32x4   PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[2]    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 420: MET (1737 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[9]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[9]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    4800                  
      Launch Clock:-    2400                  
         Data Path:-     663                  
             Slack:=    1737                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK  
    452    2852    72      3  1.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/Q    
    111    2963    82      3  2.7  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_57_UPF_LS/Y                     
    100    3063    36      1  0.0  AO22X1_LVT    PD_ORCA_TOP  g4802/Y                                             
      0    3063     -      1    -  SRAM2RW64x32  PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[9] 
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 421: MET (1740 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[10]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[10]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    4800                  
      Launch Clock:-    2400                  
         Data Path:-     660                  
             Slack:=    1740                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK  
    452    2852    72      3  1.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/Q    
    108    2961    78      3  2.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_19_UPF_LS/Y                      
     99    3060    36      1  0.0  AO22X1_LVT    PD_ORCA_TOP  g4801/Y                                              
      0    3060     -      1    -  SRAM2RW64x32  PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[10] 
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 422: MET (1740 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[11]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[11]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    4800                  
      Launch Clock:-    2400                  
         Data Path:-     660                  
             Slack:=    1740                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK  
    452    2852    72      3  1.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/Q    
    108    2961    78      3  2.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_18_UPF_LS/Y                      
     99    3060    36      1  0.0  AO22X1_LVT    PD_ORCA_TOP  g4800/Y                                              
      0    3060     -      1    -  SRAM2RW64x32  PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[11] 
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 423: MET (1740 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[12]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_12_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[12]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    4800                  
      Launch Clock:-    2400                  
         Data Path:-     660                  
             Slack:=    1740                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_12_/CLK  
    452    2852    72      3  1.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_12_/Q    
    108    2961    78      3  2.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_60_UPF_LS/Y                      
     99    3060    36      1  0.0  AO22X1_LVT    PD_ORCA_TOP  g4799/Y                                              
      0    3060     -      1    -  SRAM2RW64x32  PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[12] 
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 424: MET (1740 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[13]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[13]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    4800                  
      Launch Clock:-    2400                  
         Data Path:-     660                  
             Slack:=    1740                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/CLK  
    452    2852    72      3  1.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/Q    
    108    2961    78      3  2.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_61_UPF_LS/Y                      
     99    3060    36      1  0.0  AO22X1_LVT    PD_ORCA_TOP  g4798/Y                                              
      0    3060     -      1    -  SRAM2RW64x32  PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[13] 
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 425: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58331/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[0]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 426: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58332/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[1]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 427: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58307/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[2]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 428: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58319/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[3]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 429: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58333/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[4]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 430: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58320/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[5]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 431: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58321/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[6]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 432: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[7]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[7]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58324/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[7]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 433: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[8]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[8]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58314/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[8]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 434: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[9]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[9]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58330/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[9]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 435: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[10]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[10]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58329/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[10]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 436: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[11]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[11]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58312/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[11]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 437: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[12]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[12]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58327/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[12]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 438: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[13]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[13]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58322/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[13]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 439: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58331/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[0]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 440: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58332/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[1]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 441: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58307/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[2]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 442: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58319/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[3]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 443: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58333/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[4]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 444: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58320/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[5]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 445: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58321/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[6]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 446: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[7]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[7]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58324/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[7]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 447: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[8]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[8]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58314/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[8]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 448: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[9]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[9]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58330/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[9]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 449: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[10]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[10]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58329/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[10]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 450: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[11]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[11]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58312/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[11]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 451: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[12]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[12]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58327/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[12]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 452: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[13]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[13]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58322/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[13]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 453: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58331/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[0]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 454: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58332/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[1]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 455: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58307/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[2]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 456: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58319/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[3]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 457: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58333/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[4]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 458: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58320/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[5]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 459: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58321/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[6]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 460: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[7]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[7]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58324/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[7]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 461: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[8]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[8]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58314/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[8]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 462: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[9]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[9]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58330/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[9]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 463: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[10]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[10]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58329/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[10]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 464: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[11]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[11]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58312/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[11]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 465: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[12]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[12]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58327/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[12]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 466: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[13]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[13]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58322/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[13]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 467: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58331/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[0]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 468: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58332/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[1]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 469: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58307/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[2]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 470: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58319/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[3]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 471: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58333/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[4]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 472: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58320/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[5]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 473: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58321/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[6]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 474: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[7]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[7]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58324/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[7]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 475: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[8]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[8]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58314/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[8]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 476: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[9]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[9]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58330/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[9]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 477: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[10]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[10]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58329/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[10]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 478: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[11]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[11]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58312/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[11]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 479: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[12]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[12]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58327/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[12]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 480: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[13]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[13]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      -       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g58322/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[13]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 481: MET (1746 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     652                  
             Slack:=    1746                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK 
    473    2873    99      6  3.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q   
     93    2966    43      1  0.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_37_UPF_LS/Y                     
     87    3052    40      1  0.0  AO21X1_LVT    PD_ORCA_TOP  g4698/Y                                             
      0    3052     -      1    -  SRAM2RW32x4   PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[3]    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 482: MET (1752 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     646                  
             Slack:=    1752                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK 
    468    2868    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/Q   
     91    2959    43      1  0.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_32_UPF_LS/Y                     
     86    3046    40      1  0.0  AO21X1_LVT    PD_ORCA_TOP  g4703/Y                                             
      0    3046     -      1    -  SRAM2RW32x4   PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[0]    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 483: MET (1756 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     642                  
             Slack:=    1756                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK 
    466    2866    90      5  2.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q   
     90    2956    42      1  0.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_56_UPF_LS/Y                     
     86    3042    40      1  0.0  AO21X1_LVT    PD_ORCA_TOP  g4720/Y                                             
      0    3042     -      1    -  SRAM2RW32x4   PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[3]    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 484: MET (1758 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     641                  
             Slack:=    1758                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK 
    465    2865    88      9  2.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/Q   
     90    2954    42      1  0.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_52_UPF_LS/Y                     
     86    3041    40      1  0.0  AO21X1_LVT    PD_ORCA_TOP  g4715/Y                                             
      0    3041     -      1    -  SRAM2RW32x4   PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[1]    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 485: MET (1768 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     630                  
             Slack:=    1768                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    458    2858    79      4  2.0  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
     87    2944    42      1  0.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_55_UPF_LS/Y                     
     86    3030    40      1  0.0  AO21X1_LVT    PD_ORCA_TOP  g4706/Y                                             
      0    3030     -      1    -  SRAM2RW32x4   PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[2]    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 486: MET (1772 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[15]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_15_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[15]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    4800                  
      Launch Clock:-    2400                  
         Data Path:-     628                  
             Slack:=    1772                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_15_/CLK  
    442    2842    62      2  0.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_15_/Q    
     93    2936    58      2  1.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_62_UPF_LS/Y                      
     93    3028    36      1  0.0  AO22X1_LVT    PD_ORCA_TOP  g4796/Y                                              
      0    3028     -      1    -  SRAM2RW64x32  PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[15] 
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 487: MET (1775 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     623                  
             Slack:=    1775                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK 
    452    2852    72      7  1.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/Q   
     85    2937    41      1  0.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_41_UPF_LS/Y                     
     86    3023    40      1  0.0  AO21X1_LVT    PD_ORCA_TOP  g4712/Y                                             
      0    3023     -      1    -  SRAM2RW32x4   PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[3]    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 488: MET (1777 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     621                  
             Slack:=    1777                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK 
    451    2851    71      7  1.5  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/Q   
     84    2935    41      1  0.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_44_UPF_LS/Y                     
     86    3021    40      1  0.0  AO21X1_LVT    PD_ORCA_TOP  g4719/Y                                             
      0    3021     -      1    -  SRAM2RW32x4   PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[0]    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 489: MET (1777 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     621                  
             Slack:=    1777                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK 
    451    2851    71      7  1.5  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/Q   
     84    2935    41      1  0.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_53_UPF_LS/Y                     
     86    3021    40      1  0.0  AO21X1_LVT    PD_ORCA_TOP  g4714/Y                                             
      0    3021     -      1    -  SRAM2RW32x4   PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[2]    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 490: MET (1779 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     619                  
             Slack:=    1779                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK 
    450    2850    69      7  1.4  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/Q   
     84    2933    41      1  0.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_40_UPF_LS/Y                     
     86    3019    40      1  0.0  AO21X1_LVT    PD_ORCA_TOP  g4711/Y                                             
      0    3019     -      1    -  SRAM2RW32x4   PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[0]    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 491: MET (1781 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     617                  
             Slack:=    1781                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK 
    448    2848    68      7  1.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/Q   
     83    2931    41      1  0.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_39_UPF_LS/Y                     
     86    3017    40      1  0.0  AO21X1_LVT    PD_ORCA_TOP  g4707/Y                                             
      0    3017     -      1    -  SRAM2RW32x4   PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[1]    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 492: MET (1785 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     613                  
             Slack:=    1785                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK 
    446    2846    65      6  1.1  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/Q   
     82    2928    40      1  0.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_45_UPF_LS/Y                     
     86    3013    40      1  0.0  AO21X1_LVT    PD_ORCA_TOP  g4721/Y                                             
      0    3013     -      1    -  SRAM2RW32x4   PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[2]    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 493: MET (1787 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_23_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     611                  
             Slack:=    1787                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_23_/CLK 
    444    2844    63      2  1.0  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_23_/Q   
     82    2926    40      1  0.5  LSDNSSX1_LVT  PD_ORCA_TOP  PD_RISC_CORE_ls_out_54_UPF_LS/Y                     
     86    3011    40      1  0.0  AO21X1_LVT    PD_ORCA_TOP  g4690/Y                                             
      0    3011     -      1    -  SRAM2RW32x4   PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[3]    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 494: MET (1808 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     328                  
       Uncertainty:-     100                  
     Required Time:=    3672                  
      Launch Clock:-       0                  
         Data Path:-    1863                  
             Slack:=    1808                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK 
    358     358    78      4  3.6  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/Q   
     38     396    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318909/Y              
    237     633    35      1  0.6  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y              
     95     728   107      2  1.4  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312339/Y              
    127     855    45      4  2.0  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309789/Y              
     87     942    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307201/Y              
     40     982    49      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305936/Y              
     85    1066    91      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305912/Y              
     96    1163    43      2  1.2  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305886/Y              
     71    1233   104      2  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305884/Y              
     99    1333    74      3  1.7  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305880/Y              
     54    1386    58      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305876/Y              
     97    1484    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305851/C1             
     90    1574    38      2  1.7  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305842/Y              
     81    1654    95      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305838/Y              
     54    1708    64      1  0.9  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305830/Y              
    155    1863    50      1  0.5  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319604/SO             
      0    1863     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_3_/D   
#----------------------------------------------------------------------------------------------------------



Path 495: MET (1868 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[18]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[18]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -99                  
       Uncertainty:-     100                  
     Required Time:=    4799                  
      Launch Clock:-    2400                  
         Data Path:-     531                  
             Slack:=    1868                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                         
#-------------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[2]         
    164    2705    43      2  1.1  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g58621/SO                                
     60    2764    28      1  0.4  NBUFFX2_LVT    PD_RISC_CORE I_RISC_CORE/g58642/Y                                 
     72    2836    48      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_63_UPF_LS/Y                      
     94    2931    39      1  0.0  AO22X1_LVT     PD_ORCA_TOP  g4851/Y                                              
      0    2931     -      1    -  SRAM2RW64x32   PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[18] 
#-------------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 496: MET (1868 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[20]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[20]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -99                  
       Uncertainty:-     100                  
     Required Time:=    4799                  
      Launch Clock:-    2400                  
         Data Path:-     531                  
             Slack:=    1868                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                         
#-------------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[4]         
    164    2705    43      2  1.1  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g58623/SO                                
     60    2764    28      1  0.4  NBUFFX2_LVT    PD_RISC_CORE I_RISC_CORE/g58644/Y                                 
     72    2836    48      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_66_UPF_LS/Y                      
     94    2931    39      1  0.0  AO22X1_LVT     PD_ORCA_TOP  g4838/Y                                              
      0    2931     -      1    -  SRAM2RW64x32   PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[20] 
#-------------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 497: MET (1868 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[22]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[22]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -99                  
       Uncertainty:-     100                  
     Required Time:=    4799                  
      Launch Clock:-    2400                  
         Data Path:-     531                  
             Slack:=    1868                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                         
#-------------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[6]         
    164    2705    43      2  1.1  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g58625/SO                                
     60    2764    28      1  0.4  NBUFFX2_LVT    PD_RISC_CORE I_RISC_CORE/g58643/Y                                 
     72    2836    48      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_65_UPF_LS/Y                      
     94    2931    39      1  0.0  AO22X1_LVT     PD_ORCA_TOP  g4848/Y                                              
      0    2931     -      1    -  SRAM2RW64x32   PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[22] 
#-------------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 498: MET (1873 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     525                  
             Slack:=    1873                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                     
#---------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[4]     
    164    2705    43      2  1.1  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g58623/SO                            
     60    2764    28      1  0.4  NBUFFX2_LVT    PD_RISC_CORE I_RISC_CORE/g58644/Y                             
     72    2836    48      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_66_UPF_LS/Y                  
     89    2925    40      1  0.0  AO21X1_LVT     PD_ORCA_TOP  g4701/Y                                          
      0    2925     -      1    -  SRAM2RW32x4    PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[0] 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 499: MET (1873 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     525                  
             Slack:=    1873                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                     
#---------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[6]     
    164    2705    43      2  1.1  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g58625/SO                            
     60    2764    28      1  0.4  NBUFFX2_LVT    PD_RISC_CORE I_RISC_CORE/g58643/Y                             
     72    2836    48      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_65_UPF_LS/Y                  
     89    2925    40      1  0.0  AO21X1_LVT     PD_ORCA_TOP  g4695/Y                                          
      0    2925     -      1    -  SRAM2RW32x4    PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[2] 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 500: MET (1873 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     525                  
             Slack:=    1873                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                     
#---------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[2]     
    164    2705    43      2  1.1  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g58621/SO                            
     60    2764    28      1  0.4  NBUFFX2_LVT    PD_RISC_CORE I_RISC_CORE/g58642/Y                             
     72    2836    48      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_63_UPF_LS/Y                  
     89    2925    40      1  0.0  AO21X1_LVT     PD_ORCA_TOP  g4710/Y                                          
      0    2925     -      1    -  SRAM2RW32x4    PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[2] 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 501: MET (1906 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_29/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_29/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     214                  
       Uncertainty:-     100                  
     Required Time:=    3786                  
      Launch Clock:-       0                  
         Data Path:-    1880                  
             Slack:=    1906                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK 
    358     358    78      4  3.6  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/Q   
     38     396    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318909/Y              
    237     633    35      1  0.6  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y              
     95     728   107      2  1.4  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312339/Y              
    127     855    45      4  2.0  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309789/Y              
     87     942    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307201/Y              
     40     982    49      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305936/Y              
     85    1066    91      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305912/Y              
     96    1163    43      2  1.2  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305886/Y              
     71    1233   104      2  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305884/Y              
     99    1333    74      3  1.7  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305880/Y              
     54    1386    58      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305876/Y              
     97    1484    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305851/C1             
     90    1574    38      2  1.7  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305842/Y              
     81    1654    95      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305838/Y              
     91    1745    41      2  1.1  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305829/Y              
     47    1792    59      1  0.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305822/Y              
     89    1880    85      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305816/Y              
      0    1880     -      2    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_29/D                 
#----------------------------------------------------------------------------------------------------------



Path 502: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[0]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 503: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[1]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 504: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[2]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 505: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[3]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 506: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[4]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 507: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[5]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 508: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[6]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 509: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[0]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 510: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[1]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 511: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[2]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 512: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[3]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 513: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[4]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 514: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[5]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 515: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[6]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 516: MET (1912 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     465                  
             Slack:=    1912                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK 
    465     465    88      9  2.6  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/Q   
      0     465     -      9    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[1]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 517: MET (1912 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     465                  
             Slack:=    1912                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK 
    465     465    88      9  2.6  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/Q   
      0     465     -      9    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[1]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 518: MET (1912 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     465                  
             Slack:=    1912                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK 
    465     465    88      9  2.6  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/Q   
      0     465     -      9    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[1]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 519: MET (1912 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     465                  
             Slack:=    1912                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK 
    465     465    88      9  2.6  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/Q   
      0     465     -      9    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[1]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 520: MET (1924 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[16]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[16]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -99                  
       Uncertainty:-     100                  
     Required Time:=    4799                  
      Launch Clock:-    2400                  
         Data Path:-     475                  
             Slack:=    1924                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                         
#-------------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[0]         
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32995/SO                                
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_20_UPF_LS/Y                      
     94    2875    39      1  0.0  AO22X1_LVT     PD_ORCA_TOP  g4831/Y                                              
      0    2875     -      1    -  SRAM2RW64x32   PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[16] 
#-------------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 521: MET (1924 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[17]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[17]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -99                  
       Uncertainty:-     100                  
     Required Time:=    4799                  
      Launch Clock:-    2400                  
         Data Path:-     475                  
             Slack:=    1924                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                         
#-------------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[1]         
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32989/SO                                
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_64_UPF_LS/Y                      
     94    2875    39      1  0.0  AO22X1_LVT     PD_ORCA_TOP  g4852/Y                                              
      0    2875     -      1    -  SRAM2RW64x32   PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[17] 
#-------------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 522: MET (1924 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[19]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[19]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -99                  
       Uncertainty:-     100                  
     Required Time:=    4799                  
      Launch Clock:-    2400                  
         Data Path:-     475                  
             Slack:=    1924                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                         
#-------------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[3]         
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32979/SO                                
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_21_UPF_LS/Y                      
     94    2875    39      1  0.0  AO22X1_LVT     PD_ORCA_TOP  g4850/Y                                              
      0    2875     -      1    -  SRAM2RW64x32   PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[19] 
#-------------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 523: MET (1924 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[21]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[21]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -99                  
       Uncertainty:-     100                  
     Required Time:=    4799                  
      Launch Clock:-    2400                  
         Data Path:-     475                  
             Slack:=    1924                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                         
#-------------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[5]         
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32985/SO                                
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_17_UPF_LS/Y                      
     94    2875    39      1  0.0  AO22X1_LVT     PD_ORCA_TOP  g4849/Y                                              
      0    2875     -      1    -  SRAM2RW64x32   PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[21] 
#-------------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 524: MET (1924 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[23]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[23]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -99                  
       Uncertainty:-     100                  
     Required Time:=    4799                  
      Launch Clock:-    2400                  
         Data Path:-     475                  
             Slack:=    1924                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                         
#-------------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[7]         
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32973/SO                                
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_14_UPF_LS/Y                      
     94    2875    39      1  0.0  AO22X1_LVT     PD_ORCA_TOP  g4847/Y                                              
      0    2875     -      1    -  SRAM2RW64x32   PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[23] 
#-------------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 525: MET (1924 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[24]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[24]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -99                  
       Uncertainty:-     100                  
     Required Time:=    4799                  
      Launch Clock:-    2400                  
         Data Path:-     475                  
             Slack:=    1924                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                         
#-------------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[8]         
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32987/SO                                
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_11_UPF_LS/Y                      
     94    2875    39      1  0.0  AO22X1_LVT     PD_ORCA_TOP  g4846/Y                                              
      0    2875     -      1    -  SRAM2RW64x32   PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[24] 
#-------------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 526: MET (1924 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[25]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[25]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -99                  
       Uncertainty:-     100                  
     Required Time:=    4799                  
      Launch Clock:-    2400                  
         Data Path:-     475                  
             Slack:=    1924                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                         
#-------------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[9]         
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32983/SO                                
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_12_UPF_LS/Y                      
     94    2875    39      1  0.0  AO22X1_LVT     PD_ORCA_TOP  g4845/Y                                              
      0    2875     -      1    -  SRAM2RW64x32   PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[25] 
#-------------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 527: MET (1924 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[26]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[26]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -99                  
       Uncertainty:-     100                  
     Required Time:=    4799                  
      Launch Clock:-    2400                  
         Data Path:-     475                  
             Slack:=    1924                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                         
#-------------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[10]        
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32977/SO                                
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_13_UPF_LS/Y                      
     94    2875    39      1  0.0  AO22X1_LVT     PD_ORCA_TOP  g4844/Y                                              
      0    2875     -      1    -  SRAM2RW64x32   PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[26] 
#-------------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 528: MET (1924 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[27]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[27]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -99                  
       Uncertainty:-     100                  
     Required Time:=    4799                  
      Launch Clock:-    2400                  
         Data Path:-     475                  
             Slack:=    1924                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                         
#-------------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[11]        
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32975/SO                                
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_15_UPF_LS/Y                      
     94    2875    39      1  0.0  AO22X1_LVT     PD_ORCA_TOP  g4843/Y                                              
      0    2875     -      1    -  SRAM2RW64x32   PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[27] 
#-------------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 529: MET (1924 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[28]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[28]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -99                  
       Uncertainty:-     100                  
     Required Time:=    4799                  
      Launch Clock:-    2400                  
         Data Path:-     475                  
             Slack:=    1924                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                         
#-------------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[12]        
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32997/SO                                
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_16_UPF_LS/Y                      
     94    2875    39      1  0.0  AO22X1_LVT     PD_ORCA_TOP  g4842/Y                                              
      0    2875     -      1    -  SRAM2RW64x32   PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[28] 
#-------------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 530: MET (1924 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[29]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[29]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -99                  
       Uncertainty:-     100                  
     Required Time:=    4799                  
      Launch Clock:-    2400                  
         Data Path:-     475                  
             Slack:=    1924                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                         
#-------------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[13]        
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32981/SO                                
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_26_UPF_LS/Y                      
     94    2875    39      1  0.0  AO22X1_LVT     PD_ORCA_TOP  g4841/Y                                              
      0    2875     -      1    -  SRAM2RW64x32   PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[29] 
#-------------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 531: MET (1924 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[30]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[30]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -99                  
       Uncertainty:-     100                  
     Required Time:=    4799                  
      Launch Clock:-    2400                  
         Data Path:-     475                  
             Slack:=    1924                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                         
#-------------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[14]        
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32991/SO                                
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_27_UPF_LS/Y                      
     94    2875    39      1  0.0  AO22X1_LVT     PD_ORCA_TOP  g4840/Y                                              
      0    2875     -      1    -  SRAM2RW64x32   PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[30] 
#-------------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 532: MET (1924 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[31]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[31]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -99                  
       Uncertainty:-     100                  
     Required Time:=    4799                  
      Launch Clock:-    2400                  
         Data Path:-     475                  
             Slack:=    1924                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                         
#-------------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2           
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[15]        
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32993/SO                                
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_28_UPF_LS/Y                      
     94    2875    39      1  0.0  AO22X1_LVT     PD_ORCA_TOP  g4839/Y                                              
      0    2875     -      1    -  SRAM2RW64x32   PD_ORCA_TOP  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[31] 
#-------------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 533: MET (1929 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     469                  
             Slack:=    1929                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                     
#---------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[12]    
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32997/SO                            
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_16_UPF_LS/Y                  
     89    2869    40      1  0.0  AO21X1_LVT     PD_ORCA_TOP  g4716/Y                                          
      0    2869     -      1    -  SRAM2RW32x4    PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[0] 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 534: MET (1929 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     469                  
             Slack:=    1929                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                     
#---------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[13]    
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32981/SO                            
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_26_UPF_LS/Y                  
     89    2869    40      1  0.0  AO21X1_LVT     PD_ORCA_TOP  g4691/Y                                          
      0    2869     -      1    -  SRAM2RW32x4    PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[1] 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 535: MET (1929 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     469                  
             Slack:=    1929                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                     
#---------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[14]    
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32991/SO                            
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_27_UPF_LS/Y                  
     89    2869    40      1  0.0  AO21X1_LVT     PD_ORCA_TOP  g4708/Y                                          
      0    2869     -      1    -  SRAM2RW32x4    PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[2] 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 536: MET (1929 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     469                  
             Slack:=    1929                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                     
#---------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[15]    
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32993/SO                            
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_28_UPF_LS/Y                  
     89    2869    40      1  0.0  AO21X1_LVT     PD_ORCA_TOP  g4705/Y                                          
      0    2869     -      1    -  SRAM2RW32x4    PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[3] 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 537: MET (1929 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     469                  
             Slack:=    1929                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                     
#---------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[8]     
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32987/SO                            
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_11_UPF_LS/Y                  
     89    2869    40      1  0.0  AO21X1_LVT     PD_ORCA_TOP  g4717/Y                                          
      0    2869     -      1    -  SRAM2RW32x4    PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[0] 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 538: MET (1929 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     469                  
             Slack:=    1929                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                     
#---------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[9]     
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32983/SO                            
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_12_UPF_LS/Y                  
     89    2869    40      1  0.0  AO21X1_LVT     PD_ORCA_TOP  g4709/Y                                          
      0    2869     -      1    -  SRAM2RW32x4    PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[1] 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 539: MET (1929 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     469                  
             Slack:=    1929                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                     
#---------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[10]    
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32977/SO                            
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_13_UPF_LS/Y                  
     89    2869    40      1  0.0  AO21X1_LVT     PD_ORCA_TOP  g4700/Y                                          
      0    2869     -      1    -  SRAM2RW32x4    PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[2] 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 540: MET (1929 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     469                  
             Slack:=    1929                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                     
#---------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[11]    
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32975/SO                            
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_15_UPF_LS/Y                  
     89    2869    40      1  0.0  AO21X1_LVT     PD_ORCA_TOP  g4692/Y                                          
      0    2869     -      1    -  SRAM2RW32x4    PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[3] 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 541: MET (1929 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     469                  
             Slack:=    1929                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                     
#---------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[5]     
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32985/SO                            
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_17_UPF_LS/Y                  
     89    2869    40      1  0.0  AO21X1_LVT     PD_ORCA_TOP  g4697/Y                                          
      0    2869     -      1    -  SRAM2RW32x4    PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[1] 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 542: MET (1929 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     469                  
             Slack:=    1929                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                     
#---------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[7]     
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32973/SO                            
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_14_UPF_LS/Y                  
     89    2869    40      1  0.0  AO21X1_LVT     PD_ORCA_TOP  g4693/Y                                          
      0    2869     -      1    -  SRAM2RW32x4    PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[3] 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 543: MET (1929 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     469                  
             Slack:=    1929                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                     
#---------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[0]     
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32995/SO                            
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_20_UPF_LS/Y                  
     89    2869    40      1  0.0  AO21X1_LVT     PD_ORCA_TOP  g4718/Y                                          
      0    2869     -      1    -  SRAM2RW32x4    PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[0] 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 544: MET (1929 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     469                  
             Slack:=    1929                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                     
#---------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[1]     
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32989/SO                            
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_64_UPF_LS/Y                  
     89    2869    40      1  0.0  AO21X1_LVT     PD_ORCA_TOP  g4713/Y                                          
      0    2869     -      1    -  SRAM2RW32x4    PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[1] 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 545: MET (1929 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4798                  
      Launch Clock:-    2400                  
         Data Path:-     469                  
             Slack:=    1929                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                     
#---------------------------------------------------------------------------------------------------------------
      -    2400   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2       
    141    2541    42      1  0.9  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/O2[3]     
    162    2702    40      2  0.9  HADDX1_LVT     PD_RISC_CORE I_RISC_CORE/g32979/SO                            
     78    2780    49      2  1.0  LSDNSSX1_LVT   PD_ORCA_TOP  PD_RISC_CORE_ls_out_21_UPF_LS/Y                  
     89    2869    40      1  0.0  AO21X1_LVT     PD_ORCA_TOP  g4704/Y                                          
      0    2869     -      1    -  SRAM2RW32x4    PD_ORCA_TOP  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[3] 
#---------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized
(P) : Instance is preserved



Path 546: MET (1931 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -83                  
       Uncertainty:-     100                  
     Required Time:=    2383                  
      Launch Clock:-       0                  
         Data Path:-     452                  
             Slack:=    1931                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK 
    452     452    72      7  1.6  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/Q   
      0     452     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[3]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 547: MET (1931 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -83                  
       Uncertainty:-     100                  
     Required Time:=    2383                  
      Launch Clock:-       0                  
         Data Path:-     452                  
             Slack:=    1931                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK 
    452     452    72      7  1.6  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/Q   
      0     452     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[3]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 548: MET (1931 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -83                  
       Uncertainty:-     100                  
     Required Time:=    2383                  
      Launch Clock:-       0                  
         Data Path:-     452                  
             Slack:=    1931                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK 
    452     452    72      7  1.6  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/Q   
      0     452     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[3]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 549: MET (1931 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -83                  
       Uncertainty:-     100                  
     Required Time:=    2383                  
      Launch Clock:-       0                  
         Data Path:-     452                  
             Slack:=    1931                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK 
    452     452    72      7  1.6  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/Q   
      0     452     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[3]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 550: MET (1933 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -84                  
       Uncertainty:-     100                  
     Required Time:=    2384                  
      Launch Clock:-       0                  
         Data Path:-     451                  
             Slack:=    1933                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK 
    451     451    71      7  1.5  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/Q   
      0     451     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[0]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 551: MET (1933 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -84                  
       Uncertainty:-     100                  
     Required Time:=    2384                  
      Launch Clock:-       0                  
         Data Path:-     451                  
             Slack:=    1933                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK 
    451     451    71      7  1.5  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/Q   
      0     451     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[2]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 552: MET (1933 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -84                  
       Uncertainty:-     100                  
     Required Time:=    2384                  
      Launch Clock:-       0                  
         Data Path:-     451                  
             Slack:=    1933                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK 
    451     451    71      7  1.5  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/Q   
      0     451     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[0]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 553: MET (1933 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -84                  
       Uncertainty:-     100                  
     Required Time:=    2384                  
      Launch Clock:-       0                  
         Data Path:-     451                  
             Slack:=    1933                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK 
    451     451    71      7  1.5  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/Q   
      0     451     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[2]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 554: MET (1933 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -84                  
       Uncertainty:-     100                  
     Required Time:=    2384                  
      Launch Clock:-       0                  
         Data Path:-     451                  
             Slack:=    1933                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK 
    451     451    71      7  1.5  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/Q   
      0     451     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[0]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 555: MET (1933 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -84                  
       Uncertainty:-     100                  
     Required Time:=    2384                  
      Launch Clock:-       0                  
         Data Path:-     451                  
             Slack:=    1933                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK 
    451     451    71      7  1.5  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/Q   
      0     451     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[2]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 556: MET (1933 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -84                  
       Uncertainty:-     100                  
     Required Time:=    2384                  
      Launch Clock:-       0                  
         Data Path:-     451                  
             Slack:=    1933                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK 
    451     451    71      7  1.5  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/Q   
      0     451     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[0]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 557: MET (1933 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -84                  
       Uncertainty:-     100                  
     Required Time:=    2384                  
      Launch Clock:-       0                  
         Data Path:-     451                  
             Slack:=    1933                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK 
    451     451    71      7  1.5  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/Q   
      0     451     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[2]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 558: MET (1935 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -85                  
       Uncertainty:-     100                  
     Required Time:=    2385                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    1935                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK 
    450     450    69      7  1.4  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/Q   
      0     450     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[4]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 559: MET (1935 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -85                  
       Uncertainty:-     100                  
     Required Time:=    2385                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    1935                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK 
    450     450    69      7  1.4  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/Q   
      0     450     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[4]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 560: MET (1935 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -85                  
       Uncertainty:-     100                  
     Required Time:=    2385                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    1935                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK 
    450     450    69      7  1.4  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/Q   
      0     450     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[4]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 561: MET (1935 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -85                  
       Uncertainty:-     100                  
     Required Time:=    2385                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    1935                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK 
    450     450    69      7  1.4  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/Q   
      0     450     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[4]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 562: MET (1937 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -85                  
       Uncertainty:-     100                  
     Required Time:=    2385                  
      Launch Clock:-       0                  
         Data Path:-     448                  
             Slack:=    1937                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK 
    448     448    68      7  1.3  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/Q   
      0     448     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[5]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 563: MET (1937 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -85                  
       Uncertainty:-     100                  
     Required Time:=    2385                  
      Launch Clock:-       0                  
         Data Path:-     448                  
             Slack:=    1937                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK 
    448     448    68      7  1.3  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/Q   
      0     448     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[5]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 564: MET (1937 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -85                  
       Uncertainty:-     100                  
     Required Time:=    2385                  
      Launch Clock:-       0                  
         Data Path:-     448                  
             Slack:=    1937                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK 
    448     448    68      7  1.3  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/Q   
      0     448     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[5]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 565: MET (1937 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -85                  
       Uncertainty:-     100                  
     Required Time:=    2385                  
      Launch Clock:-       0                  
         Data Path:-     448                  
             Slack:=    1937                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK 
    448     448    68      7  1.3  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/Q   
      0     448     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[5]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 566: MET (1941 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -86                  
       Uncertainty:-     100                  
     Required Time:=    2386                  
      Launch Clock:-       0                  
         Data Path:-     446                  
             Slack:=    1941                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK 
    446     446    65      6  1.1  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/Q   
      0     446     -      6    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[6]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 567: MET (1941 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -86                  
       Uncertainty:-     100                  
     Required Time:=    2386                  
      Launch Clock:-       0                  
         Data Path:-     446                  
             Slack:=    1941                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK 
    446     446    65      6  1.1  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/Q   
      0     446     -      6    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[6]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 568: MET (1941 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -86                  
       Uncertainty:-     100                  
     Required Time:=    2386                  
      Launch Clock:-       0                  
         Data Path:-     446                  
             Slack:=    1941                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK 
    446     446    65      6  1.1  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/Q   
      0     446     -      6    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[6]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 569: MET (1941 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -86                  
       Uncertainty:-     100                  
     Required Time:=    2386                  
      Launch Clock:-       0                  
         Data Path:-     446                  
             Slack:=    1941                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK 
    446     446    65      6  1.1  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/Q   
      0     446     -      6    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[6]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 570: MET (1969 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     359                  
       Uncertainty:-     100                  
     Required Time:=    3641                  
      Launch Clock:-       0                  
         Data Path:-    1672                  
             Slack:=    1969                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK 
    358     358    78      4  3.6  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/Q   
     38     396    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318909/Y              
    237     633    35      1  0.6  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y              
     95     728   107      2  1.4  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312339/Y              
    127     855    45      4  2.0  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309789/Y              
     87     942    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307201/Y              
     40     982    49      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305936/Y              
     85    1066    91      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305912/Y              
     96    1163    43      2  1.2  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305886/Y              
     71    1233   104      2  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305884/Y              
     99    1333    74      3  1.7  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305880/Y              
     54    1386    58      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305876/Y              
     97    1484    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305851/C1             
     90    1574    38      2  1.7  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305842/Y              
     98    1672   119      1  0.5  XNOR3X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305815/Y              
      0    1672     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_2_/D   
#----------------------------------------------------------------------------------------------------------



Path 571: MET (1975 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     328                  
       Uncertainty:-     100                  
     Required Time:=    3672                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=    1975                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK 
    358     358    78      4  3.6  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/Q   
     38     396    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318909/Y              
    237     633    35      1  0.6  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y              
     95     728   107      2  1.4  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312339/Y              
    127     855    45      4  2.0  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309789/Y              
     87     942    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307201/Y              
     40     982    49      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305936/Y              
     85    1066    91      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305912/Y              
     96    1163    43      2  1.2  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305886/Y              
     71    1233   104      2  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305884/Y              
     99    1333    74      3  1.7  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305880/Y              
     54    1386    58      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305876/Y              
    170    1556    42      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305851/SO             
    140    1697    50      1  0.5  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319602/SO             
      0    1697     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_1_/D   
#----------------------------------------------------------------------------------------------------------



Path 572: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_31_/D     
#----------------------------------------------------------------------------------------------------------



Path 573: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_30_/D     
#----------------------------------------------------------------------------------------------------------



Path 574: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_29_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_29_/D     
#----------------------------------------------------------------------------------------------------------



Path 575: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_28_/D     
#----------------------------------------------------------------------------------------------------------



Path 576: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_27_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_27_/D     
#----------------------------------------------------------------------------------------------------------



Path 577: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_26_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_26_/D     
#----------------------------------------------------------------------------------------------------------



Path 578: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_25_/D     
#----------------------------------------------------------------------------------------------------------



Path 579: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_24_/D     
#----------------------------------------------------------------------------------------------------------



Path 580: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_23_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_23_/D     
#----------------------------------------------------------------------------------------------------------



Path 581: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_22_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_22_/D     
#----------------------------------------------------------------------------------------------------------



Path 582: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_21_/D     
#----------------------------------------------------------------------------------------------------------



Path 583: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_20_/D     
#----------------------------------------------------------------------------------------------------------



Path 584: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_19_/D     
#----------------------------------------------------------------------------------------------------------



Path 585: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/D     
#----------------------------------------------------------------------------------------------------------



Path 586: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_17_/D     
#----------------------------------------------------------------------------------------------------------



Path 587: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_16_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_16_/D     
#----------------------------------------------------------------------------------------------------------



Path 588: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_15_/D     
#----------------------------------------------------------------------------------------------------------



Path 589: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_14_/D     
#----------------------------------------------------------------------------------------------------------



Path 590: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_13_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_13_/D     
#----------------------------------------------------------------------------------------------------------



Path 591: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_12_/D     
#----------------------------------------------------------------------------------------------------------



Path 592: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_11_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_11_/D     
#----------------------------------------------------------------------------------------------------------



Path 593: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_10_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_10_/D     
#----------------------------------------------------------------------------------------------------------



Path 594: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_9_/D      
#----------------------------------------------------------------------------------------------------------



Path 595: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_8_/D      
#----------------------------------------------------------------------------------------------------------



Path 596: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_7_/D      
#----------------------------------------------------------------------------------------------------------



Path 597: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_6_/D      
#----------------------------------------------------------------------------------------------------------



Path 598: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_5_/D      
#----------------------------------------------------------------------------------------------------------



Path 599: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_4_/D      
#----------------------------------------------------------------------------------------------------------



Path 600: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_3_/D      
#----------------------------------------------------------------------------------------------------------



Path 601: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_2_/D      
#----------------------------------------------------------------------------------------------------------



Path 602: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_1_/D      
#----------------------------------------------------------------------------------------------------------



Path 603: MET (1996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1567                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
      0    1567     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/D      
#----------------------------------------------------------------------------------------------------------



Path 604: MET (1997 ps) Setup Check with Pin I_CLOCKING/sys_clk_in_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_CLOCKING/sys_clk_in_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_CLOCKING/sys_clk_in_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-      78                  
       Uncertainty:-     100                  
     Required Time:=    2222                  
      Launch Clock:-       0                  
         Data Path:-     226                  
             Slack:=    1997                  

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load   Cell         Power            Timing Point          
#  (ps)   (ps)   (ps)        (fF)               Domain                                  
#---------------------------------------------------------------------------------------
      -       0   200     29    -  (arrival)  PD_ORCA_TOP I_CLOCKING/sys_clk_in_reg/CLK 
    226     226    53      1  0.5  DFFX1_LVT  PD_ORCA_TOP I_CLOCKING/sys_clk_in_reg/QN  
      0     226     -      1    -  DFFX1_LVT  PD_ORCA_TOP I_CLOCKING/sys_clk_in_reg/D   
#---------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 605: MET (2012 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_17/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_17/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     314                  
       Uncertainty:-     100                  
     Required Time:=    3686                  
      Launch Clock:-       0                  
         Data Path:-    1673                  
             Slack:=    2012                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK 
    358     358    78      4  3.6  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/Q   
     38     396    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318909/Y              
    237     633    35      1  0.6  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y              
     95     728   107      2  1.4  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312339/Y              
    127     855    45      4  2.0  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309789/Y              
     87     942    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307201/Y              
     40     982    49      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305936/Y              
     85    1066    91      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305912/Y              
     96    1163    43      2  1.2  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305886/Y              
     52    1214    64      2  1.4  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305878/Y              
    100    1315    37      1  1.4  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305870/Y              
    233    1548    58      2  1.3  FADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305850/S              
     84    1631    46      3  1.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305820/Y              
     42    1673    54      1  0.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305813/Y              
      0    1673     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_17/D                 
#----------------------------------------------------------------------------------------------------------



Path 606: MET (2050 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/empty_int_reg/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/empty_int_reg/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     320                  
       Uncertainty:-     100                  
     Required Time:=    3680                  
      Launch Clock:-       0                  
         Data Path:-    1630                  
             Slack:=    2050                  

#-----------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                             Timing Point                            
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                     
#-----------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                   
    428     428    61      1  1.0  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                     
    155     583    52      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319598/SO                                
    122     706    34      1  1.0  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3012/Y                                              
     82     788    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3006/C1                                             
     86     874    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3003/C1                                             
     86     959    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2997/C1                                             
     86    1045    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2993/C1                                             
     86    1130    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2989/C1                                             
    157    1288    68      5  2.8  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2984/SO                                             
     66    1354    49      3  1.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g2983/Y                                              
    108    1462    47      1  0.7  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/g2979/Y                                              
     58    1519    69      1  0.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/g2977/Y                                              
    111    1630    52      1  0.5  AO221X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/g2976/Y                                              
      0    1630     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/empty_int_reg/D 
#-----------------------------------------------------------------------------------------------------------------------------



Path 607: MET (2052 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     241                  
       Uncertainty:-     100                  
     Required Time:=    3759                  
      Launch Clock:-       0                  
         Data Path:-    1708                  
             Slack:=    2052                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     62     426    70      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318902/Y              
     63     489    46      2  1.2  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318854/Y              
    106     596    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y              
     82     677   109      3  1.6  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313620/Y              
    189     867    59      6  3.3  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309790/Y              
     91     958    97      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308473/Y              
    100    1058    52      2  1.9  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307200/Y              
    165    1223    64      1  0.6  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305888/Y              
    344    1567   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc319507/Y            
    141    1708   118      1  0.5  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g182911/Y              
      0    1708     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_0_/D   
#----------------------------------------------------------------------------------------------------------



Path 608: MET (2092 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_15/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_15/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    3690                  
      Launch Clock:-       0                  
         Data Path:-    1598                  
             Slack:=    2092                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK 
    358     358    78      4  3.6  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/Q   
     38     396    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318909/Y              
    237     633    35      1  0.6  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y              
     95     728   107      2  1.4  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312339/Y              
    127     855    45      4  2.0  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309789/Y              
     87     942    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307201/Y              
     40     982    49      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305936/Y              
     85    1066    91      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305912/Y              
     96    1163    43      2  1.2  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305886/Y              
     52    1214    64      2  1.4  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305878/Y              
    100    1315    37      1  1.4  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305870/Y              
    141    1456    64      3  1.8  FADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305850/CO             
     90    1546    84      2  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305846/Y              
     52    1598    44      1  0.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305834/Y              
      0    1598     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_15/D                 
#----------------------------------------------------------------------------------------------------------



Path 609: MET (2103 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/full_int_reg/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/full_int_reg/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    3690                  
      Launch Clock:-       0                  
         Data Path:-    1588                  
             Slack:=    2103                  

#---------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                           
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                   
#---------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                
    428     428    61      1  1.0  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                  
    155     583    52      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319600/SO                              
     89     673    33      3  0.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3035/Y                                            
     39     712    31      1  1.0  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3034/Y                                            
     81     793    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3032/C1                                           
     91     884    51      2  1.5  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3029/C1                                           
     91     975    45      1  1.0  AND3X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3027/Y                                            
     86    1061    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3021/C1                                           
     86    1147    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2965/C1                                           
    166    1313    67      3  2.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3039/SO                                           
    160    1473    48      1  0.7  XNOR2X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/g3018/Y                                            
    115    1588    30      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3017/Y                                            
      0    1588     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/full_int_reg/D 
#---------------------------------------------------------------------------------------------------------------------------



Path 610: MET (2145 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_25/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_25/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     312                  
       Uncertainty:-     100                  
     Required Time:=    3688                  
      Launch Clock:-       0                  
         Data Path:-    1543                  
             Slack:=    2145                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_7_/CLK 
    352     352    74      6  5.2  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_7_/Q   
     99     451    86      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318900/Y              
     30     480    41      1  0.5  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318853/Y              
    122     602    66      1  0.5  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316181/Y              
    111     713    44      1  0.5  AND3X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314898/Y              
    123     836   151      5  2.9  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311071/Y              
    119     955    52      2  1.2  OA21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308476/Y              
     69    1024    90      1  1.4  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307199/Y              
    160    1184    61      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305862/CO             
    243    1427    58      2  1.3  FADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305827/S              
     80    1507    40      2  1.2  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305821/Y              
     36    1543    49      1  0.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305812/Y              
      0    1543     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_25/D                 
#----------------------------------------------------------------------------------------------------------



Path 611: MET (2173 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    3687                  
      Launch Clock:-       0                  
         Data Path:-    1514                  
             Slack:=    2173                  

#--------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                  Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                              
#--------------------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    428     428    61      1  1.0  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    155     583    52      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319598/SO                                         
    122     706    34      1  1.0  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3012/Y                                                       
     82     788    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3006/C1                                                      
     86     874    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3003/C1                                                      
     86     959    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2997/C1                                                      
     86    1045    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2993/C1                                                      
     86    1130    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2989/C1                                                      
     88    1218    47      1  1.2  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2984/C1                                                      
    159    1377    62      3  1.6  XNOR2X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/g2982/Y                                                       
    137    1514    38      1  0.5  AO22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2978/Y                                                       
      0    1514     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_5_/D 
#--------------------------------------------------------------------------------------------------------------------------------------



Path 612: MET (2188 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     325                  
       Uncertainty:-     100                  
     Required Time:=    3675                  
      Launch Clock:-       0                  
         Data Path:-    1486                  
             Slack:=    2188                  

#-------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                 Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                             
#-------------------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    428     428    61      1  1.0  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    155     583    52      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319600/SO                                        
     89     673    33      3  0.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3035/Y                                                      
     39     712    31      1  1.0  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3034/Y                                                      
     81     793    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3032/C1                                                     
     91     884    51      2  1.5  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3029/C1                                                     
     91     975    45      1  1.0  AND3X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3027/Y                                                      
     86    1061    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3021/C1                                                     
     86    1147    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2965/C1                                                     
    166    1313    67      3  2.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3039/SO                                                     
    174    1486    63      1  0.5  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/g3019/Y                                                      
      0    1486     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_5_/D 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 613: MET (2202 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_13/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_13/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    3690                  
      Launch Clock:-       0                  
         Data Path:-    1489                  
             Slack:=    2202                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK 
    358     358    78      4  3.6  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/Q   
     38     396    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318909/Y              
    237     633    35      1  0.6  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y              
     95     728   107      2  1.4  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312339/Y              
    127     855    45      4  2.0  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309789/Y              
     87     942    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307201/Y              
     40     982    49      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305936/Y              
     82    1064    86      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305909/Y              
     28    1091    40      1  0.4  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305891/Y              
    146    1237    49      1  1.4  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305889/Y              
    123    1360    60      2  1.3  FADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305849/CO             
     90    1450    54      4  2.2  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305848/Y              
     39    1489    43      1  0.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305835/Y              
      0    1489     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_13/D                 
#----------------------------------------------------------------------------------------------------------



Path 614: MET (2250 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_19/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_19/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    3687                  
      Launch Clock:-       0                  
         Data Path:-    1437                  
             Slack:=    2250                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_7_/CLK 
    352     352    74      6  5.2  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_7_/Q   
     99     451    86      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318900/Y              
     30     480    41      1  0.5  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318853/Y              
    122     602    66      1  0.5  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316181/Y              
    111     713    44      1  0.5  AND3X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314898/Y              
    123     836   151      5  2.9  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311071/Y              
    119     955    52      2  1.2  OA21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308476/Y              
     69    1024    90      1  1.4  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307199/Y              
    260    1284    62      2  1.6  FADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305862/S              
    153    1437    50      1  0.5  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305841/SO             
      0    1437     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_19/D                 
#----------------------------------------------------------------------------------------------------------



Path 615: MET (2250 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    3687                  
      Launch Clock:-       0                  
         Data Path:-    1436                  
             Slack:=    2250                  

#--------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                  Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                              
#--------------------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    402     402    50      1  0.9  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    165     567    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319598/SO                                         
     94     660    30      1  1.0  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3012/Y                                                       
     83     743    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3006/C1                                                      
     89     833    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3003/C1                                                      
     89     922    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2997/C1                                                      
     89    1011    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2993/C1                                                      
     89    1100    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2989/C1                                                      
    178    1278    67      5  2.9  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2984/SO                                                      
     36    1315    41      3  1.5  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g2983/Y                                                       
    122    1436    38      1  0.5  AO22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2981/Y                                                       
      0    1436     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_4_/D 
#--------------------------------------------------------------------------------------------------------------------------------------



Path 616: MET (2260 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_27/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_27/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     318                  
       Uncertainty:-     100                  
     Required Time:=    3682                  
      Launch Clock:-       0                  
         Data Path:-    1422                  
             Slack:=    2260                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK 
    358     358    78      4  3.6  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/Q   
     38     396    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318909/Y              
    237     633    35      1  0.6  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y              
     95     728   107      2  1.4  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312339/Y              
    120     848    41      3  1.2  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309788/Y              
    105     953   125      3  2.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308489/Y              
    111    1063    57      2  2.1  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307202/Y              
    201    1264    67      2  1.0  FADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305861/S              
    112    1376   108      3  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305847/Y              
     46    1422    62      1  0.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305836/Y              
      0    1422     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_27/D                 
#----------------------------------------------------------------------------------------------------------



Path 617: MET (2266 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    3685                  
      Launch Clock:-       0                  
         Data Path:-    1419                  
             Slack:=    2266                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                        
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                      
    428     428    61      1  1.0  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                        
    155     583    52      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319598/SO                                   
    122     706    34      1  1.0  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3012/Y                                                 
     82     788    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3006/C1                                                
     86     874    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3003/C1                                                
     86     959    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2997/C1                                                
     86    1045    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2993/C1                                                
     86    1130    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2989/C1                                                
     88    1218    47      1  1.2  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2984/C1                                                
    159    1377    60      3  1.6  XNOR2X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/g2982/Y                                                 
     41    1419    42      3  1.5  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/g2980/Y                                                 
      0    1419     -      3    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_6_/D 
#--------------------------------------------------------------------------------------------------------------------------------



Path 618: MET (2270 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_23/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_23/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     311                  
       Uncertainty:-     100                  
     Required Time:=    3689                  
      Launch Clock:-       0                  
         Data Path:-    1419                  
             Slack:=    2270                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK 
    358     358    78      4  3.6  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/Q   
     38     396    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318909/Y              
    237     633    35      1  0.6  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y              
     95     728   107      2  1.4  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312339/Y              
    127     855    45      4  2.0  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309789/Y              
     87     942    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307201/Y              
     40     982    49      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305936/Y              
     85    1066    91      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305912/Y              
     50    1117    56      2  1.7  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305892/Y              
    113    1230   123      2  1.0  XNOR3X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305866/Y              
    135    1365    94      2  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305857/Y              
     54    1419    46      1  0.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305853/Y              
      0    1419     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_23/D                 
#----------------------------------------------------------------------------------------------------------



Path 619: MET (2277 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_9/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     319                  
       Uncertainty:-     100                  
     Required Time:=    3681                  
      Launch Clock:-       0                  
         Data Path:-    1405                  
             Slack:=    2277                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK 
    358     358    78      4  3.6  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/Q   
     38     396    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318909/Y              
    237     633    35      1  0.6  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y              
     95     728   107      2  1.4  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312339/Y              
    120     848    41      3  1.2  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309788/Y              
    105     953   125      3  2.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308489/Y              
    116    1069    65      3  2.7  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307203/Y              
    152    1220    89      2  1.1  XNOR3X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305875/Y              
     40    1260    48      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305872/Y              
    144    1405    63      1  0.5  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305859/Y              
      0    1405     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/D                  
#----------------------------------------------------------------------------------------------------------



Path 620: MET (2278 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_21/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_21/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     309                  
       Uncertainty:-     100                  
     Required Time:=    3691                  
      Launch Clock:-       0                  
         Data Path:-    1412                  
             Slack:=    2278                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK 
    358     358    78      4  3.6  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/Q   
     38     396    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318909/Y              
    237     633    35      1  0.6  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y              
     95     728   107      2  1.4  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312339/Y              
    120     848    41      3  1.2  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309788/Y              
    105     953   125      3  2.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308489/Y              
    111    1063    57      2  2.1  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307202/Y              
     84    1147    47      3  1.7  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305910/Y              
     36    1183    41      1  0.4  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305885/Y              
     99    1282    48      2  1.2  OA21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305883/Y              
     79    1361    81      2  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305868/Y              
     52    1412    43      1  0.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305865/Y              
      0    1412     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_21/D                 
#----------------------------------------------------------------------------------------------------------



Path 621: MET (2318 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    3687                  
      Launch Clock:-       0                  
         Data Path:-    1369                  
             Slack:=    2318                  

#-------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                 Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                             
#-------------------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    402     402    50      1  0.9  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    165     567    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319600/SO                                        
     67     634    41      3  0.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3035/Y                                                      
     26     660    27      1  1.0  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3034/Y                                                      
     81     741    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3032/C1                                                     
     94     835    45      2  1.5  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3029/C1                                                     
    103     938    49      1  1.0  AND3X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3027/Y                                                      
     94    1033    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3021/C1                                                     
    178    1211    67      5  2.9  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2965/SO                                                     
     36    1247    41      3  1.5  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g2964/Y                                                      
    122    1369    38      1  0.5  AO22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2962/Y                                                      
      0    1369     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_4_/D 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 622: MET (2333 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    3687                  
      Launch Clock:-       0                  
         Data Path:-    1354                  
             Slack:=    2333                  

#--------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                  Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                              
#--------------------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    402     402    50      1  0.9  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    165     567    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319598/SO                                         
     94     660    30      1  1.0  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3012/Y                                                       
     83     743    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3006/C1                                                      
     89     833    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3003/C1                                                      
     89     922    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2997/C1                                                      
     89    1011    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2993/C1                                                      
    172    1182    57      4  2.2  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2989/SO                                                      
     46    1229    46      4  2.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/g2988/Y                                                       
    125    1354    38      1  0.5  AO22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2987/Y                                                       
      0    1354     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_3_/D 
#--------------------------------------------------------------------------------------------------------------------------------------



Path 623: MET (2357 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_28/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/full_int_reg/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_28/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     300                  
       Uncertainty:-     100                  
     Required Time:=    3700                  
      Launch Clock:-       0                  
         Data Path:-    1343                  
             Slack:=    2357                  

#-----------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                             Timing Point                            
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                     
#-----------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/full_int_reg/CLK 
    491     491   127      7  5.0  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/full_int_reg/Q   
     94     585    37      1  0.5  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318843/Y                                 
     99     684    51      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313610/Y                                 
    125     809    61      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305893/CO                                
    129     938    61      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305867/CO                                
    208    1146    71      2  1.5  FADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305852/S                                 
    176    1321    40      1  0.8  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305828/SO                                
     22    1343    23      1  0.5  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305825/Y                                 
      0    1343     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_28/D                                    
#-----------------------------------------------------------------------------------------------------------------------------



Path 624: MET (2361 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     327                  
       Uncertainty:-     100                  
     Required Time:=    3673                  
      Launch Clock:-       0                  
         Data Path:-    1313                  
             Slack:=    2361                  

#-------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                              Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                       
#-------------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                    
    428     428    61      1  1.0  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                      
    155     583    52      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319600/SO                                  
     89     673    33      3  0.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3035/Y                                                
     39     712    31      1  1.0  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3034/Y                                                
     81     793    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3032/C1                                               
     91     884    51      2  1.5  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3029/C1                                               
     91     975    45      1  1.0  AND3X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3027/Y                                                
     86    1061    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3021/C1                                               
     86    1147    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2965/C1                                               
    166    1313    67      3  2.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3039/SO                                               
      0    1313     -      3    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_6_/D 
#-------------------------------------------------------------------------------------------------------------------------------



Path 625: MET (2376 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_11/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     319                  
       Uncertainty:-     100                  
     Required Time:=    3681                  
      Launch Clock:-       0                  
         Data Path:-    1305                  
             Slack:=    2376                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK 
    358     358    78      4  3.6  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/Q   
     38     396    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318909/Y              
    237     633    35      1  0.6  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y              
     95     728   107      2  1.4  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312339/Y              
    120     848    41      3  1.2  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309788/Y              
    105     953   125      3  2.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308489/Y              
    116    1069    65      3  2.7  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307203/Y              
     82    1151    39      1  1.1  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305907/Y              
    154    1305    63      1  0.5  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305881/Y              
      0    1305     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/D                 
#----------------------------------------------------------------------------------------------------------



Path 626: MET (2385 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     327                  
       Uncertainty:-     100                  
     Required Time:=    3673                  
      Launch Clock:-       0                  
         Data Path:-    1288                  
             Slack:=    2385                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                        
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                      
    428     428    61      1  1.0  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                        
    155     583    52      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319598/SO                                   
    122     706    34      1  1.0  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3012/Y                                                 
     82     788    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3006/C1                                                
     86     874    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3003/C1                                                
     86     959    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2997/C1                                                
     86    1045    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2993/C1                                                
     86    1130    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2989/C1                                                
    157    1288    68      5  2.8  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2984/SO                                                
      0    1288     -      5    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_5_/D 
#--------------------------------------------------------------------------------------------------------------------------------



Path 627: MET (2407 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    3687                  
      Launch Clock:-       0                  
         Data Path:-    1279                  
             Slack:=    2407                  

#-------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                 Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                             
#-------------------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    402     402    50      1  0.9  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    165     567    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319600/SO                                        
     67     634    41      3  0.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3035/Y                                                      
     26     660    27      1  1.0  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3034/Y                                                      
     81     741    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3032/C1                                                     
     94     835    45      2  1.5  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3029/C1                                                     
    103     938    49      1  1.0  AND3X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3027/Y                                                      
    183    1121    67      5  2.9  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3021/SO                                                     
     36    1158    41      3  1.5  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g2975/Y                                                      
    122    1279    38      1  0.5  AO22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2967/Y                                                      
      0    1279     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_3_/D 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 628: MET (2429 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    3687                  
      Launch Clock:-       0                  
         Data Path:-    1258                  
             Slack:=    2429                  

#--------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                  Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                              
#--------------------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    402     402    50      1  0.9  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    165     567    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319598/SO                                         
     94     660    30      1  1.0  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3012/Y                                                       
     83     743    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3006/C1                                                      
     89     833    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3003/C1                                                      
     89     922    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2997/C1                                                      
    178    1100    67      5  2.9  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2993/SO                                                      
     36    1136    41      3  1.5  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g2992/Y                                                       
    122    1258    38      1  0.5  AO22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2990/Y                                                       
      0    1258     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_2_/D 
#--------------------------------------------------------------------------------------------------------------------------------------



Path 629: MET (2444 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    3687                  
      Launch Clock:-       0                  
         Data Path:-    1243                  
             Slack:=    2444                  

#-------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                 Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                             
#-------------------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    428     428    61      1  1.0  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    155     583    52      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319600/SO                                        
     89     673    33      3  0.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3035/Y                                                      
     39     712    31      1  1.0  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3034/Y                                                      
     81     793    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3032/C1                                                     
     91     884    51      2  1.5  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3029/C1                                                     
     90     974    47      2  1.2  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3024/C1                                                     
     36    1010    44      1  0.4  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/g3022/Y                                                      
    105    1115    50      3  1.6  OA21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2972/Y                                                      
    128    1243    38      1  0.5  AO22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2966/Y                                                      
      0    1243     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_2_/D 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 630: MET (2454 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     327                  
       Uncertainty:-     100                  
     Required Time:=    3673                  
      Launch Clock:-       0                  
         Data Path:-    1218                  
             Slack:=    2454                  

#-------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                              Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                       
#-------------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                    
    428     428    61      1  1.0  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                      
    155     583    52      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319600/SO                                  
     89     673    33      3  0.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3035/Y                                                
     39     712    31      1  1.0  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3034/Y                                                
     81     793    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3032/C1                                               
     91     884    51      2  1.5  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3029/C1                                               
     91     975    45      1  1.0  AND3X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3027/Y                                                
     86    1061    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3021/C1                                               
    157    1218    68      5  2.8  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2965/SO                                               
      0    1218     -      5    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_5_/D 
#-------------------------------------------------------------------------------------------------------------------------------



Path 631: MET (2478 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     325                  
       Uncertainty:-     100                  
     Required Time:=    3675                  
      Launch Clock:-       0                  
         Data Path:-    1197                  
             Slack:=    2478                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                        
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                      
    428     428    61      1  1.0  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                        
    155     583    52      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319598/SO                                   
    122     706    34      1  1.0  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3012/Y                                                 
     82     788    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3006/C1                                                
     86     874    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3003/C1                                                
     86     959    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2997/C1                                                
     86    1045    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2993/C1                                                
    152    1197    63      4  2.1  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2989/SO                                                
      0    1197     -      4    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_4_/D 
#--------------------------------------------------------------------------------------------------------------------------------



Path 632: MET (2504 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    3687                  
      Launch Clock:-       0                  
         Data Path:-    1182                  
             Slack:=    2504                  

#-------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                 Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                             
#-------------------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    402     402    50      1  0.9  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    165     567    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319600/SO                                        
     67     634    41      3  0.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3035/Y                                                      
     26     660    27      1  1.0  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3034/Y                                                      
     81     741    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3032/C1                                                     
     94     835    45      2  1.5  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3029/C1                                                     
    186    1021    75      5  3.5  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3024/SO                                                     
     38    1059    43      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3023/Y                                                      
    123    1182    38      1  0.5  AO22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2973/Y                                                      
      0    1182     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_1_/D 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 633: MET (2512 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    3687                  
      Launch Clock:-       0                  
         Data Path:-    1175                  
             Slack:=    2512                  

#--------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                  Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                              
#--------------------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    402     402    50      1  0.9  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    165     567    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319598/SO                                         
     94     660    30      1  1.0  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3012/Y                                                       
     83     743    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3006/C1                                                      
     89     833    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3003/C1                                                      
    176    1009    64      5  2.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2997/SO                                                      
     43    1051    44      3  1.5  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/g2996/Y                                                       
    124    1175    38      1  0.5  AO22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2995/Y                                                       
      0    1175     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_1_/D 
#--------------------------------------------------------------------------------------------------------------------------------------



Path 634: MET (2526 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK->EN
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/EN
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     302                  
       Uncertainty:-     100                  
     Required Time:=    3698                  
      Launch Clock:-       0                  
         Data Path:-    1173                  
             Slack:=    2526                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                 
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/CLK                
    358     358    78      4  3.6  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_0_/Q                  
     38     396    44      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318909/Y                             
    237     633    35      1  0.6  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y                             
     95     728   107      2  1.4  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312339/Y                             
    127     855    45      4  2.0  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309789/Y                             
     87     942    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307201/Y                             
     40     982    49      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305936/Y                             
     82    1064    86      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305909/Y                             
    109    1173    28      2  0.9  AOI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305887/Y                             
      0    1173     -      2    -  CGLPPRX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/EN 
#-------------------------------------------------------------------------------------------------------------------------



Path 635: MET (2540 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     327                  
       Uncertainty:-     100                  
     Required Time:=    3673                  
      Launch Clock:-       0                  
         Data Path:-    1133                  
             Slack:=    2540                  

#-------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                              Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                       
#-------------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                    
    428     428    61      1  1.0  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                      
    155     583    52      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319600/SO                                  
     89     673    33      3  0.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3035/Y                                                
     39     712    31      1  1.0  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3034/Y                                                
     81     793    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3032/C1                                               
     91     884    51      2  1.5  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3029/C1                                               
     91     975    45      1  1.0  AND3X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3027/Y                                                
    158    1133    68      5  2.8  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3021/SO                                               
      0    1133     -      5    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_4_/D 
#-------------------------------------------------------------------------------------------------------------------------------



Path 636: MET (2542 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     319                  
       Uncertainty:-     100                  
     Required Time:=    3681                  
      Launch Clock:-       0                  
         Data Path:-    1140                  
             Slack:=    2542                  

#-------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                              Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                       
#-------------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                    
    402     402    50      1  0.9  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                      
    165     567    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319600/SO                                  
     67     634    41      3  0.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3035/Y                                                
     26     660    27      1  1.0  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3034/Y                                                
     81     741    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3032/C1                                               
     94     835    45      2  1.5  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3029/C1                                               
     92     927    40      2  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3024/C1                                               
     61     988    70      1  0.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/g3022/Y                                                
    102    1090    54      3  1.7  OA21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2972/Y                                                
     49    1140    50      5  2.5  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/g2971/Y                                                
      0    1140     -      5    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_3_/D 
#-------------------------------------------------------------------------------------------------------------------------------



Path 637: MET (2557 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     327                  
       Uncertainty:-     100                  
     Required Time:=    3673                  
      Launch Clock:-       0                  
         Data Path:-    1116                  
             Slack:=    2557                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                        
#--------------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                      
    428     428    61      1  1.0  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                        
    155     583    52      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319598/SO                                   
    122     706    34      1  1.0  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3012/Y                                                 
     82     788    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3006/C1                                                
     86     874    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3003/C1                                                
     86     959    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2997/C1                                                
    157    1116    68      5  2.8  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g2993/SO                                                
      0    1116     -      5    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_3_/D 
#--------------------------------------------------------------------------------------------------------------------------------



Path 638: MET (2567 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__30_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__6_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1094                  
             Slack:=    2567                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__30_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__30_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316773/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313809/Y                    
    139    2879    99      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311707/Y                    
    133    3012    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309199/Y                    
    132    3144    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306429/Y                    
      0    3144     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__6_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 639: MET (2569 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__26__rep1/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__26__rep1/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     340                  
       Uncertainty:-     100                  
     Required Time:=    5710                  
      Launch Clock:-    2050                  
         Data Path:-    1091                  
             Slack:=    2569                  

#--------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                       
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                           
#--------------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/CLK    
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/Q      
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316708/Y                       
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314433/Y                       
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313407/Y                       
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311052/Y                       
    150    3141    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307104/Y                       
      0    3141     -      2    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__26__rep1/D 
#--------------------------------------------------------------------------------------------------------------------



Path 640: MET (2569 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     340                  
       Uncertainty:-     100                  
     Required Time:=    5710                  
      Launch Clock:-    2050                  
         Data Path:-    1091                  
             Slack:=    2569                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316708/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314433/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313407/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311052/Y                    
    150    3141    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307104/Y                    
      0    3141     -      2    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 641: MET (2570 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__17_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__17_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1092                  
             Slack:=    2570                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__17_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__17_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317137/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314324/Y                    
    139    2874    64      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312067/Y                    
    115    2989    86      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309649/Y                    
    153    3142    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306911/Y                    
      0    3142     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__17_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 642: MET (2571 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     325                  
       Uncertainty:-     100                  
     Required Time:=    3675                  
      Launch Clock:-       0                  
         Data Path:-    1104                  
             Slack:=    2571                  

#-------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                 Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                             
#-------------------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    428     428    61      1  1.0  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    155     583    52      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319600/SO                                        
     89     673    33      3  0.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3035/Y                                                      
     39     712    31      1  1.0  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3034/Y                                                      
     81     793    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3032/C1                                                     
    158     951    68      6  2.9  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3029/SO                                                     
    154    1104    63      1  0.5  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/g3025/Y                                                      
      0    1104     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_0_/D 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 643: MET (2571 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     325                  
       Uncertainty:-     100                  
     Required Time:=    3675                  
      Launch Clock:-       0                  
         Data Path:-    1104                  
             Slack:=    2571                  

#--------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                  Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                              
#--------------------------------------------------------------------------------------------------------------------------------------
      -       0   200    240    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    428     428    61      1  1.0  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    155     583    52      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319598/SO                                         
    122     706    34      1  1.0  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3012/Y                                                       
     82     788    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3006/C1                                                      
    161     949    71      5  3.3  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3003/SO                                                      
    155    1104    63      1  0.5  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/g2999/Y                                                       
      0    1104     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_0_/D 
#--------------------------------------------------------------------------------------------------------------------------------------



Path 644: MET (2571 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2571                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316771/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314205/Y                    
    138    2879    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313538/Y                    
    117    2996    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310565/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306762/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 645: MET (2571 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2571                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316771/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314205/Y                    
    138    2879    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313538/Y                    
    117    2996    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310565/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308190/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 646: MET (2571 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2571                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316685/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315403/Y                    
    138    2879    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313563/Y                    
    117    2996    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310706/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308270/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 647: MET (2571 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2571                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316685/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315403/Y                    
    138    2879    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313563/Y                    
    117    2996    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310706/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306946/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 648: MET (2571 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2571                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316647/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315075/Y                    
    138    2879    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313554/Y                    
    117    2996    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310663/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306318/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 649: MET (2571 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2571                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316647/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315075/Y                    
    138    2879    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313554/Y                    
    117    2996    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310663/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308245/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 650: MET (2571 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2571                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318567/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314209/Y                    
    138    2879    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313470/Y                    
    117    2996    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309988/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305980/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 651: MET (2571 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2571                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318567/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314209/Y                    
    138    2879    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313470/Y                    
    117    2996    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309988/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307386/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 652: MET (2571 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2571                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317126/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315123/Y                    
    138    2879    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313392/Y                    
    117    2996    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309743/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307024/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__26_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 653: MET (2571 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2571                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317126/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315123/Y                    
    138    2879    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313392/Y                    
    117    2996    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309743/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307632/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__10_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 654: MET (2571 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2571                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318627/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314067/Y                   
    138    2879    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313593/Y                   
    117    2996    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310898/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308378/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__29_/D   
#----------------------------------------------------------------------------------------------------------------



Path 655: MET (2571 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2571                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318627/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314067/Y                   
    138    2879    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313593/Y                   
    117    2996    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310898/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307457/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__13_/D   
#----------------------------------------------------------------------------------------------------------------



Path 656: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317517/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314874/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313475/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310139/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307947/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 657: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318540/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314216/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313421/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309858/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307177/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 658: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318528/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315948/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313282/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309164/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307132/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 659: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__16_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318404/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315803/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313330/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309459/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307146/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 660: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317517/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314874/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313475/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310139/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307709/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 661: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318540/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314216/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313421/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309858/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307827/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 662: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318528/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315948/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313282/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309164/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306418/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 663: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__0_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317954/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315797/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313331/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309460/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306715/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 664: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318241/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316139/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313361/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309608/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306867/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 665: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317777/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315149/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313373/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309659/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306976/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 666: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__16_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318137/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315519/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313556/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310675/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308253/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 667: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318241/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316139/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313361/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309608/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307434/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 668: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317777/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315149/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313373/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309659/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306924/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 669: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__0_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316547/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315512/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313555/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310673/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307247/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 670: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316615/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313615/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309818/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308500/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305920/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 671: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316726/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313614/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309819/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308486/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305919/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 672: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317743/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315099/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309820/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308481/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305918/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 673: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__12_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__12_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318689/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313619/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309794/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308504/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305917/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 674: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316615/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313615/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309818/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308500/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305916/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 675: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316726/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313614/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309819/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308486/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305914/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 676: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317743/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315099/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309820/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308481/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305915/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 677: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316483/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313817/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313253/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308943/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306229/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 678: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316281/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315673/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313376/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309672/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307683/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 679: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316261/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313695/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313247/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308894/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307514/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 680: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__16_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317494/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315978/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313354/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309579/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307674/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 681: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316483/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313817/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313253/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308943/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306397/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 682: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316281/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315673/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313376/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309672/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306932/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 683: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316261/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313695/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313247/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308894/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306197/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 684: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__0_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317000/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314425/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313357/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309588/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306831/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 685: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316576/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314021/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313541/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310573/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308195/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 686: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316361/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313801/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313429/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309899/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307334/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 687: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317239/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314603/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313471/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310119/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307931/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 688: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__16_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318349/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315733/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313560/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310688/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308259/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 689: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316576/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314021/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313541/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310573/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307636/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 690: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316361/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313801/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313429/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309899/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307252/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 691: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317239/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314603/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313471/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310119/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307825/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 692: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__0_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318500/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315893/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313559/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310685/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306451/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 693: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317447/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314815/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313344/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309529/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306995/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 694: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317419/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314788/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313363/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309613/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306878/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 695: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__16_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318423/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314645/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313381/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309679/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306943/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 696: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317447/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314815/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313344/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309529/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306787/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 697: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317419/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314788/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313363/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309613/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307606/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 698: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__0_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317689/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314691/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313380/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309678/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307753/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 699: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__10_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__10_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318340/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315758/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313386/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309723/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307001/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 700: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318225/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315788/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313557/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310676/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308093/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 701: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317128/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314605/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313589/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310884/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306849/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 702: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318662/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316089/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313382/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309689/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306958/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 703: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__16_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318723/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316152/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313432/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309901/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307256/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 704: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318225/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315788/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313557/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310676/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308247/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 705: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317128/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314605/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313589/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310884/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308371/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 706: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318662/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316089/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313382/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309689/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307744/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 707: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__0_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317040/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316145/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313431/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309900/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307390/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 708: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317877/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315255/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313498/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310337/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308058/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 709: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316350/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314550/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313410/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311065/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307116/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 710: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316583/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313932/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313451/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310011/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307456/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 711: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__16_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316645/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315932/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313578/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310784/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308311/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 712: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317877/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315255/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313498/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310337/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306593/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 713: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316350/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314550/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313410/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311065/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307596/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 714: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316583/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313932/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313451/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310011/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307449/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 715: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__0_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316743/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314187/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313577/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310780/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306023/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 716: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317488/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314853/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313460/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310046/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307536/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 717: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317488/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314853/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313460/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310046/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307896/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 718: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316880/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314162/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313329/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309455/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306708/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 719: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318114/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315494/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313217/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308594/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305937/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 720: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__16_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318307/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315700/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313365/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309618/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306883/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 721: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316880/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314162/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313329/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309455/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306711/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 722: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318114/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315494/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313217/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308594/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305991/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 723: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318297/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315692/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313364/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309617/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307688/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 724: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317335/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314696/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313290/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309242/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307159/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 725: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318140/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315520/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313545/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310589/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307383/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 726: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__16_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316330/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314033/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313594/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310901/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308379/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 727: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317335/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314696/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313290/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309242/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306486/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 728: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318140/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315520/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313545/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310589/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308203/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 729: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__0_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317605/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314955/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313592/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310900/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306212/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 730: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316292/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313719/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313489/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310289/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307414/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 731: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317010/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315469/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313449/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309998/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307413/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 732: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318051/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315428/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313314/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309388/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306621/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 733: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__14_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__14_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__14_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316276/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315679/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313416/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309837/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307151/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 734: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316292/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313719/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313489/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310289/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307300/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 735: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317010/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315469/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313449/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309998/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307486/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 736: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318051/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315428/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313314/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309388/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307908/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 737: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__0_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318366/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315755/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313415/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309836/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307311/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 738: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317809/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315190/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313494/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310299/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308039/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__29_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 739: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317733/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314888/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313468/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308772/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306857/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__27_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 740: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__16_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318308/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315735/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313607/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310985/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308434/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__16_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 741: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317809/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315190/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313494/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310299/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307692/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__13_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 742: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317733/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314888/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313468/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308772/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307682/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__11_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 743: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__0_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318694/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316123/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313606/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310980/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306374/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__0_/D    
#----------------------------------------------------------------------------------------------------------------



Path 744: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317760/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315139/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313428/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309897/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307250/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__27_/D   
#----------------------------------------------------------------------------------------------------------------



Path 745: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316853/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315286/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313352/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309566/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307352/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__26_/D   
#----------------------------------------------------------------------------------------------------------------



Path 746: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__16_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317940/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315321/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313506/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310398/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307520/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__16_/D   
#----------------------------------------------------------------------------------------------------------------



Path 747: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317760/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315139/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313428/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309897/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307304/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__11_/D   
#----------------------------------------------------------------------------------------------------------------



Path 748: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316853/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315286/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313352/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309566/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306830/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__10_/D   
#----------------------------------------------------------------------------------------------------------------



Path 749: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__0_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317948/Y                  
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315327/Y                  
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313507/Y                  
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310400/Y                  
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308096/Y                  
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__0_/D   
#---------------------------------------------------------------------------------------------------------------



Path 750: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317623/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314990/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313477/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310177/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308387/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__29_/D   
#----------------------------------------------------------------------------------------------------------------



Path 751: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317903/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315278/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313321/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309419/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306663/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__27_/D   
#----------------------------------------------------------------------------------------------------------------



Path 752: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317640/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315006/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313250/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308932/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306821/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__26_/D   
#----------------------------------------------------------------------------------------------------------------



Path 753: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__16_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317190/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315839/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313238/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308801/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306125/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__16_/D   
#----------------------------------------------------------------------------------------------------------------



Path 754: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__29_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317623/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314990/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313477/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310177/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307969/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__13_/D   
#----------------------------------------------------------------------------------------------------------------



Path 755: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317903/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315278/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313321/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309419/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307094/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__11_/D   
#----------------------------------------------------------------------------------------------------------------



Path 756: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317640/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315006/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313250/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308932/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306223/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__10_/D   
#----------------------------------------------------------------------------------------------------------------



Path 757: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__0_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318392/Y                  
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315619/Y                  
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313237/Y                  
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308799/Y                  
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307972/Y                  
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__0_/D   
#---------------------------------------------------------------------------------------------------------------



Path 758: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__11_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__19_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1089                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__11_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__11_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317260/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314625/Y                    
    139    2874    99      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312099/Y                    
    133    3007    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309694/Y                    
    132    3139    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306956/Y                    
      0    3139     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__19_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 759: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__24_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1089                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__16_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318589/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314538/Y                   
    139    2874    99      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312785/Y                   
    133    3007    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310551/Y                   
    132    3139    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308181/Y                   
      0    3139     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__24_/D   
#----------------------------------------------------------------------------------------------------------------



Path 760: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__30_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1089                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__22_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__22_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317429/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314444/Y                    
    139    2874    99      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312725/Y                    
    133    3007    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310475/Y                    
    132    3139    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306204/Y                    
      0    3139     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__30_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 761: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__31_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__7_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1089                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__31_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__31_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316984/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314410/Y                   
    139    2874    99      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312724/Y                   
    133    3007    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310474/Y                   
    132    3139    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308140/Y                   
      0    3139     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__7_/D    
#----------------------------------------------------------------------------------------------------------------



Path 762: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__2_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1089                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317382/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314906/Y                   
    139    2874    99      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312947/Y                   
    133    3007    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310741/Y                   
    132    3139    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308286/Y                   
      0    3139     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__2_/D    
#----------------------------------------------------------------------------------------------------------------



Path 763: MET (2575 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__24_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1087                  
             Slack:=    2575                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__24_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__24_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318480/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315892/Y                    
    138    2874    55      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313300/Y                    
    118    2992    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309302/Y                    
    144    3137    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306666/Y                    
      0    3137     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__0_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 764: MET (2575 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1086                  
             Slack:=    2575                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__0_/CLK 
    433    2483    67      4  2.1  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__0_/Q   
    141    2624    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318650/Y                   
    113    2737    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316078/Y                   
    138    2875    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313309/Y                   
    117    2992    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309369/Y                   
    144    3136    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307816/Y                   
      0    3136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__16_/D  
#----------------------------------------------------------------------------------------------------------------



Path 765: MET (2575 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1086                  
             Slack:=    2575                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__0_/CLK 
    433    2483    67      4  2.1  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__0_/Q   
    141    2624    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318650/Y                   
    113    2737    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316078/Y                   
    138    2875    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313309/Y                   
    117    2992    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309369/Y                   
    144    3136    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306600/Y                   
      0    3136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 766: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__16_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317462/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314935/Y                    
    138    2874    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313525/Y                    
    117    2991    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310516/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308161/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 767: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318212/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315597/Y                   
    138    2874    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313531/Y                   
    117    2991    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310547/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306504/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 768: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317102/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314513/Y                    
    138    2874    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313394/Y                    
    117    2991    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309740/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307009/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 769: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316940/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314388/Y                    
    138    2874    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313349/Y                    
    117    2991    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309551/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306807/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 770: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317102/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314513/Y                    
    138    2874    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313394/Y                    
    117    2991    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309740/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307289/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 771: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316940/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314388/Y                    
    138    2874    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313349/Y                    
    117    2991    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309551/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306823/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 772: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317973/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315352/Y                    
    138    2874    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313511/Y                    
    117    2991    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310419/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308108/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 773: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317973/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315352/Y                    
    138    2874    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313511/Y                    
    117    2991    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310419/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306566/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 774: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317393/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314766/Y                    
    138    2874    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313375/Y                    
    117    2991    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309666/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306928/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 775: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317393/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314766/Y                    
    138    2874    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313375/Y                    
    117    2991    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309666/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307525/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 776: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__16_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318552/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315760/Y                    
    138    2874    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313553/Y                    
    117    2991    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310657/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308236/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 777: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316817/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315910/Y                    
    138    2874    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313575/Y                    
    117    2991    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310777/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308209/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 778: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316817/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315910/Y                    
    138    2874    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313575/Y                    
    117    2991    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310777/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308309/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 779: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__16_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318315/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315710/Y                    
    138    2874    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313548/Y                    
    117    2991    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310615/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308213/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 780: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318118/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315498/Y                   
    138    2874    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313265/Y                   
    117    2991    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309027/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307063/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 781: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318151/Y                  
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315528/Y                  
    138    2874    53      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313580/Y                  
    117    2991    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310814/Y                  
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307464/Y                  
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__0_/D   
#---------------------------------------------------------------------------------------------------------------



Path 782: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__25_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318549/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314567/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313588/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309895/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307232/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 783: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__23_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317460/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314941/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313316/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309397/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306630/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 784: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316990/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315192/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313378/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309676/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306941/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 785: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__16_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316314/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313741/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313584/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310832/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308337/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 786: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__25_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318549/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314567/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313588/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309895/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307848/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 787: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__23_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317460/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314941/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313316/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309397/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306994/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 788: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316990/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315192/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313378/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309676/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307736/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 789: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316395/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313827/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313583/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310829/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306766/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 790: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318518/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315868/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313551/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308492/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305903/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 791: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317501/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314861/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313474/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310135/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306154/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 792: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316448/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314133/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313505/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310388/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307496/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 793: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__22_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__22_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317555/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314917/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313454/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310026/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307483/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 794: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317501/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314861/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313474/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310135/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307946/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 795: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316448/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314133/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313505/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310388/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308087/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 796: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__22_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__22_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317555/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314917/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313454/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310026/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307850/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 797: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317608/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314977/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313524/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310515/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305964/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 798: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318463/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315876/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313569/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310759/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308300/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 799: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316556/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314001/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313374/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309662/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307142/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 800: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318168/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314065/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313590/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310886/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307438/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 801: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__16_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316286/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314566/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313272/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309093/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306364/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 802: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318463/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315876/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313569/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310759/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308390/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 803: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316556/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314001/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313374/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309662/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306926/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 804: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318168/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314065/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313590/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310886/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308372/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 805: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316591/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314083/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313271/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309091/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306517/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 806: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317591/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315007/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313270/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309066/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306341/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 807: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__23_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318428/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315836/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313565/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310729/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307451/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 808: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318648/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316075/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313298/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309288/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307190/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 809: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__12_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__12_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318218/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315600/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313533/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310549/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308179/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 810: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317591/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315007/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313270/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309066/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307747/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 811: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__23_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318428/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315836/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313565/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310729/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308280/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 812: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318648/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316075/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313298/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309288/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306523/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 813: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317999/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315383/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313503/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309923/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307673/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 814: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317063/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314639/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313372/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309656/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306921/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 815: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317120/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314511/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313398/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309762/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307049/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 816: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__16_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317614/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315819/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313564/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310705/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308269/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 817: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317999/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315383/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313503/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309923/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307297/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 818: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317063/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314639/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313372/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309656/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307911/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 819: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317120/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314511/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313398/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309762/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307626/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 820: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318408/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315809/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313562/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310702/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306572/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 821: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316739/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315369/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313233/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308743/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306610/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 822: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316739/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315369/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313233/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308743/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306082/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 823: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317754/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314406/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313385/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309722/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307644/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 824: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318429/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315835/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313353/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309573/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306837/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 825: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318270/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315661/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313484/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310218/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307990/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 826: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__16_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317036/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314451/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313338/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309490/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306743/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 827: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318429/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315835/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313353/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309573/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307242/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 828: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318270/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315661/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313484/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310218/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305982/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 829: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317113/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316010/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313337/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309489/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306776/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 830: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316572/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314022/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313262/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309010/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306294/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 831: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316921/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314345/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313323/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309426/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306672/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 832: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__16_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318391/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315791/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313312/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309383/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306615/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 833: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316572/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314022/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313262/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309010/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307211/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 834: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316921/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314345/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313323/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309426/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307603/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 835: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317842/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315805/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313311/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309382/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306819/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 836: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317207/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314115/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313268/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309038/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306778/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 837: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318150/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315336/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313434/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309916/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307278/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 838: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317753/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315135/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313417/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310027/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307303/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 839: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__12_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__12_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318245/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315627/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313540/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310571/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308189/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 840: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317207/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314115/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313268/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309038/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306304/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 841: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318150/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315336/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313434/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309916/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307786/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 842: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317753/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315135/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313417/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310027/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307480/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 843: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318238/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313818/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313539/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310562/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306291/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 844: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317553/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314912/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313297/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309276/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308407/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 845: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318325/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315719/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313440/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309954/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307331/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 846: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__22_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__22_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318056/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315432/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313370/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309652/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307575/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 847: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317553/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314912/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313297/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309276/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306505/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 848: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318325/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315719/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313440/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309954/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307905/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 849: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__22_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__22_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318056/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315432/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313370/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309652/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306914/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 850: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318358/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315749/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313552/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310654/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306068/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 851: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316231/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313669/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313483/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310214/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307597/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 852: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__16_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316916/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314158/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313522/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310496/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308146/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 853: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316231/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313669/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313483/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310214/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307994/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 854: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317107/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315615/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313521/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310495/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306130/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 855: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__25_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316341/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313777/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313225/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308682/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306039/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 856: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317550/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314913/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313422/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309861/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307221/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 857: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317933/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314246/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313324/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309432/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307065/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 858: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__25_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316341/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313777/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313225/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308682/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307346/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 859: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317550/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314913/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313422/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309861/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307181/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 860: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317933/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314246/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313324/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309432/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306682/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 861: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318306/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315699/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313547/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310611/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306703/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 862: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318060/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315642/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313543/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310581/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308430/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 863: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317213/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314582/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313480/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310193/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306654/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 864: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318023/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315404/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313515/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310439/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306591/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 865: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318060/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315642/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313543/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310581/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308199/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 866: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317213/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314582/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313480/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310193/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307981/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 867: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318023/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315404/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313515/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310439/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308116/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 868: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__25_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316446/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313886/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313275/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309129/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306396/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 869: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__23_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317480/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314858/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313367/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309625/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306889/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 870: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__16_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318124/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315505/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313266/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309028/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306308/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 871: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__25_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316446/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313886/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313275/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309129/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307033/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 872: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__23_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317480/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314858/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313367/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309625/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307537/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 873: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316708/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314433/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313407/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311052/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307408/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 874: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316301/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313732/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313223/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308652/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306019/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 875: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317228/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314477/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313387/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309733/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307010/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 876: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__16_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318477/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315889/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313301/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309303/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306537/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 877: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316301/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313732/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313223/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308652/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306355/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 878: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317228/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314477/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313387/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309733/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307698/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 879: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316500/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313941/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313243/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308825/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308346/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 880: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__23_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317304/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314457/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313379/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309677/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307087/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 881: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317686/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315059/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313369/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309637/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307432/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 882: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__16_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317813/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314421/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313510/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310412/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308104/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 883: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316500/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313941/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313243/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308825/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306134/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 884: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__23_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317304/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314457/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313379/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309677/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306931/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 885: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317686/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315059/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313369/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309637/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306900/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 886: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316918/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314361/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313509/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310411/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306894/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 887: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__25_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316613/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314061/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313254/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308949/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306258/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 888: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__23_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316665/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315837/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313234/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308751/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306904/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 889: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317829/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315220/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313424/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309867/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307260/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 890: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__16_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316810/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314238/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313566/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310733/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307543/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 891: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__25_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316613/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314061/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313254/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308949/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306226/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 892: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__23_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316665/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315837/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313234/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308751/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306089/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 893: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317829/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315220/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313424/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309867/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307193/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 894: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317196/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314595/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313567/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310734/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308283/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 895: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316593/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314042/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313273/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309114/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306382/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 896: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317562/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314926/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313523/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310511/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307286/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 897: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318601/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316021/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313351/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309554/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307400/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 898: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__16_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317783/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314379/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313355/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309586/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307724/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 899: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316593/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314042/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313273/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309114/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307660/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 900: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317562/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314926/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313523/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310511/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308158/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 901: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318601/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316021/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313351/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309554/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306814/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 902: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317901/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315537/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313356/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309587/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306847/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 903: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__25_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316404/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313845/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313231/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308735/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306076/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 904: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318213/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316005/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313255/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308962/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307314/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 905: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317336/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314698/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313504/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310377/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307650/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 906: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__16_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316530/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313970/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313600/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310940/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308403/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 907: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__25_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316404/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313845/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313231/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308735/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306936/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 908: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318213/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316005/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313255/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308962/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306243/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 909: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317336/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314698/Y                    
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313504/Y                    
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310377/Y                    
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308079/Y                    
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 910: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316549/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315081/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313599/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310937/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306182/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 911: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318057/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315434/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313517/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310463/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308133/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__29_/D   
#----------------------------------------------------------------------------------------------------------------



Path 912: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316981/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313667/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313274/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309123/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307228/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__27_/D   
#----------------------------------------------------------------------------------------------------------------



Path 913: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316337/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313770/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313315/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309390/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307557/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__26_/D   
#----------------------------------------------------------------------------------------------------------------



Path 914: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__16_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318157/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315535/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313581/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310815/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308330/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__16_/D   
#----------------------------------------------------------------------------------------------------------------



Path 915: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318057/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315434/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313517/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310463/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306649/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__13_/D   
#----------------------------------------------------------------------------------------------------------------



Path 916: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316981/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313667/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313274/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309123/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306393/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__11_/D   
#----------------------------------------------------------------------------------------------------------------



Path 917: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316337/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313770/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313315/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309390/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306626/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__10_/D   
#----------------------------------------------------------------------------------------------------------------



Path 918: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318208/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315596/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313532/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310548/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308178/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__29_/D   
#----------------------------------------------------------------------------------------------------------------



Path 919: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317896/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315273/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313499/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310349/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308061/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__27_/D   
#----------------------------------------------------------------------------------------------------------------



Path 920: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317382/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314906/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313267/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309004/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306729/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__26_/D   
#----------------------------------------------------------------------------------------------------------------



Path 921: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__12_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__12_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318583/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316001/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313587/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310858/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308350/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__16_/D   
#----------------------------------------------------------------------------------------------------------------



Path 922: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318208/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315596/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313532/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310548/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307758/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__13_/D   
#----------------------------------------------------------------------------------------------------------------



Path 923: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317896/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315273/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313499/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310349/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306292/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__11_/D   
#----------------------------------------------------------------------------------------------------------------



Path 924: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317382/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314906/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313267/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309004/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306768/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__10_/D   
#----------------------------------------------------------------------------------------------------------------



Path 925: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318578/Y                  
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316000/Y                  
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313585/Y                  
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310849/Y                  
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306638/Y                  
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__0_/D   
#---------------------------------------------------------------------------------------------------------------



Path 926: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__25_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317396/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314621/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313438/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309928/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308410/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__29_/D   
#----------------------------------------------------------------------------------------------------------------



Path 927: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__23_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317519/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314879/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313458/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310040/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307521/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__27_/D   
#----------------------------------------------------------------------------------------------------------------



Path 928: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317138/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314534/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313399/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309764/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307614/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__26_/D   
#----------------------------------------------------------------------------------------------------------------



Path 929: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__16_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318327/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315722/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313284/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309198/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307391/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__16_/D   
#----------------------------------------------------------------------------------------------------------------



Path 930: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__25_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317396/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314621/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313438/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309928/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307008/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__13_/D   
#----------------------------------------------------------------------------------------------------------------



Path 931: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__23_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317519/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314879/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313458/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310040/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307574/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__11_/D   
#----------------------------------------------------------------------------------------------------------------



Path 932: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317138/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314534/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313399/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309764/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307050/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__10_/D   
#----------------------------------------------------------------------------------------------------------------



Path 933: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318319/Y                  
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315714/Y                  
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313285/Y                  
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309200/Y                  
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306447/Y                  
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__0_/D   
#---------------------------------------------------------------------------------------------------------------



Path 934: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__25_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316417/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314207/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313339/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309495/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306744/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__29_/D   
#----------------------------------------------------------------------------------------------------------------



Path 935: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317141/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314245/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313336/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309486/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306741/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__27_/D   
#----------------------------------------------------------------------------------------------------------------



Path 936: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318726/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316153/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313442/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309963/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307588/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__26_/D   
#----------------------------------------------------------------------------------------------------------------



Path 937: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__12_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__12_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317782/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315161/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313491/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310279/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307811/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__16_/D   
#----------------------------------------------------------------------------------------------------------------



Path 938: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__25_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316417/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314207/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313339/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309495/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307074/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__13_/D   
#----------------------------------------------------------------------------------------------------------------



Path 939: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317141/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314245/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313336/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309486/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307141/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__11_/D   
#----------------------------------------------------------------------------------------------------------------



Path 940: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318726/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316153/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313442/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309963/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307359/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__10_/D   
#----------------------------------------------------------------------------------------------------------------



Path 941: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317791/Y                  
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315174/Y                  
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313493/Y                  
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310287/Y                  
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308028/Y                  
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__0_/D   
#---------------------------------------------------------------------------------------------------------------



Path 942: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316542/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314726/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313467/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310083/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307701/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__29_/D   
#----------------------------------------------------------------------------------------------------------------



Path 943: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317083/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314319/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313326/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309441/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306690/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__27_/D   
#----------------------------------------------------------------------------------------------------------------



Path 944: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317198/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316084/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313340/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309512/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306783/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__26_/D   
#----------------------------------------------------------------------------------------------------------------



Path 945: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__16_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317391/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314764/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313605/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310969/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308423/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__16_/D   
#----------------------------------------------------------------------------------------------------------------



Path 946: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316542/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314726/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313467/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310083/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306845/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__13_/D   
#----------------------------------------------------------------------------------------------------------------



Path 947: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317083/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314319/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313326/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309441/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306700/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__11_/D   
#----------------------------------------------------------------------------------------------------------------



Path 948: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317198/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316084/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313340/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309512/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306759/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__10_/D   
#----------------------------------------------------------------------------------------------------------------



Path 949: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317261/Y                  
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314614/Y                  
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313604/Y                  
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310966/Y                  
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308460/Y                  
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__0_/D   
#---------------------------------------------------------------------------------------------------------------



Path 950: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317666/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315032/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313481/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310202/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307987/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__29_/D   
#----------------------------------------------------------------------------------------------------------------



Path 951: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317402/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314772/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313286/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309217/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307370/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__27_/D   
#----------------------------------------------------------------------------------------------------------------



Path 952: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317498/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314959/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313218/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308611/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307468/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_/D   
#----------------------------------------------------------------------------------------------------------------



Path 953: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__12_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__12_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316587/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315485/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313527/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310527/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308285/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__16_/D   
#----------------------------------------------------------------------------------------------------------------



Path 954: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317666/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315032/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313481/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310202/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307819/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__13_/D   
#----------------------------------------------------------------------------------------------------------------



Path 955: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317402/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314772/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313286/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309217/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306462/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__11_/D   
#----------------------------------------------------------------------------------------------------------------



Path 956: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317498/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314959/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313218/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308611/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305999/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__10_/D   
#----------------------------------------------------------------------------------------------------------------



Path 957: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318103/Y                  
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315479/Y                  
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313528/Y                  
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310530/Y                  
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308168/Y                  
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__0_/D   
#---------------------------------------------------------------------------------------------------------------



Path 958: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317638/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315005/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313478/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310181/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307973/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__29_/D   
#----------------------------------------------------------------------------------------------------------------



Path 959: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317465/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314835/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313388/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309735/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307546/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__27_/D   
#----------------------------------------------------------------------------------------------------------------



Path 960: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317665/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314375/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313346/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309532/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306789/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__26_/D   
#----------------------------------------------------------------------------------------------------------------



Path 961: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__16_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317266/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314615/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313447/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309987/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307376/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__16_/D   
#----------------------------------------------------------------------------------------------------------------



Path 962: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__29_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__29_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317638/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315005/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313478/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310181/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306480/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__13_/D   
#----------------------------------------------------------------------------------------------------------------



Path 963: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__27_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317465/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314835/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313388/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309735/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307011/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__11_/D   
#----------------------------------------------------------------------------------------------------------------



Path 964: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317665/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314375/Y                   
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313346/Y                   
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309532/Y                   
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307767/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__10_/D   
#----------------------------------------------------------------------------------------------------------------



Path 965: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317286/Y                  
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314610/Y                  
    138    2874    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313445/Y                  
    117    2990    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309982/Y                  
    144    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307860/Y                  
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__0_/D   
#---------------------------------------------------------------------------------------------------------------



Path 966: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__23_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1085                  
             Slack:=    2576                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316874/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315271/Y                   
    139    2879    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312618/Y                   
    103    2982    86      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310339/Y                   
    153    3135    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307296/Y                   
      0    3135     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__23_/D   
#----------------------------------------------------------------------------------------------------------------



Path 967: MET (2578 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1084                  
             Slack:=    2578                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__22_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__22_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316364/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314063/Y                    
    139    2874    46      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312607/Y                    
    106    2981    86      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310336/Y                    
    153    3134    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307037/Y                    
      0    3134     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__22_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 968: MET (2581 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1080                  
             Slack:=    2581                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__22_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__22_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317953/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316150/Y                   
    139    2874    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313189/Y                   
    103    2977    86      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311016/Y                   
    153    3130    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307196/Y                   
      0    3130     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__22_/D   
#----------------------------------------------------------------------------------------------------------------



Path 969: MET (2581 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1080                  
             Slack:=    2581                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__22_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__22_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316646/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314094/Y                   
    139    2874    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311686/Y                   
    103    2977    86      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309176/Y                   
    153    3130    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307712/Y                   
      0    3130     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__22_/D   
#----------------------------------------------------------------------------------------------------------------



Path 970: MET (2586 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__30_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__2_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1076                  
             Slack:=    2586                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__30_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__30_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317510/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313617/Y                    
    139    2879    64      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309814/Y                    
    115    2994    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308505/Y                    
    132    3126    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g305927/Y                    
      0    3126     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__2_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 971: MET (2586 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1076                  
             Slack:=    2586                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__22_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__22_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317104/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314126/Y                    
    139    2879    64      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311888/Y                    
    115    2994    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309417/Y                    
    132    3126    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307912/Y                    
      0    3126     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__22_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 972: MET (2586 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1076                  
             Slack:=    2586                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__22_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__22_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317810/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315189/Y                    
    139    2879    64      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312572/Y                    
    115    2994    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310298/Y                    
    132    3126    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306746/Y                    
      0    3126     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__22_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 973: MET (2586 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__20_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1076                  
             Slack:=    2586                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__20_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__20_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318139/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315521/Y                    
    139    2879    64      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312782/Y                    
    115    2994    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310544/Y                    
    132    3126    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308177/Y                    
      0    3126     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__20_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 974: MET (2590 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__15_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__19_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1071                  
             Slack:=    2590                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__15_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__15_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316632/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313913/Y                    
    139    2874    64      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311324/Y                    
    115    2989    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308788/Y                    
    132    3121    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306103/Y                    
      0    3121     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_34__19_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 975: MET (2590 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__4_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1071                  
             Slack:=    2590                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__0_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__0_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318151/Y                  
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315528/Y                  
    139    2874    64      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312953/Y                  
    115    2989    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310749/Y                  
    132    3121    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306426/Y                  
      0    3121     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__4_/D   
#---------------------------------------------------------------------------------------------------------------



Path 976: MET (2590 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__20_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1071                  
             Slack:=    2590                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__20_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__20_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318233/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315618/Y                    
    139    2874    64      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313054/Y                    
    115    2989    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310866/Y                    
    132    3121    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308363/Y                    
      0    3121     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__20_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 977: MET (2590 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__25_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1071                  
             Slack:=    2590                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__25_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316446/Y                    
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313886/Y                    
    139    2874    64      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311313/Y                    
    115    2989    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308777/Y                    
    132    3121    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306107/Y                    
      0    3121     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__25_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 978: MET (2590 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__20_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1071                  
             Slack:=    2590                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__20_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__20_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318158/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315538/Y                   
    139    2874    64      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312954/Y                   
    115    2989    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310750/Y                   
    132    3121    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308294/Y                   
      0    3121     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__20_/D   
#----------------------------------------------------------------------------------------------------------------



Path 979: MET (2590 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1071                  
             Slack:=    2590                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__25_/Q   
    140    2622    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316540/Y                   
    113    2736    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314722/Y                   
    139    2874    64      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311370/Y                   
    115    2989    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308839/Y                   
    132    3121    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306151/Y                   
      0    3121     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_/D   
#----------------------------------------------------------------------------------------------------------------



Path 980: MET (2593 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__15_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1068                  
             Slack:=    2593                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__10_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__10_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317916/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315300/Y                    
    139    2879    40      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312258/Y                    
    104    2983    61      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309918/Y                    
    136    3118    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307279/Y                    
      0    3118     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__15_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 981: MET (2593 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__11_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__19_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1068                  
             Slack:=    2593                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__11_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__11_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317758/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314821/Y                    
    139    2879    47      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312416/Y                    
    107    2986    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310125/Y                    
    132    3118    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307939/Y                    
      0    3118     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__19_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 982: MET (2593 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__9_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__17_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1068                  
             Slack:=    2593                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__9_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__9_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316637/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315444/Y                   
    139    2879    47      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311304/Y                   
    107    2986    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308766/Y                   
    132    3118    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307601/Y                   
      0    3118     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__17_/D  
#----------------------------------------------------------------------------------------------------------------



Path 983: MET (2593 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__1_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1068                  
             Slack:=    2593                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__25_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318382/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315779/Y                    
    139    2879    47      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312295/Y                    
    107    2986    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309966/Y                    
    132    3118    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307363/Y                    
      0    3118     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__1_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 984: MET (2593 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__2_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1068                  
             Slack:=    2593                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316583/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313932/Y                    
    139    2879    47      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311266/Y                    
    107    2986    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308722/Y                    
    132    3118    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307592/Y                    
      0    3118     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__2_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 985: MET (2593 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__6_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__14_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1068                  
             Slack:=    2593                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__6_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__6_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317645/Y                  
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315011/Y                  
    139    2879    47      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312177/Y                  
    107    2986    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311060/Y                  
    132    3118    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307112/Y                  
      0    3118     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__14_/D  
#---------------------------------------------------------------------------------------------------------------



Path 986: MET (2593 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__6_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__14_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1068                  
             Slack:=    2593                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__6_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__6_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318611/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316099/Y                   
    139    2879    47      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312202/Y                   
    107    2986    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309841/Y                   
    132    3118    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307152/Y                   
      0    3118     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__14_/D  
#----------------------------------------------------------------------------------------------------------------



Path 987: MET (2593 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__24_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1068                  
             Slack:=    2593                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__16_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__16_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318308/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315735/Y                    
    139    2879    47      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312862/Y                    
    107    2986    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310643/Y                    
    132    3118    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308234/Y                    
      0    3118     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__24_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 988: MET (2593 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__1_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1068                  
             Slack:=    2593                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__25_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317803/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315187/Y                    
    139    2879    47      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312191/Y                    
    107    2986    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309130/Y                    
    132    3118    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307186/Y                    
      0    3118     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__1_/D     
#-----------------------------------------------------------------------------------------------------------------



Path 989: MET (2593 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__11_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__19_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1068                  
             Slack:=    2593                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__11_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__11_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317068/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315150/Y                   
    139    2879    47      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312335/Y                   
    107    2986    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310024/Y                   
    132    3118    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307473/Y                   
      0    3118     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__19_/D   
#----------------------------------------------------------------------------------------------------------------



Path 990: MET (2594 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__12_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1068                  
             Slack:=    2594                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__12_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__12_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317884/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315281/Y                    
    139    2879    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311597/Y                    
    103    2982    61      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309080/Y                    
    136    3118    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307845/Y                    
      0    3118     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__12_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 991: MET (2594 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__23_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1068                  
             Slack:=    2594                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317008/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315515/Y                    
    139    2879    46      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311671/Y                    
    106    2985    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309157/Y                    
    132    3118    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306416/Y                    
      0    3118     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__23_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 992: MET (2594 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__20_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1068                  
             Slack:=    2594                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__20_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__20_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318394/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315787/Y                    
    139    2879    46      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313000/Y                    
    106    2985    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310806/Y                    
    132    3118    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g308325/Y                    
      0    3118     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__20_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 993: MET (2594 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__23_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1068                  
             Slack:=    2594                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316836/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314256/Y                    
    139    2879    46      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312655/Y                    
    106    2985    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310391/Y                    
    132    3118    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306954/Y                    
      0    3118     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__23_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 994: MET (2595 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__12_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1066                  
             Slack:=    2595                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__10_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__10_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318340/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315758/Y                    
    139    2879    44      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312019/Y                    
    105    2984    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309558/Y                    
    132    3116    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306754/Y                    
      0    3116     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__12_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 995: MET (2595 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__23_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1066                  
             Slack:=    2595                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318277/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315669/Y                    
    139    2879    43      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312637/Y                    
    105    2984    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310371/Y                    
    132    3116    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306148/Y                    
      0    3116     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__23_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 996: MET (2595 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1066                  
             Slack:=    2595                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__22_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__22_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318659/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316085/Y                    
    139    2879    44      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313110/Y                    
    105    2984    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310929/Y                    
    132    3116    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307243/Y                    
      0    3116     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__22_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 997: MET (2595 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__23_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1066                  
             Slack:=    2595                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316481/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316059/Y                    
    139    2879    43      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312716/Y                    
    105    2984    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310464/Y                    
    132    3116    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306454/Y                    
      0    3116     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__23_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 998: MET (2595 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__23_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1066                  
             Slack:=    2595                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316359/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313797/Y                    
    139    2879    43      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312704/Y                    
    105    2984    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310450/Y                    
    132    3116    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306079/Y                    
      0    3116     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__23_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 999: MET (2595 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__25_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1066                  
             Slack:=    2595                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__25_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318382/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315779/Y                    
    139    2879    43      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311689/Y                    
    105    2984    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309180/Y                    
    132    3116    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g307266/Y                    
      0    3116     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__25_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 1000: MET (2595 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__25_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1066                  
             Slack:=    2595                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      -    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__25_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317875/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315253/Y                    
    139    2879    43      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311556/Y                    
    105    2984    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g309037/Y                    
    132    3116    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g306314/Y                    
      0    3116     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__25_/D   
#-----------------------------------------------------------------------------------------------------------------

