

================================================================
== Vitis HLS Report for 'Linear_layer_ds0'
================================================================
* Date:           Thu Sep  7 08:30:16 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    34042|    34042|  0.340 ms|  0.340 ms|  34042|  34042|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%acc_outp3_V = alloca i64 1" [bert_layer.cpp:253]   --->   Operation 7 'alloca' 'acc_outp3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%acc_outp3_V_1 = alloca i64 1" [bert_layer.cpp:253]   --->   Operation 8 'alloca' 'acc_outp3_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%acc_outp3_V_2 = alloca i64 1" [bert_layer.cpp:253]   --->   Operation 9 'alloca' 'acc_outp3_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%acc_outp3_V_3 = alloca i64 1" [bert_layer.cpp:253]   --->   Operation 10 'alloca' 'acc_outp3_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%acc_outp3_V_4 = alloca i64 1" [bert_layer.cpp:253]   --->   Operation 11 'alloca' 'acc_outp3_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%acc_outp3_V_5 = alloca i64 1" [bert_layer.cpp:253]   --->   Operation 12 'alloca' 'acc_outp3_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%acc_outp3_V_6 = alloca i64 1" [bert_layer.cpp:253]   --->   Operation 13 'alloca' 'acc_outp3_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%acc_outp3_V_7 = alloca i64 1" [bert_layer.cpp:253]   --->   Operation 14 'alloca' 'acc_outp3_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%acc_outp3_V_8 = alloca i64 1" [bert_layer.cpp:253]   --->   Operation 15 'alloca' 'acc_outp3_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%acc_outp3_V_9 = alloca i64 1" [bert_layer.cpp:253]   --->   Operation 16 'alloca' 'acc_outp3_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%acc_outp3_V_10 = alloca i64 1" [bert_layer.cpp:253]   --->   Operation 17 'alloca' 'acc_outp3_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%acc_outp3_V_11 = alloca i64 1" [bert_layer.cpp:253]   --->   Operation 18 'alloca' 'acc_outp3_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds0_Pipeline_l_bias_i10_l_j10, i12 %v331, i48 %acc_outp3_V, i48 %acc_outp3_V_1, i48 %acc_outp3_V_2, i48 %acc_outp3_V_3, i48 %acc_outp3_V_4, i48 %acc_outp3_V_5, i48 %acc_outp3_V_6, i48 %acc_outp3_V_7, i48 %acc_outp3_V_8, i48 %acc_outp3_V_9, i48 %acc_outp3_V_10, i48 %acc_outp3_V_11"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds0_Pipeline_l_bias_i10_l_j10, i12 %v331, i48 %acc_outp3_V, i48 %acc_outp3_V_1, i48 %acc_outp3_V_2, i48 %acc_outp3_V_3, i48 %acc_outp3_V_4, i48 %acc_outp3_V_5, i48 %acc_outp3_V_6, i48 %acc_outp3_V_7, i48 %acc_outp3_V_8, i48 %acc_outp3_V_9, i48 %acc_outp3_V_10, i48 %acc_outp3_V_11"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln265 = call void @gemm_systolic_array_ds0, i8 %v129_0, i8 %v129_1, i8 %v129_2, i8 %v129_3, i8 %v129_4, i8 %v129_5, i8 %v129_6, i8 %v129_7, i8 %v129_8, i8 %v129_9, i8 %v129_10, i8 %v129_11, i8 %v330_0, i8 %v330_1, i8 %v330_2, i8 %v330_3, i8 %v330_4, i8 %v330_5, i8 %v330_6, i8 %v330_7, i8 %v330_8, i8 %v330_9, i8 %v330_10, i8 %v330_11, i48 %acc_outp3_V, i48 %acc_outp3_V_1, i48 %acc_outp3_V_2, i48 %acc_outp3_V_3, i48 %acc_outp3_V_4, i48 %acc_outp3_V_5, i48 %acc_outp3_V_6, i48 %acc_outp3_V_7, i48 %acc_outp3_V_8, i48 %acc_outp3_V_9, i48 %acc_outp3_V_10, i48 %acc_outp3_V_11" [bert_layer.cpp:265]   --->   Operation 21 'call' 'call_ln265' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln265 = call void @gemm_systolic_array_ds0, i8 %v129_0, i8 %v129_1, i8 %v129_2, i8 %v129_3, i8 %v129_4, i8 %v129_5, i8 %v129_6, i8 %v129_7, i8 %v129_8, i8 %v129_9, i8 %v129_10, i8 %v129_11, i8 %v330_0, i8 %v330_1, i8 %v330_2, i8 %v330_3, i8 %v330_4, i8 %v330_5, i8 %v330_6, i8 %v330_7, i8 %v330_8, i8 %v330_9, i8 %v330_10, i8 %v330_11, i48 %acc_outp3_V, i48 %acc_outp3_V_1, i48 %acc_outp3_V_2, i48 %acc_outp3_V_3, i48 %acc_outp3_V_4, i48 %acc_outp3_V_5, i48 %acc_outp3_V_6, i48 %acc_outp3_V_7, i48 %acc_outp3_V_8, i48 %acc_outp3_V_9, i48 %acc_outp3_V_10, i48 %acc_outp3_V_11" [bert_layer.cpp:265]   --->   Operation 22 'call' 'call_ln265' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds0_Pipeline_l_scale_outp_i12_l_j12, i32 %v347, i32 %v133_11, i32 %v133_10, i32 %v133_9, i32 %v133_8, i32 %v133_7, i32 %v133_6, i32 %v133_5, i32 %v133_4, i32 %v133_3, i32 %v133_2, i32 %v133_1, i32 %v133_0, i48 %acc_outp3_V, i48 %acc_outp3_V_1, i48 %acc_outp3_V_2, i48 %acc_outp3_V_3, i48 %acc_outp3_V_4, i48 %acc_outp3_V_5, i48 %acc_outp3_V_6, i48 %acc_outp3_V_7, i48 %acc_outp3_V_8, i48 %acc_outp3_V_9, i48 %acc_outp3_V_10, i48 %acc_outp3_V_11"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v347, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %v331, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_11, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_10, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_9, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_8, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_7, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_6, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_5, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_4, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_3, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_2, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_1, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v330_0, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds0_Pipeline_l_scale_outp_i12_l_j12, i32 %v347, i32 %v133_11, i32 %v133_10, i32 %v133_9, i32 %v133_8, i32 %v133_7, i32 %v133_6, i32 %v133_5, i32 %v133_4, i32 %v133_3, i32 %v133_2, i32 %v133_1, i32 %v133_0, i48 %acc_outp3_V, i48 %acc_outp3_V_1, i48 %acc_outp3_V_2, i48 %acc_outp3_V_3, i48 %acc_outp3_V_4, i48 %acc_outp3_V_5, i48 %acc_outp3_V_6, i48 %acc_outp3_V_7, i48 %acc_outp3_V_8, i48 %acc_outp3_V_9, i48 %acc_outp3_V_10, i48 %acc_outp3_V_11"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln281 = ret" [bert_layer.cpp:281]   --->   Operation 39 'ret' 'ret_ln281' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
