m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/london/intelFPGA/Cyclone_IV/blink_led_clk/simulation/modelsim
vblink_led_clk
Z1 !s110 1639013159
!i10b 1
!s100 fL]54j6OfAA7eo;?:8Lma0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IlhSFU7PGgBUCOba1MnOg@0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1639012742
Z5 8/home/london/intelFPGA/Cyclone_IV/blink_led_clk/simulation/modelsim/blink_led_clk.vo
Z6 F/home/london/intelFPGA/Cyclone_IV/blink_led_clk/simulation/modelsim/blink_led_clk.vo
!i122 4
L0 32 1484
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1639013159.000000
!s107 /home/london/intelFPGA/Cyclone_IV/blink_led_clk/simulation/modelsim/blink_led_clk.vo|
Z9 !s90 -reportprogress|300|-work|work|/home/london/intelFPGA/Cyclone_IV/blink_led_clk/simulation/modelsim/blink_led_clk.vo|
!i113 1
Z10 o-work work
Z11 tCvgOpt 0
vhard_block
R1
!i10b 1
!s100 @^38GIXN?M9>Y^^DcCdk:2
R2
I3Q>abKDC1Oim6=c2XPf6=0
R3
R0
R4
R5
R6
!i122 4
L0 1517 34
R7
r1
!s85 0
31
R8
Z12 !s107 /home/london/intelFPGA/Cyclone_IV/blink_led_clk/simulation/modelsim/blink_led_clk.vo|
R9
!i113 1
R10
R11
