
GPIO.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002f7e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000010a  00800060  00002f7e  00003012  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000d  0080016a  0080016a  0000311c  2**0
                  ALLOC
  3 .stab         00003318  00000000  00000000  0000311c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001984  00000000  00000000  00006434  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00007db8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000195  00000000  00000000  00007ef8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001b12  00000000  00000000  0000808d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000ead  00000000  00000000  00009b9f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000e5d  00000000  00000000  0000aa4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000b8ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002ae  00000000  00000000  0000ba0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000896  00000000  00000000  0000bcba  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000c550  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 66 0b 	jmp	0x16cc	; 0x16cc <__vector_1>
       8:	0c 94 77 0b 	jmp	0x16ee	; 0x16ee <__vector_2>
       c:	0c 94 88 0b 	jmp	0x1710	; 0x1710 <__vector_3>
      10:	0c 94 e9 0d 	jmp	0x1bd2	; 0x1bd2 <__vector_4>
      14:	0c 94 d5 0e 	jmp	0x1daa	; 0x1daa <__vector_5>
      18:	0c 94 ce 0c 	jmp	0x199c	; 0x199c <__vector_6>
      1c:	0c 94 df 0c 	jmp	0x19be	; 0x19be <__vector_7>
      20:	0c 94 c7 0d 	jmp	0x1b8e	; 0x1b8e <__vector_8>
      24:	0c 94 d8 0d 	jmp	0x1bb0	; 0x1bb0 <__vector_9>
      28:	0c 94 d5 0b 	jmp	0x17aa	; 0x17aa <__vector_10>
      2c:	0c 94 bd 0c 	jmp	0x197a	; 0x197a <__vector_11>
      30:	0c 94 e6 0e 	jmp	0x1dcc	; 0x1dcc <__vector_12>
      34:	0c 94 f7 0e 	jmp	0x1dee	; 0x1dee <__vector_13>
      38:	0c 94 08 0f 	jmp	0x1e10	; 0x1e10 <__vector_14>
      3c:	0c 94 19 0f 	jmp	0x1e32	; 0x1e32 <__vector_15>
      40:	0c 94 2a 0f 	jmp	0x1e54	; 0x1e54 <__vector_16>
      44:	0c 94 3b 0f 	jmp	0x1e76	; 0x1e76 <__vector_17>
      48:	0c 94 4c 0f 	jmp	0x1e98	; 0x1e98 <__vector_18>
      4c:	0c 94 5d 0f 	jmp	0x1eba	; 0x1eba <__vector_19>
      50:	0c 94 6e 0f 	jmp	0x1edc	; 0x1edc <__vector_20>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee e7       	ldi	r30, 0x7E	; 126
      68:	ff e2       	ldi	r31, 0x2F	; 47
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 36       	cpi	r26, 0x6A	; 106
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	aa e6       	ldi	r26, 0x6A	; 106
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a7 37       	cpi	r26, 0x77	; 119
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 f0 05 	call	0xbe0	; 0xbe0 <main>
      8a:	0c 94 bd 17 	jmp	0x2f7a	; 0x2f7a <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 19 03 	call	0x632	; 0x632 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a7 03 	call	0x74e	; 0x74e <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a7 03 	call	0x74e	; 0x74e <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 86 17 	jmp	0x2f0c	; 0x2f0c <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 a2 17 	jmp	0x2f44	; 0x2f44 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 92 17 	jmp	0x2f24	; 0x2f24 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 1f 05 	call	0xa3e	; 0xa3e <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 1f 05 	call	0xa3e	; 0xa3e <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 4a 04 	call	0x894	; 0x894 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 ae 17 	jmp	0x2f5c	; 0x2f5c <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 92 17 	jmp	0x2f24	; 0x2f24 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 1f 05 	call	0xa3e	; 0xa3e <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 1f 05 	call	0xa3e	; 0xa3e <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 4a 04 	call	0x894	; 0x894 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 ae 17 	jmp	0x2f5c	; 0x2f5c <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 86 17 	jmp	0x2f0c	; 0x2f0c <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 1f 05 	call	0xa3e	; 0xa3e <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 1f 05 	call	0xa3e	; 0xa3e <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 4a 04 	call	0x894	; 0x894 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 a2 17 	jmp	0x2f44	; 0x2f44 <__epilogue_restores__>

00000632 <__gesf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 92 17 	jmp	0x2f24	; 0x2f24 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 1f 05 	call	0xa3e	; 0xa3e <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 1f 05 	call	0xa3e	; 0xa3e <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gesf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gesf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 97 05 	call	0xb2e	; 0xb2e <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gesf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 ae 17 	jmp	0x2f5c	; 0x2f5c <__epilogue_restores__+0x18>

00000692 <__floatsisf>:
     692:	a8 e0       	ldi	r26, 0x08	; 8
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 8f 17 	jmp	0x2f1e	; 0x2f1e <__prologue_saves__+0x12>
     69e:	9b 01       	movw	r18, r22
     6a0:	ac 01       	movw	r20, r24
     6a2:	83 e0       	ldi	r24, 0x03	; 3
     6a4:	89 83       	std	Y+1, r24	; 0x01
     6a6:	da 01       	movw	r26, r20
     6a8:	c9 01       	movw	r24, r18
     6aa:	88 27       	eor	r24, r24
     6ac:	b7 fd       	sbrc	r27, 7
     6ae:	83 95       	inc	r24
     6b0:	99 27       	eor	r25, r25
     6b2:	aa 27       	eor	r26, r26
     6b4:	bb 27       	eor	r27, r27
     6b6:	b8 2e       	mov	r11, r24
     6b8:	21 15       	cp	r18, r1
     6ba:	31 05       	cpc	r19, r1
     6bc:	41 05       	cpc	r20, r1
     6be:	51 05       	cpc	r21, r1
     6c0:	19 f4       	brne	.+6      	; 0x6c8 <__floatsisf+0x36>
     6c2:	82 e0       	ldi	r24, 0x02	; 2
     6c4:	89 83       	std	Y+1, r24	; 0x01
     6c6:	3a c0       	rjmp	.+116    	; 0x73c <__floatsisf+0xaa>
     6c8:	88 23       	and	r24, r24
     6ca:	a9 f0       	breq	.+42     	; 0x6f6 <__floatsisf+0x64>
     6cc:	20 30       	cpi	r18, 0x00	; 0
     6ce:	80 e0       	ldi	r24, 0x00	; 0
     6d0:	38 07       	cpc	r19, r24
     6d2:	80 e0       	ldi	r24, 0x00	; 0
     6d4:	48 07       	cpc	r20, r24
     6d6:	80 e8       	ldi	r24, 0x80	; 128
     6d8:	58 07       	cpc	r21, r24
     6da:	29 f4       	brne	.+10     	; 0x6e6 <__floatsisf+0x54>
     6dc:	60 e0       	ldi	r22, 0x00	; 0
     6de:	70 e0       	ldi	r23, 0x00	; 0
     6e0:	80 e0       	ldi	r24, 0x00	; 0
     6e2:	9f ec       	ldi	r25, 0xCF	; 207
     6e4:	30 c0       	rjmp	.+96     	; 0x746 <__floatsisf+0xb4>
     6e6:	ee 24       	eor	r14, r14
     6e8:	ff 24       	eor	r15, r15
     6ea:	87 01       	movw	r16, r14
     6ec:	e2 1a       	sub	r14, r18
     6ee:	f3 0a       	sbc	r15, r19
     6f0:	04 0b       	sbc	r16, r20
     6f2:	15 0b       	sbc	r17, r21
     6f4:	02 c0       	rjmp	.+4      	; 0x6fa <__floatsisf+0x68>
     6f6:	79 01       	movw	r14, r18
     6f8:	8a 01       	movw	r16, r20
     6fa:	8e e1       	ldi	r24, 0x1E	; 30
     6fc:	c8 2e       	mov	r12, r24
     6fe:	d1 2c       	mov	r13, r1
     700:	dc 82       	std	Y+4, r13	; 0x04
     702:	cb 82       	std	Y+3, r12	; 0x03
     704:	ed 82       	std	Y+5, r14	; 0x05
     706:	fe 82       	std	Y+6, r15	; 0x06
     708:	0f 83       	std	Y+7, r16	; 0x07
     70a:	18 87       	std	Y+8, r17	; 0x08
     70c:	c8 01       	movw	r24, r16
     70e:	b7 01       	movw	r22, r14
     710:	0e 94 fb 03 	call	0x7f6	; 0x7f6 <__clzsi2>
     714:	01 97       	sbiw	r24, 0x01	; 1
     716:	18 16       	cp	r1, r24
     718:	19 06       	cpc	r1, r25
     71a:	84 f4       	brge	.+32     	; 0x73c <__floatsisf+0xaa>
     71c:	08 2e       	mov	r0, r24
     71e:	04 c0       	rjmp	.+8      	; 0x728 <__floatsisf+0x96>
     720:	ee 0c       	add	r14, r14
     722:	ff 1c       	adc	r15, r15
     724:	00 1f       	adc	r16, r16
     726:	11 1f       	adc	r17, r17
     728:	0a 94       	dec	r0
     72a:	d2 f7       	brpl	.-12     	; 0x720 <__floatsisf+0x8e>
     72c:	ed 82       	std	Y+5, r14	; 0x05
     72e:	fe 82       	std	Y+6, r15	; 0x06
     730:	0f 83       	std	Y+7, r16	; 0x07
     732:	18 87       	std	Y+8, r17	; 0x08
     734:	c8 1a       	sub	r12, r24
     736:	d9 0a       	sbc	r13, r25
     738:	dc 82       	std	Y+4, r13	; 0x04
     73a:	cb 82       	std	Y+3, r12	; 0x03
     73c:	ba 82       	std	Y+2, r11	; 0x02
     73e:	ce 01       	movw	r24, r28
     740:	01 96       	adiw	r24, 0x01	; 1
     742:	0e 94 4a 04 	call	0x894	; 0x894 <__pack_f>
     746:	28 96       	adiw	r28, 0x08	; 8
     748:	e9 e0       	ldi	r30, 0x09	; 9
     74a:	0c 94 ab 17 	jmp	0x2f56	; 0x2f56 <__epilogue_restores__+0x12>

0000074e <__fixsfsi>:
     74e:	ac e0       	ldi	r26, 0x0C	; 12
     750:	b0 e0       	ldi	r27, 0x00	; 0
     752:	ed ea       	ldi	r30, 0xAD	; 173
     754:	f3 e0       	ldi	r31, 0x03	; 3
     756:	0c 94 96 17 	jmp	0x2f2c	; 0x2f2c <__prologue_saves__+0x20>
     75a:	69 83       	std	Y+1, r22	; 0x01
     75c:	7a 83       	std	Y+2, r23	; 0x02
     75e:	8b 83       	std	Y+3, r24	; 0x03
     760:	9c 83       	std	Y+4, r25	; 0x04
     762:	ce 01       	movw	r24, r28
     764:	01 96       	adiw	r24, 0x01	; 1
     766:	be 01       	movw	r22, r28
     768:	6b 5f       	subi	r22, 0xFB	; 251
     76a:	7f 4f       	sbci	r23, 0xFF	; 255
     76c:	0e 94 1f 05 	call	0xa3e	; 0xa3e <__unpack_f>
     770:	8d 81       	ldd	r24, Y+5	; 0x05
     772:	82 30       	cpi	r24, 0x02	; 2
     774:	61 f1       	breq	.+88     	; 0x7ce <__fixsfsi+0x80>
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	50 f1       	brcs	.+84     	; 0x7ce <__fixsfsi+0x80>
     77a:	84 30       	cpi	r24, 0x04	; 4
     77c:	21 f4       	brne	.+8      	; 0x786 <__fixsfsi+0x38>
     77e:	8e 81       	ldd	r24, Y+6	; 0x06
     780:	88 23       	and	r24, r24
     782:	51 f1       	breq	.+84     	; 0x7d8 <__fixsfsi+0x8a>
     784:	2e c0       	rjmp	.+92     	; 0x7e2 <__fixsfsi+0x94>
     786:	2f 81       	ldd	r18, Y+7	; 0x07
     788:	38 85       	ldd	r19, Y+8	; 0x08
     78a:	37 fd       	sbrc	r19, 7
     78c:	20 c0       	rjmp	.+64     	; 0x7ce <__fixsfsi+0x80>
     78e:	6e 81       	ldd	r22, Y+6	; 0x06
     790:	2f 31       	cpi	r18, 0x1F	; 31
     792:	31 05       	cpc	r19, r1
     794:	1c f0       	brlt	.+6      	; 0x79c <__fixsfsi+0x4e>
     796:	66 23       	and	r22, r22
     798:	f9 f0       	breq	.+62     	; 0x7d8 <__fixsfsi+0x8a>
     79a:	23 c0       	rjmp	.+70     	; 0x7e2 <__fixsfsi+0x94>
     79c:	8e e1       	ldi	r24, 0x1E	; 30
     79e:	90 e0       	ldi	r25, 0x00	; 0
     7a0:	82 1b       	sub	r24, r18
     7a2:	93 0b       	sbc	r25, r19
     7a4:	29 85       	ldd	r18, Y+9	; 0x09
     7a6:	3a 85       	ldd	r19, Y+10	; 0x0a
     7a8:	4b 85       	ldd	r20, Y+11	; 0x0b
     7aa:	5c 85       	ldd	r21, Y+12	; 0x0c
     7ac:	04 c0       	rjmp	.+8      	; 0x7b6 <__fixsfsi+0x68>
     7ae:	56 95       	lsr	r21
     7b0:	47 95       	ror	r20
     7b2:	37 95       	ror	r19
     7b4:	27 95       	ror	r18
     7b6:	8a 95       	dec	r24
     7b8:	d2 f7       	brpl	.-12     	; 0x7ae <__fixsfsi+0x60>
     7ba:	66 23       	and	r22, r22
     7bc:	b1 f0       	breq	.+44     	; 0x7ea <__fixsfsi+0x9c>
     7be:	50 95       	com	r21
     7c0:	40 95       	com	r20
     7c2:	30 95       	com	r19
     7c4:	21 95       	neg	r18
     7c6:	3f 4f       	sbci	r19, 0xFF	; 255
     7c8:	4f 4f       	sbci	r20, 0xFF	; 255
     7ca:	5f 4f       	sbci	r21, 0xFF	; 255
     7cc:	0e c0       	rjmp	.+28     	; 0x7ea <__fixsfsi+0x9c>
     7ce:	20 e0       	ldi	r18, 0x00	; 0
     7d0:	30 e0       	ldi	r19, 0x00	; 0
     7d2:	40 e0       	ldi	r20, 0x00	; 0
     7d4:	50 e0       	ldi	r21, 0x00	; 0
     7d6:	09 c0       	rjmp	.+18     	; 0x7ea <__fixsfsi+0x9c>
     7d8:	2f ef       	ldi	r18, 0xFF	; 255
     7da:	3f ef       	ldi	r19, 0xFF	; 255
     7dc:	4f ef       	ldi	r20, 0xFF	; 255
     7de:	5f e7       	ldi	r21, 0x7F	; 127
     7e0:	04 c0       	rjmp	.+8      	; 0x7ea <__fixsfsi+0x9c>
     7e2:	20 e0       	ldi	r18, 0x00	; 0
     7e4:	30 e0       	ldi	r19, 0x00	; 0
     7e6:	40 e0       	ldi	r20, 0x00	; 0
     7e8:	50 e8       	ldi	r21, 0x80	; 128
     7ea:	b9 01       	movw	r22, r18
     7ec:	ca 01       	movw	r24, r20
     7ee:	2c 96       	adiw	r28, 0x0c	; 12
     7f0:	e2 e0       	ldi	r30, 0x02	; 2
     7f2:	0c 94 b2 17 	jmp	0x2f64	; 0x2f64 <__epilogue_restores__+0x20>

000007f6 <__clzsi2>:
     7f6:	ef 92       	push	r14
     7f8:	ff 92       	push	r15
     7fa:	0f 93       	push	r16
     7fc:	1f 93       	push	r17
     7fe:	7b 01       	movw	r14, r22
     800:	8c 01       	movw	r16, r24
     802:	80 e0       	ldi	r24, 0x00	; 0
     804:	e8 16       	cp	r14, r24
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	f8 06       	cpc	r15, r24
     80a:	81 e0       	ldi	r24, 0x01	; 1
     80c:	08 07       	cpc	r16, r24
     80e:	80 e0       	ldi	r24, 0x00	; 0
     810:	18 07       	cpc	r17, r24
     812:	88 f4       	brcc	.+34     	; 0x836 <__clzsi2+0x40>
     814:	8f ef       	ldi	r24, 0xFF	; 255
     816:	e8 16       	cp	r14, r24
     818:	f1 04       	cpc	r15, r1
     81a:	01 05       	cpc	r16, r1
     81c:	11 05       	cpc	r17, r1
     81e:	31 f0       	breq	.+12     	; 0x82c <__clzsi2+0x36>
     820:	28 f0       	brcs	.+10     	; 0x82c <__clzsi2+0x36>
     822:	88 e0       	ldi	r24, 0x08	; 8
     824:	90 e0       	ldi	r25, 0x00	; 0
     826:	a0 e0       	ldi	r26, 0x00	; 0
     828:	b0 e0       	ldi	r27, 0x00	; 0
     82a:	17 c0       	rjmp	.+46     	; 0x85a <__clzsi2+0x64>
     82c:	80 e0       	ldi	r24, 0x00	; 0
     82e:	90 e0       	ldi	r25, 0x00	; 0
     830:	a0 e0       	ldi	r26, 0x00	; 0
     832:	b0 e0       	ldi	r27, 0x00	; 0
     834:	12 c0       	rjmp	.+36     	; 0x85a <__clzsi2+0x64>
     836:	80 e0       	ldi	r24, 0x00	; 0
     838:	e8 16       	cp	r14, r24
     83a:	80 e0       	ldi	r24, 0x00	; 0
     83c:	f8 06       	cpc	r15, r24
     83e:	80 e0       	ldi	r24, 0x00	; 0
     840:	08 07       	cpc	r16, r24
     842:	81 e0       	ldi	r24, 0x01	; 1
     844:	18 07       	cpc	r17, r24
     846:	28 f0       	brcs	.+10     	; 0x852 <__clzsi2+0x5c>
     848:	88 e1       	ldi	r24, 0x18	; 24
     84a:	90 e0       	ldi	r25, 0x00	; 0
     84c:	a0 e0       	ldi	r26, 0x00	; 0
     84e:	b0 e0       	ldi	r27, 0x00	; 0
     850:	04 c0       	rjmp	.+8      	; 0x85a <__clzsi2+0x64>
     852:	80 e1       	ldi	r24, 0x10	; 16
     854:	90 e0       	ldi	r25, 0x00	; 0
     856:	a0 e0       	ldi	r26, 0x00	; 0
     858:	b0 e0       	ldi	r27, 0x00	; 0
     85a:	20 e2       	ldi	r18, 0x20	; 32
     85c:	30 e0       	ldi	r19, 0x00	; 0
     85e:	40 e0       	ldi	r20, 0x00	; 0
     860:	50 e0       	ldi	r21, 0x00	; 0
     862:	28 1b       	sub	r18, r24
     864:	39 0b       	sbc	r19, r25
     866:	4a 0b       	sbc	r20, r26
     868:	5b 0b       	sbc	r21, r27
     86a:	04 c0       	rjmp	.+8      	; 0x874 <__stack+0x15>
     86c:	16 95       	lsr	r17
     86e:	07 95       	ror	r16
     870:	f7 94       	ror	r15
     872:	e7 94       	ror	r14
     874:	8a 95       	dec	r24
     876:	d2 f7       	brpl	.-12     	; 0x86c <__stack+0xd>
     878:	f7 01       	movw	r30, r14
     87a:	e8 59       	subi	r30, 0x98	; 152
     87c:	ff 4f       	sbci	r31, 0xFF	; 255
     87e:	80 81       	ld	r24, Z
     880:	28 1b       	sub	r18, r24
     882:	31 09       	sbc	r19, r1
     884:	41 09       	sbc	r20, r1
     886:	51 09       	sbc	r21, r1
     888:	c9 01       	movw	r24, r18
     88a:	1f 91       	pop	r17
     88c:	0f 91       	pop	r16
     88e:	ff 90       	pop	r15
     890:	ef 90       	pop	r14
     892:	08 95       	ret

00000894 <__pack_f>:
     894:	df 92       	push	r13
     896:	ef 92       	push	r14
     898:	ff 92       	push	r15
     89a:	0f 93       	push	r16
     89c:	1f 93       	push	r17
     89e:	fc 01       	movw	r30, r24
     8a0:	e4 80       	ldd	r14, Z+4	; 0x04
     8a2:	f5 80       	ldd	r15, Z+5	; 0x05
     8a4:	06 81       	ldd	r16, Z+6	; 0x06
     8a6:	17 81       	ldd	r17, Z+7	; 0x07
     8a8:	d1 80       	ldd	r13, Z+1	; 0x01
     8aa:	80 81       	ld	r24, Z
     8ac:	82 30       	cpi	r24, 0x02	; 2
     8ae:	48 f4       	brcc	.+18     	; 0x8c2 <__pack_f+0x2e>
     8b0:	80 e0       	ldi	r24, 0x00	; 0
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e1       	ldi	r26, 0x10	; 16
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	e8 2a       	or	r14, r24
     8ba:	f9 2a       	or	r15, r25
     8bc:	0a 2b       	or	r16, r26
     8be:	1b 2b       	or	r17, r27
     8c0:	a5 c0       	rjmp	.+330    	; 0xa0c <__pack_f+0x178>
     8c2:	84 30       	cpi	r24, 0x04	; 4
     8c4:	09 f4       	brne	.+2      	; 0x8c8 <__pack_f+0x34>
     8c6:	9f c0       	rjmp	.+318    	; 0xa06 <__pack_f+0x172>
     8c8:	82 30       	cpi	r24, 0x02	; 2
     8ca:	21 f4       	brne	.+8      	; 0x8d4 <__pack_f+0x40>
     8cc:	ee 24       	eor	r14, r14
     8ce:	ff 24       	eor	r15, r15
     8d0:	87 01       	movw	r16, r14
     8d2:	05 c0       	rjmp	.+10     	; 0x8de <__pack_f+0x4a>
     8d4:	e1 14       	cp	r14, r1
     8d6:	f1 04       	cpc	r15, r1
     8d8:	01 05       	cpc	r16, r1
     8da:	11 05       	cpc	r17, r1
     8dc:	19 f4       	brne	.+6      	; 0x8e4 <__pack_f+0x50>
     8de:	e0 e0       	ldi	r30, 0x00	; 0
     8e0:	f0 e0       	ldi	r31, 0x00	; 0
     8e2:	96 c0       	rjmp	.+300    	; 0xa10 <__pack_f+0x17c>
     8e4:	62 81       	ldd	r22, Z+2	; 0x02
     8e6:	73 81       	ldd	r23, Z+3	; 0x03
     8e8:	9f ef       	ldi	r25, 0xFF	; 255
     8ea:	62 38       	cpi	r22, 0x82	; 130
     8ec:	79 07       	cpc	r23, r25
     8ee:	0c f0       	brlt	.+2      	; 0x8f2 <__pack_f+0x5e>
     8f0:	5b c0       	rjmp	.+182    	; 0x9a8 <__pack_f+0x114>
     8f2:	22 e8       	ldi	r18, 0x82	; 130
     8f4:	3f ef       	ldi	r19, 0xFF	; 255
     8f6:	26 1b       	sub	r18, r22
     8f8:	37 0b       	sbc	r19, r23
     8fa:	2a 31       	cpi	r18, 0x1A	; 26
     8fc:	31 05       	cpc	r19, r1
     8fe:	2c f0       	brlt	.+10     	; 0x90a <__pack_f+0x76>
     900:	20 e0       	ldi	r18, 0x00	; 0
     902:	30 e0       	ldi	r19, 0x00	; 0
     904:	40 e0       	ldi	r20, 0x00	; 0
     906:	50 e0       	ldi	r21, 0x00	; 0
     908:	2a c0       	rjmp	.+84     	; 0x95e <__pack_f+0xca>
     90a:	b8 01       	movw	r22, r16
     90c:	a7 01       	movw	r20, r14
     90e:	02 2e       	mov	r0, r18
     910:	04 c0       	rjmp	.+8      	; 0x91a <__pack_f+0x86>
     912:	76 95       	lsr	r23
     914:	67 95       	ror	r22
     916:	57 95       	ror	r21
     918:	47 95       	ror	r20
     91a:	0a 94       	dec	r0
     91c:	d2 f7       	brpl	.-12     	; 0x912 <__pack_f+0x7e>
     91e:	81 e0       	ldi	r24, 0x01	; 1
     920:	90 e0       	ldi	r25, 0x00	; 0
     922:	a0 e0       	ldi	r26, 0x00	; 0
     924:	b0 e0       	ldi	r27, 0x00	; 0
     926:	04 c0       	rjmp	.+8      	; 0x930 <__pack_f+0x9c>
     928:	88 0f       	add	r24, r24
     92a:	99 1f       	adc	r25, r25
     92c:	aa 1f       	adc	r26, r26
     92e:	bb 1f       	adc	r27, r27
     930:	2a 95       	dec	r18
     932:	d2 f7       	brpl	.-12     	; 0x928 <__pack_f+0x94>
     934:	01 97       	sbiw	r24, 0x01	; 1
     936:	a1 09       	sbc	r26, r1
     938:	b1 09       	sbc	r27, r1
     93a:	8e 21       	and	r24, r14
     93c:	9f 21       	and	r25, r15
     93e:	a0 23       	and	r26, r16
     940:	b1 23       	and	r27, r17
     942:	00 97       	sbiw	r24, 0x00	; 0
     944:	a1 05       	cpc	r26, r1
     946:	b1 05       	cpc	r27, r1
     948:	21 f0       	breq	.+8      	; 0x952 <__pack_f+0xbe>
     94a:	81 e0       	ldi	r24, 0x01	; 1
     94c:	90 e0       	ldi	r25, 0x00	; 0
     94e:	a0 e0       	ldi	r26, 0x00	; 0
     950:	b0 e0       	ldi	r27, 0x00	; 0
     952:	9a 01       	movw	r18, r20
     954:	ab 01       	movw	r20, r22
     956:	28 2b       	or	r18, r24
     958:	39 2b       	or	r19, r25
     95a:	4a 2b       	or	r20, r26
     95c:	5b 2b       	or	r21, r27
     95e:	da 01       	movw	r26, r20
     960:	c9 01       	movw	r24, r18
     962:	8f 77       	andi	r24, 0x7F	; 127
     964:	90 70       	andi	r25, 0x00	; 0
     966:	a0 70       	andi	r26, 0x00	; 0
     968:	b0 70       	andi	r27, 0x00	; 0
     96a:	80 34       	cpi	r24, 0x40	; 64
     96c:	91 05       	cpc	r25, r1
     96e:	a1 05       	cpc	r26, r1
     970:	b1 05       	cpc	r27, r1
     972:	39 f4       	brne	.+14     	; 0x982 <__pack_f+0xee>
     974:	27 ff       	sbrs	r18, 7
     976:	09 c0       	rjmp	.+18     	; 0x98a <__pack_f+0xf6>
     978:	20 5c       	subi	r18, 0xC0	; 192
     97a:	3f 4f       	sbci	r19, 0xFF	; 255
     97c:	4f 4f       	sbci	r20, 0xFF	; 255
     97e:	5f 4f       	sbci	r21, 0xFF	; 255
     980:	04 c0       	rjmp	.+8      	; 0x98a <__pack_f+0xf6>
     982:	21 5c       	subi	r18, 0xC1	; 193
     984:	3f 4f       	sbci	r19, 0xFF	; 255
     986:	4f 4f       	sbci	r20, 0xFF	; 255
     988:	5f 4f       	sbci	r21, 0xFF	; 255
     98a:	e0 e0       	ldi	r30, 0x00	; 0
     98c:	f0 e0       	ldi	r31, 0x00	; 0
     98e:	20 30       	cpi	r18, 0x00	; 0
     990:	a0 e0       	ldi	r26, 0x00	; 0
     992:	3a 07       	cpc	r19, r26
     994:	a0 e0       	ldi	r26, 0x00	; 0
     996:	4a 07       	cpc	r20, r26
     998:	a0 e4       	ldi	r26, 0x40	; 64
     99a:	5a 07       	cpc	r21, r26
     99c:	10 f0       	brcs	.+4      	; 0x9a2 <__pack_f+0x10e>
     99e:	e1 e0       	ldi	r30, 0x01	; 1
     9a0:	f0 e0       	ldi	r31, 0x00	; 0
     9a2:	79 01       	movw	r14, r18
     9a4:	8a 01       	movw	r16, r20
     9a6:	27 c0       	rjmp	.+78     	; 0x9f6 <__pack_f+0x162>
     9a8:	60 38       	cpi	r22, 0x80	; 128
     9aa:	71 05       	cpc	r23, r1
     9ac:	64 f5       	brge	.+88     	; 0xa06 <__pack_f+0x172>
     9ae:	fb 01       	movw	r30, r22
     9b0:	e1 58       	subi	r30, 0x81	; 129
     9b2:	ff 4f       	sbci	r31, 0xFF	; 255
     9b4:	d8 01       	movw	r26, r16
     9b6:	c7 01       	movw	r24, r14
     9b8:	8f 77       	andi	r24, 0x7F	; 127
     9ba:	90 70       	andi	r25, 0x00	; 0
     9bc:	a0 70       	andi	r26, 0x00	; 0
     9be:	b0 70       	andi	r27, 0x00	; 0
     9c0:	80 34       	cpi	r24, 0x40	; 64
     9c2:	91 05       	cpc	r25, r1
     9c4:	a1 05       	cpc	r26, r1
     9c6:	b1 05       	cpc	r27, r1
     9c8:	39 f4       	brne	.+14     	; 0x9d8 <__pack_f+0x144>
     9ca:	e7 fe       	sbrs	r14, 7
     9cc:	0d c0       	rjmp	.+26     	; 0x9e8 <__pack_f+0x154>
     9ce:	80 e4       	ldi	r24, 0x40	; 64
     9d0:	90 e0       	ldi	r25, 0x00	; 0
     9d2:	a0 e0       	ldi	r26, 0x00	; 0
     9d4:	b0 e0       	ldi	r27, 0x00	; 0
     9d6:	04 c0       	rjmp	.+8      	; 0x9e0 <__pack_f+0x14c>
     9d8:	8f e3       	ldi	r24, 0x3F	; 63
     9da:	90 e0       	ldi	r25, 0x00	; 0
     9dc:	a0 e0       	ldi	r26, 0x00	; 0
     9de:	b0 e0       	ldi	r27, 0x00	; 0
     9e0:	e8 0e       	add	r14, r24
     9e2:	f9 1e       	adc	r15, r25
     9e4:	0a 1f       	adc	r16, r26
     9e6:	1b 1f       	adc	r17, r27
     9e8:	17 ff       	sbrs	r17, 7
     9ea:	05 c0       	rjmp	.+10     	; 0x9f6 <__pack_f+0x162>
     9ec:	16 95       	lsr	r17
     9ee:	07 95       	ror	r16
     9f0:	f7 94       	ror	r15
     9f2:	e7 94       	ror	r14
     9f4:	31 96       	adiw	r30, 0x01	; 1
     9f6:	87 e0       	ldi	r24, 0x07	; 7
     9f8:	16 95       	lsr	r17
     9fa:	07 95       	ror	r16
     9fc:	f7 94       	ror	r15
     9fe:	e7 94       	ror	r14
     a00:	8a 95       	dec	r24
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__pack_f+0x164>
     a04:	05 c0       	rjmp	.+10     	; 0xa10 <__pack_f+0x17c>
     a06:	ee 24       	eor	r14, r14
     a08:	ff 24       	eor	r15, r15
     a0a:	87 01       	movw	r16, r14
     a0c:	ef ef       	ldi	r30, 0xFF	; 255
     a0e:	f0 e0       	ldi	r31, 0x00	; 0
     a10:	6e 2f       	mov	r22, r30
     a12:	67 95       	ror	r22
     a14:	66 27       	eor	r22, r22
     a16:	67 95       	ror	r22
     a18:	90 2f       	mov	r25, r16
     a1a:	9f 77       	andi	r25, 0x7F	; 127
     a1c:	d7 94       	ror	r13
     a1e:	dd 24       	eor	r13, r13
     a20:	d7 94       	ror	r13
     a22:	8e 2f       	mov	r24, r30
     a24:	86 95       	lsr	r24
     a26:	49 2f       	mov	r20, r25
     a28:	46 2b       	or	r20, r22
     a2a:	58 2f       	mov	r21, r24
     a2c:	5d 29       	or	r21, r13
     a2e:	b7 01       	movw	r22, r14
     a30:	ca 01       	movw	r24, r20
     a32:	1f 91       	pop	r17
     a34:	0f 91       	pop	r16
     a36:	ff 90       	pop	r15
     a38:	ef 90       	pop	r14
     a3a:	df 90       	pop	r13
     a3c:	08 95       	ret

00000a3e <__unpack_f>:
     a3e:	fc 01       	movw	r30, r24
     a40:	db 01       	movw	r26, r22
     a42:	40 81       	ld	r20, Z
     a44:	51 81       	ldd	r21, Z+1	; 0x01
     a46:	22 81       	ldd	r18, Z+2	; 0x02
     a48:	62 2f       	mov	r22, r18
     a4a:	6f 77       	andi	r22, 0x7F	; 127
     a4c:	70 e0       	ldi	r23, 0x00	; 0
     a4e:	22 1f       	adc	r18, r18
     a50:	22 27       	eor	r18, r18
     a52:	22 1f       	adc	r18, r18
     a54:	93 81       	ldd	r25, Z+3	; 0x03
     a56:	89 2f       	mov	r24, r25
     a58:	88 0f       	add	r24, r24
     a5a:	82 2b       	or	r24, r18
     a5c:	28 2f       	mov	r18, r24
     a5e:	30 e0       	ldi	r19, 0x00	; 0
     a60:	99 1f       	adc	r25, r25
     a62:	99 27       	eor	r25, r25
     a64:	99 1f       	adc	r25, r25
     a66:	11 96       	adiw	r26, 0x01	; 1
     a68:	9c 93       	st	X, r25
     a6a:	11 97       	sbiw	r26, 0x01	; 1
     a6c:	21 15       	cp	r18, r1
     a6e:	31 05       	cpc	r19, r1
     a70:	a9 f5       	brne	.+106    	; 0xadc <__unpack_f+0x9e>
     a72:	41 15       	cp	r20, r1
     a74:	51 05       	cpc	r21, r1
     a76:	61 05       	cpc	r22, r1
     a78:	71 05       	cpc	r23, r1
     a7a:	11 f4       	brne	.+4      	; 0xa80 <__unpack_f+0x42>
     a7c:	82 e0       	ldi	r24, 0x02	; 2
     a7e:	37 c0       	rjmp	.+110    	; 0xaee <__unpack_f+0xb0>
     a80:	82 e8       	ldi	r24, 0x82	; 130
     a82:	9f ef       	ldi	r25, 0xFF	; 255
     a84:	13 96       	adiw	r26, 0x03	; 3
     a86:	9c 93       	st	X, r25
     a88:	8e 93       	st	-X, r24
     a8a:	12 97       	sbiw	r26, 0x02	; 2
     a8c:	9a 01       	movw	r18, r20
     a8e:	ab 01       	movw	r20, r22
     a90:	67 e0       	ldi	r22, 0x07	; 7
     a92:	22 0f       	add	r18, r18
     a94:	33 1f       	adc	r19, r19
     a96:	44 1f       	adc	r20, r20
     a98:	55 1f       	adc	r21, r21
     a9a:	6a 95       	dec	r22
     a9c:	d1 f7       	brne	.-12     	; 0xa92 <__unpack_f+0x54>
     a9e:	83 e0       	ldi	r24, 0x03	; 3
     aa0:	8c 93       	st	X, r24
     aa2:	0d c0       	rjmp	.+26     	; 0xabe <__unpack_f+0x80>
     aa4:	22 0f       	add	r18, r18
     aa6:	33 1f       	adc	r19, r19
     aa8:	44 1f       	adc	r20, r20
     aaa:	55 1f       	adc	r21, r21
     aac:	12 96       	adiw	r26, 0x02	; 2
     aae:	8d 91       	ld	r24, X+
     ab0:	9c 91       	ld	r25, X
     ab2:	13 97       	sbiw	r26, 0x03	; 3
     ab4:	01 97       	sbiw	r24, 0x01	; 1
     ab6:	13 96       	adiw	r26, 0x03	; 3
     ab8:	9c 93       	st	X, r25
     aba:	8e 93       	st	-X, r24
     abc:	12 97       	sbiw	r26, 0x02	; 2
     abe:	20 30       	cpi	r18, 0x00	; 0
     ac0:	80 e0       	ldi	r24, 0x00	; 0
     ac2:	38 07       	cpc	r19, r24
     ac4:	80 e0       	ldi	r24, 0x00	; 0
     ac6:	48 07       	cpc	r20, r24
     ac8:	80 e4       	ldi	r24, 0x40	; 64
     aca:	58 07       	cpc	r21, r24
     acc:	58 f3       	brcs	.-42     	; 0xaa4 <__unpack_f+0x66>
     ace:	14 96       	adiw	r26, 0x04	; 4
     ad0:	2d 93       	st	X+, r18
     ad2:	3d 93       	st	X+, r19
     ad4:	4d 93       	st	X+, r20
     ad6:	5c 93       	st	X, r21
     ad8:	17 97       	sbiw	r26, 0x07	; 7
     ada:	08 95       	ret
     adc:	2f 3f       	cpi	r18, 0xFF	; 255
     ade:	31 05       	cpc	r19, r1
     ae0:	79 f4       	brne	.+30     	; 0xb00 <__unpack_f+0xc2>
     ae2:	41 15       	cp	r20, r1
     ae4:	51 05       	cpc	r21, r1
     ae6:	61 05       	cpc	r22, r1
     ae8:	71 05       	cpc	r23, r1
     aea:	19 f4       	brne	.+6      	; 0xaf2 <__unpack_f+0xb4>
     aec:	84 e0       	ldi	r24, 0x04	; 4
     aee:	8c 93       	st	X, r24
     af0:	08 95       	ret
     af2:	64 ff       	sbrs	r22, 4
     af4:	03 c0       	rjmp	.+6      	; 0xafc <__unpack_f+0xbe>
     af6:	81 e0       	ldi	r24, 0x01	; 1
     af8:	8c 93       	st	X, r24
     afa:	12 c0       	rjmp	.+36     	; 0xb20 <__unpack_f+0xe2>
     afc:	1c 92       	st	X, r1
     afe:	10 c0       	rjmp	.+32     	; 0xb20 <__unpack_f+0xe2>
     b00:	2f 57       	subi	r18, 0x7F	; 127
     b02:	30 40       	sbci	r19, 0x00	; 0
     b04:	13 96       	adiw	r26, 0x03	; 3
     b06:	3c 93       	st	X, r19
     b08:	2e 93       	st	-X, r18
     b0a:	12 97       	sbiw	r26, 0x02	; 2
     b0c:	83 e0       	ldi	r24, 0x03	; 3
     b0e:	8c 93       	st	X, r24
     b10:	87 e0       	ldi	r24, 0x07	; 7
     b12:	44 0f       	add	r20, r20
     b14:	55 1f       	adc	r21, r21
     b16:	66 1f       	adc	r22, r22
     b18:	77 1f       	adc	r23, r23
     b1a:	8a 95       	dec	r24
     b1c:	d1 f7       	brne	.-12     	; 0xb12 <__unpack_f+0xd4>
     b1e:	70 64       	ori	r23, 0x40	; 64
     b20:	14 96       	adiw	r26, 0x04	; 4
     b22:	4d 93       	st	X+, r20
     b24:	5d 93       	st	X+, r21
     b26:	6d 93       	st	X+, r22
     b28:	7c 93       	st	X, r23
     b2a:	17 97       	sbiw	r26, 0x07	; 7
     b2c:	08 95       	ret

00000b2e <__fpcmp_parts_f>:
     b2e:	1f 93       	push	r17
     b30:	dc 01       	movw	r26, r24
     b32:	fb 01       	movw	r30, r22
     b34:	9c 91       	ld	r25, X
     b36:	92 30       	cpi	r25, 0x02	; 2
     b38:	08 f4       	brcc	.+2      	; 0xb3c <__fpcmp_parts_f+0xe>
     b3a:	47 c0       	rjmp	.+142    	; 0xbca <__fpcmp_parts_f+0x9c>
     b3c:	80 81       	ld	r24, Z
     b3e:	82 30       	cpi	r24, 0x02	; 2
     b40:	08 f4       	brcc	.+2      	; 0xb44 <__fpcmp_parts_f+0x16>
     b42:	43 c0       	rjmp	.+134    	; 0xbca <__fpcmp_parts_f+0x9c>
     b44:	94 30       	cpi	r25, 0x04	; 4
     b46:	51 f4       	brne	.+20     	; 0xb5c <__fpcmp_parts_f+0x2e>
     b48:	11 96       	adiw	r26, 0x01	; 1
     b4a:	1c 91       	ld	r17, X
     b4c:	84 30       	cpi	r24, 0x04	; 4
     b4e:	99 f5       	brne	.+102    	; 0xbb6 <__fpcmp_parts_f+0x88>
     b50:	81 81       	ldd	r24, Z+1	; 0x01
     b52:	68 2f       	mov	r22, r24
     b54:	70 e0       	ldi	r23, 0x00	; 0
     b56:	61 1b       	sub	r22, r17
     b58:	71 09       	sbc	r23, r1
     b5a:	3f c0       	rjmp	.+126    	; 0xbda <__fpcmp_parts_f+0xac>
     b5c:	84 30       	cpi	r24, 0x04	; 4
     b5e:	21 f0       	breq	.+8      	; 0xb68 <__fpcmp_parts_f+0x3a>
     b60:	92 30       	cpi	r25, 0x02	; 2
     b62:	31 f4       	brne	.+12     	; 0xb70 <__fpcmp_parts_f+0x42>
     b64:	82 30       	cpi	r24, 0x02	; 2
     b66:	b9 f1       	breq	.+110    	; 0xbd6 <__fpcmp_parts_f+0xa8>
     b68:	81 81       	ldd	r24, Z+1	; 0x01
     b6a:	88 23       	and	r24, r24
     b6c:	89 f1       	breq	.+98     	; 0xbd0 <__fpcmp_parts_f+0xa2>
     b6e:	2d c0       	rjmp	.+90     	; 0xbca <__fpcmp_parts_f+0x9c>
     b70:	11 96       	adiw	r26, 0x01	; 1
     b72:	1c 91       	ld	r17, X
     b74:	11 97       	sbiw	r26, 0x01	; 1
     b76:	82 30       	cpi	r24, 0x02	; 2
     b78:	f1 f0       	breq	.+60     	; 0xbb6 <__fpcmp_parts_f+0x88>
     b7a:	81 81       	ldd	r24, Z+1	; 0x01
     b7c:	18 17       	cp	r17, r24
     b7e:	d9 f4       	brne	.+54     	; 0xbb6 <__fpcmp_parts_f+0x88>
     b80:	12 96       	adiw	r26, 0x02	; 2
     b82:	2d 91       	ld	r18, X+
     b84:	3c 91       	ld	r19, X
     b86:	13 97       	sbiw	r26, 0x03	; 3
     b88:	82 81       	ldd	r24, Z+2	; 0x02
     b8a:	93 81       	ldd	r25, Z+3	; 0x03
     b8c:	82 17       	cp	r24, r18
     b8e:	93 07       	cpc	r25, r19
     b90:	94 f0       	brlt	.+36     	; 0xbb6 <__fpcmp_parts_f+0x88>
     b92:	28 17       	cp	r18, r24
     b94:	39 07       	cpc	r19, r25
     b96:	bc f0       	brlt	.+46     	; 0xbc6 <__fpcmp_parts_f+0x98>
     b98:	14 96       	adiw	r26, 0x04	; 4
     b9a:	8d 91       	ld	r24, X+
     b9c:	9d 91       	ld	r25, X+
     b9e:	0d 90       	ld	r0, X+
     ba0:	bc 91       	ld	r27, X
     ba2:	a0 2d       	mov	r26, r0
     ba4:	24 81       	ldd	r18, Z+4	; 0x04
     ba6:	35 81       	ldd	r19, Z+5	; 0x05
     ba8:	46 81       	ldd	r20, Z+6	; 0x06
     baa:	57 81       	ldd	r21, Z+7	; 0x07
     bac:	28 17       	cp	r18, r24
     bae:	39 07       	cpc	r19, r25
     bb0:	4a 07       	cpc	r20, r26
     bb2:	5b 07       	cpc	r21, r27
     bb4:	18 f4       	brcc	.+6      	; 0xbbc <__fpcmp_parts_f+0x8e>
     bb6:	11 23       	and	r17, r17
     bb8:	41 f0       	breq	.+16     	; 0xbca <__fpcmp_parts_f+0x9c>
     bba:	0a c0       	rjmp	.+20     	; 0xbd0 <__fpcmp_parts_f+0xa2>
     bbc:	82 17       	cp	r24, r18
     bbe:	93 07       	cpc	r25, r19
     bc0:	a4 07       	cpc	r26, r20
     bc2:	b5 07       	cpc	r27, r21
     bc4:	40 f4       	brcc	.+16     	; 0xbd6 <__fpcmp_parts_f+0xa8>
     bc6:	11 23       	and	r17, r17
     bc8:	19 f0       	breq	.+6      	; 0xbd0 <__fpcmp_parts_f+0xa2>
     bca:	61 e0       	ldi	r22, 0x01	; 1
     bcc:	70 e0       	ldi	r23, 0x00	; 0
     bce:	05 c0       	rjmp	.+10     	; 0xbda <__fpcmp_parts_f+0xac>
     bd0:	6f ef       	ldi	r22, 0xFF	; 255
     bd2:	7f ef       	ldi	r23, 0xFF	; 255
     bd4:	02 c0       	rjmp	.+4      	; 0xbda <__fpcmp_parts_f+0xac>
     bd6:	60 e0       	ldi	r22, 0x00	; 0
     bd8:	70 e0       	ldi	r23, 0x00	; 0
     bda:	cb 01       	movw	r24, r22
     bdc:	1f 91       	pop	r17
     bde:	08 95       	ret

00000be0 <main>:

/* ICU 4 leds application */


int main(void)
{
     be0:	df 93       	push	r29
     be2:	cf 93       	push	r28
     be4:	0f 92       	push	r0
     be6:	cd b7       	in	r28, 0x3d	; 61
     be8:	de b7       	in	r29, 0x3e	; 62
	/* A variable to store the distance between the ultrasonic sensor and the obstacle */
	uint8_t u8_swIcuDistance = 0;
     bea:	19 82       	std	Y+1, r1	; 0x01
	
	/* Initialize the four leds to represent the current distance between the sensor and the obstacle */
	Led_Init(LED_0);
     bec:	80 e0       	ldi	r24, 0x00	; 0
     bee:	0e 94 7f 0f 	call	0x1efe	; 0x1efe <Led_Init>
	Led_Init(LED_1);
     bf2:	81 e0       	ldi	r24, 0x01	; 1
     bf4:	0e 94 7f 0f 	call	0x1efe	; 0x1efe <Led_Init>
	Led_Init(LED_2);
     bf8:	82 e0       	ldi	r24, 0x02	; 2
     bfa:	0e 94 7f 0f 	call	0x1efe	; 0x1efe <Led_Init>
	Led_Init(LED_3);
     bfe:	83 e0       	ldi	r24, 0x03	; 3
     c00:	0e 94 7f 0f 	call	0x1efe	; 0x1efe <Led_Init>
	
	/* Initialize the Software ICU module */
	SwICU_Init(SwICU_EdgeRising);
     c04:	80 e4       	ldi	r24, 0x40	; 64
     c06:	0e 94 60 07 	call	0xec0	; 0xec0 <SwICU_Init>
	
	while(1)
	{
		/* A software delay of 200 milliseconds to avoid leds flickering */
		softwareDelayMs(200);
     c0a:	68 ec       	ldi	r22, 0xC8	; 200
     c0c:	70 e0       	ldi	r23, 0x00	; 0
     c0e:	80 e0       	ldi	r24, 0x00	; 0
     c10:	90 e0       	ldi	r25, 0x00	; 0
     c12:	0e 94 f5 11 	call	0x23ea	; 0x23ea <softwareDelayMs>
		
		/* When the previous operation is done */
		if(gu8_swIcuFlag)
     c16:	80 91 6d 01 	lds	r24, 0x016D
     c1a:	88 23       	and	r24, r24
     c1c:	79 f1       	breq	.+94     	; 0xc7c <main+0x9c>
		{
			/* An equation to calculate the distance */
			u8_swIcuDistance = gu8_swIcuRead * 0.544;
     c1e:	80 91 6c 01 	lds	r24, 0x016C
     c22:	88 2f       	mov	r24, r24
     c24:	90 e0       	ldi	r25, 0x00	; 0
     c26:	aa 27       	eor	r26, r26
     c28:	97 fd       	sbrc	r25, 7
     c2a:	a0 95       	com	r26
     c2c:	ba 2f       	mov	r27, r26
     c2e:	bc 01       	movw	r22, r24
     c30:	cd 01       	movw	r24, r26
     c32:	0e 94 49 03 	call	0x692	; 0x692 <__floatsisf>
     c36:	dc 01       	movw	r26, r24
     c38:	cb 01       	movw	r24, r22
     c3a:	bc 01       	movw	r22, r24
     c3c:	cd 01       	movw	r24, r26
     c3e:	26 e9       	ldi	r18, 0x96	; 150
     c40:	33 e4       	ldi	r19, 0x43	; 67
     c42:	4b e0       	ldi	r20, 0x0B	; 11
     c44:	5f e3       	ldi	r21, 0x3F	; 63
     c46:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     c4a:	dc 01       	movw	r26, r24
     c4c:	cb 01       	movw	r24, r22
     c4e:	bc 01       	movw	r22, r24
     c50:	cd 01       	movw	r24, r26
     c52:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     c56:	dc 01       	movw	r26, r24
     c58:	cb 01       	movw	r24, r22
     c5a:	89 83       	std	Y+1, r24	; 0x01
			
			/* Send the trigger signal each time the previous wave is read */
			WAVE_SEND();
     c5c:	83 e0       	ldi	r24, 0x03	; 3
     c5e:	61 e0       	ldi	r22, 0x01	; 1
     c60:	4f ef       	ldi	r20, 0xFF	; 255
     c62:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
     c66:	81 e0       	ldi	r24, 0x01	; 1
     c68:	90 e0       	ldi	r25, 0x00	; 0
     c6a:	0e 94 2d 16 	call	0x2c5a	; 0x2c5a <timer2DelayMs>
     c6e:	83 e0       	ldi	r24, 0x03	; 3
     c70:	61 e0       	ldi	r22, 0x01	; 1
     c72:	40 e0       	ldi	r20, 0x00	; 0
     c74:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
			
			/* clear the flag when the trigger signal is sent */
			gu8_swIcuFlag = 0;
     c78:	10 92 6d 01 	sts	0x016D, r1
		}
		
		/* Displays the distance on the leds as binary */
		PORTB_DATA = (PORTB_DATA & 0x0F) | (u8_swIcuDistance << 4);
     c7c:	a8 e3       	ldi	r26, 0x38	; 56
     c7e:	b0 e0       	ldi	r27, 0x00	; 0
     c80:	e8 e3       	ldi	r30, 0x38	; 56
     c82:	f0 e0       	ldi	r31, 0x00	; 0
     c84:	80 81       	ld	r24, Z
     c86:	28 2f       	mov	r18, r24
     c88:	2f 70       	andi	r18, 0x0F	; 15
     c8a:	89 81       	ldd	r24, Y+1	; 0x01
     c8c:	88 2f       	mov	r24, r24
     c8e:	90 e0       	ldi	r25, 0x00	; 0
     c90:	82 95       	swap	r24
     c92:	92 95       	swap	r25
     c94:	90 7f       	andi	r25, 0xF0	; 240
     c96:	98 27       	eor	r25, r24
     c98:	80 7f       	andi	r24, 0xF0	; 240
     c9a:	98 27       	eor	r25, r24
     c9c:	82 2b       	or	r24, r18
     c9e:	8c 93       	st	X, r24
     ca0:	b4 cf       	rjmp	.-152    	; 0xc0a <main+0x2a>

00000ca2 <HwPWMInit>:


/*- APIs IMPLEMENTATION ------------------------------------*/

void HwPWMInit(void)
{
     ca2:	df 93       	push	r29
     ca4:	cf 93       	push	r28
     ca6:	cd b7       	in	r28, 0x3d	; 61
     ca8:	de b7       	in	r29, 0x3e	; 62
	/* set OC1A and OC1B pins as output pins */
	gpioPinDirection(GPIOD, (BIT4 | BIT5), OUTPUT);
     caa:	83 e0       	ldi	r24, 0x03	; 3
     cac:	60 e3       	ldi	r22, 0x30	; 48
     cae:	4f ef       	ldi	r20, 0xFF	; 255
     cb0:	0e 94 ce 09 	call	0x139c	; 0x139c <gpioPinDirection>

	/* PWM mode */
	CLEAR_BIT(TCCR1A, FOC1B);
     cb4:	af e4       	ldi	r26, 0x4F	; 79
     cb6:	b0 e0       	ldi	r27, 0x00	; 0
     cb8:	ef e4       	ldi	r30, 0x4F	; 79
     cba:	f0 e0       	ldi	r31, 0x00	; 0
     cbc:	80 81       	ld	r24, Z
     cbe:	8b 7f       	andi	r24, 0xFB	; 251
     cc0:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR1A, FOC1A);
     cc2:	af e4       	ldi	r26, 0x4F	; 79
     cc4:	b0 e0       	ldi	r27, 0x00	; 0
     cc6:	ef e4       	ldi	r30, 0x4F	; 79
     cc8:	f0 e0       	ldi	r31, 0x00	; 0
     cca:	80 81       	ld	r24, Z
     ccc:	87 7f       	andi	r24, 0xF7	; 247
     cce:	8c 93       	st	X, r24

	/* fast PWM mode using OCR1A */
	CLEAR_BIT(TCCR1A, WGM10);
     cd0:	af e4       	ldi	r26, 0x4F	; 79
     cd2:	b0 e0       	ldi	r27, 0x00	; 0
     cd4:	ef e4       	ldi	r30, 0x4F	; 79
     cd6:	f0 e0       	ldi	r31, 0x00	; 0
     cd8:	80 81       	ld	r24, Z
     cda:	8e 7f       	andi	r24, 0xFE	; 254
     cdc:	8c 93       	st	X, r24
	SET_BIT(TCCR1A, WGM11);
     cde:	af e4       	ldi	r26, 0x4F	; 79
     ce0:	b0 e0       	ldi	r27, 0x00	; 0
     ce2:	ef e4       	ldi	r30, 0x4F	; 79
     ce4:	f0 e0       	ldi	r31, 0x00	; 0
     ce6:	80 81       	ld	r24, Z
     ce8:	82 60       	ori	r24, 0x02	; 2
     cea:	8c 93       	st	X, r24
	SET_BIT(TCCR1B, WGM12);
     cec:	ae e4       	ldi	r26, 0x4E	; 78
     cee:	b0 e0       	ldi	r27, 0x00	; 0
     cf0:	ee e4       	ldi	r30, 0x4E	; 78
     cf2:	f0 e0       	ldi	r31, 0x00	; 0
     cf4:	80 81       	ld	r24, Z
     cf6:	88 60       	ori	r24, 0x08	; 8
     cf8:	8c 93       	st	X, r24
	SET_BIT(TCCR1B, WGM13);
     cfa:	ae e4       	ldi	r26, 0x4E	; 78
     cfc:	b0 e0       	ldi	r27, 0x00	; 0
     cfe:	ee e4       	ldi	r30, 0x4E	; 78
     d00:	f0 e0       	ldi	r31, 0x00	; 0
     d02:	80 81       	ld	r24, Z
     d04:	80 61       	ori	r24, 0x10	; 16
     d06:	8c 93       	st	X, r24

	/* use OCR1A and OCR1B */
	CLEAR_BIT(TCCR1A, COM1A0);
     d08:	af e4       	ldi	r26, 0x4F	; 79
     d0a:	b0 e0       	ldi	r27, 0x00	; 0
     d0c:	ef e4       	ldi	r30, 0x4F	; 79
     d0e:	f0 e0       	ldi	r31, 0x00	; 0
     d10:	80 81       	ld	r24, Z
     d12:	8f 7b       	andi	r24, 0xBF	; 191
     d14:	8c 93       	st	X, r24
	SET_BIT(TCCR1A, COM1A1);
     d16:	af e4       	ldi	r26, 0x4F	; 79
     d18:	b0 e0       	ldi	r27, 0x00	; 0
     d1a:	ef e4       	ldi	r30, 0x4F	; 79
     d1c:	f0 e0       	ldi	r31, 0x00	; 0
     d1e:	80 81       	ld	r24, Z
     d20:	80 68       	ori	r24, 0x80	; 128
     d22:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR1A, COM1B0);
     d24:	af e4       	ldi	r26, 0x4F	; 79
     d26:	b0 e0       	ldi	r27, 0x00	; 0
     d28:	ef e4       	ldi	r30, 0x4F	; 79
     d2a:	f0 e0       	ldi	r31, 0x00	; 0
     d2c:	80 81       	ld	r24, Z
     d2e:	8f 7e       	andi	r24, 0xEF	; 239
     d30:	8c 93       	st	X, r24
	SET_BIT(TCCR1A, COM1B1);
     d32:	af e4       	ldi	r26, 0x4F	; 79
     d34:	b0 e0       	ldi	r27, 0x00	; 0
     d36:	ef e4       	ldi	r30, 0x4F	; 79
     d38:	f0 e0       	ldi	r31, 0x00	; 0
     d3a:	80 81       	ld	r24, Z
     d3c:	80 62       	ori	r24, 0x20	; 32
     d3e:	8c 93       	st	X, r24

	/* clear input capture bits */
	CLEAR_BIT(TCCR1B, ICES1);
     d40:	ae e4       	ldi	r26, 0x4E	; 78
     d42:	b0 e0       	ldi	r27, 0x00	; 0
     d44:	ee e4       	ldi	r30, 0x4E	; 78
     d46:	f0 e0       	ldi	r31, 0x00	; 0
     d48:	80 81       	ld	r24, Z
     d4a:	8f 7b       	andi	r24, 0xBF	; 191
     d4c:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR1B, ICNC1);
     d4e:	ae e4       	ldi	r26, 0x4E	; 78
     d50:	b0 e0       	ldi	r27, 0x00	; 0
     d52:	ee e4       	ldi	r30, 0x4E	; 78
     d54:	f0 e0       	ldi	r31, 0x00	; 0
     d56:	80 81       	ld	r24, Z
     d58:	8f 77       	andi	r24, 0x7F	; 127
     d5a:	8c 93       	st	X, r24

	/* start counting from 0 */
	TCNT1 = 0;
     d5c:	ec e4       	ldi	r30, 0x4C	; 76
     d5e:	f0 e0       	ldi	r31, 0x00	; 0
     d60:	11 82       	std	Z+1, r1	; 0x01
     d62:	10 82       	st	Z, r1
}
     d64:	cf 91       	pop	r28
     d66:	df 91       	pop	r29
     d68:	08 95       	ret

00000d6a <HwPWMSetDuty>:

void HwPWMSetDuty(uint8_t a_u8_duty, uint32_t a_u32_frequency)
{
     d6a:	ef 92       	push	r14
     d6c:	ff 92       	push	r15
     d6e:	0f 93       	push	r16
     d70:	1f 93       	push	r17
     d72:	df 93       	push	r29
     d74:	cf 93       	push	r28
     d76:	00 d0       	rcall	.+0      	; 0xd78 <HwPWMSetDuty+0xe>
     d78:	00 d0       	rcall	.+0      	; 0xd7a <HwPWMSetDuty+0x10>
     d7a:	0f 92       	push	r0
     d7c:	cd b7       	in	r28, 0x3d	; 61
     d7e:	de b7       	in	r29, 0x3e	; 62
     d80:	89 83       	std	Y+1, r24	; 0x01
     d82:	4a 83       	std	Y+2, r20	; 0x02
     d84:	5b 83       	std	Y+3, r21	; 0x03
     d86:	6c 83       	std	Y+4, r22	; 0x04
     d88:	7d 83       	std	Y+5, r23	; 0x05
	/* if condition to decide the prescaler and the ICR1 register content according to it */
	if(a_u32_frequency >= 245)
     d8a:	8a 81       	ldd	r24, Y+2	; 0x02
     d8c:	9b 81       	ldd	r25, Y+3	; 0x03
     d8e:	ac 81       	ldd	r26, Y+4	; 0x04
     d90:	bd 81       	ldd	r27, Y+5	; 0x05
     d92:	85 3f       	cpi	r24, 0xF5	; 245
     d94:	91 05       	cpc	r25, r1
     d96:	a1 05       	cpc	r26, r1
     d98:	b1 05       	cpc	r27, r1
     d9a:	d8 f0       	brcs	.+54     	; 0xdd2 <HwPWMSetDuty+0x68>
	{
		ICR1 = F_CPU / (1UL * a_u32_frequency);
     d9c:	06 e4       	ldi	r16, 0x46	; 70
     d9e:	10 e0       	ldi	r17, 0x00	; 0
     da0:	80 e0       	ldi	r24, 0x00	; 0
     da2:	94 e2       	ldi	r25, 0x24	; 36
     da4:	a4 ef       	ldi	r26, 0xF4	; 244
     da6:	b0 e0       	ldi	r27, 0x00	; 0
     da8:	2a 81       	ldd	r18, Y+2	; 0x02
     daa:	3b 81       	ldd	r19, Y+3	; 0x03
     dac:	4c 81       	ldd	r20, Y+4	; 0x04
     dae:	5d 81       	ldd	r21, Y+5	; 0x05
     db0:	bc 01       	movw	r22, r24
     db2:	cd 01       	movw	r24, r26
     db4:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <__udivmodsi4>
     db8:	da 01       	movw	r26, r20
     dba:	c9 01       	movw	r24, r18
     dbc:	f8 01       	movw	r30, r16
     dbe:	91 83       	std	Z+1, r25	; 0x01
     dc0:	80 83       	st	Z, r24

		/* set clock for the timer */
		TCCR1B |= T1_PRESCALER_NO;
     dc2:	ae e4       	ldi	r26, 0x4E	; 78
     dc4:	b0 e0       	ldi	r27, 0x00	; 0
     dc6:	ee e4       	ldi	r30, 0x4E	; 78
     dc8:	f0 e0       	ldi	r31, 0x00	; 0
     dca:	80 81       	ld	r24, Z
     dcc:	81 60       	ori	r24, 0x01	; 1
     dce:	8c 93       	st	X, r24
     dd0:	31 c0       	rjmp	.+98     	; 0xe34 <HwPWMSetDuty+0xca>
	}else if(a_u32_frequency >= 31)
     dd2:	8a 81       	ldd	r24, Y+2	; 0x02
     dd4:	9b 81       	ldd	r25, Y+3	; 0x03
     dd6:	ac 81       	ldd	r26, Y+4	; 0x04
     dd8:	bd 81       	ldd	r27, Y+5	; 0x05
     dda:	8f 31       	cpi	r24, 0x1F	; 31
     ddc:	91 05       	cpc	r25, r1
     dde:	a1 05       	cpc	r26, r1
     de0:	b1 05       	cpc	r27, r1
     de2:	40 f1       	brcs	.+80     	; 0xe34 <HwPWMSetDuty+0xca>
	{
		ICR1 = F_CPU / (8UL * a_u32_frequency);
     de4:	06 e4       	ldi	r16, 0x46	; 70
     de6:	10 e0       	ldi	r17, 0x00	; 0
     de8:	8a 81       	ldd	r24, Y+2	; 0x02
     dea:	9b 81       	ldd	r25, Y+3	; 0x03
     dec:	ac 81       	ldd	r26, Y+4	; 0x04
     dee:	bd 81       	ldd	r27, Y+5	; 0x05
     df0:	88 0f       	add	r24, r24
     df2:	99 1f       	adc	r25, r25
     df4:	aa 1f       	adc	r26, r26
     df6:	bb 1f       	adc	r27, r27
     df8:	88 0f       	add	r24, r24
     dfa:	99 1f       	adc	r25, r25
     dfc:	aa 1f       	adc	r26, r26
     dfe:	bb 1f       	adc	r27, r27
     e00:	88 0f       	add	r24, r24
     e02:	99 1f       	adc	r25, r25
     e04:	aa 1f       	adc	r26, r26
     e06:	bb 1f       	adc	r27, r27
     e08:	9c 01       	movw	r18, r24
     e0a:	ad 01       	movw	r20, r26
     e0c:	80 e0       	ldi	r24, 0x00	; 0
     e0e:	94 e2       	ldi	r25, 0x24	; 36
     e10:	a4 ef       	ldi	r26, 0xF4	; 244
     e12:	b0 e0       	ldi	r27, 0x00	; 0
     e14:	bc 01       	movw	r22, r24
     e16:	cd 01       	movw	r24, r26
     e18:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <__udivmodsi4>
     e1c:	da 01       	movw	r26, r20
     e1e:	c9 01       	movw	r24, r18
     e20:	f8 01       	movw	r30, r16
     e22:	91 83       	std	Z+1, r25	; 0x01
     e24:	80 83       	st	Z, r24

		/* set clock for the timer */
		TCCR1B |= T1_PRESCALER_8;
     e26:	ae e4       	ldi	r26, 0x4E	; 78
     e28:	b0 e0       	ldi	r27, 0x00	; 0
     e2a:	ee e4       	ldi	r30, 0x4E	; 78
     e2c:	f0 e0       	ldi	r31, 0x00	; 0
     e2e:	80 81       	ld	r24, Z
     e30:	82 60       	ori	r24, 0x02	; 2
     e32:	8c 93       	st	X, r24
	}
	
	/* set the value of OCR1A:B which decides the duty cycle of the motor */
	OCR1A = a_u8_duty * (ICR1 / 100);
     e34:	0f 2e       	mov	r0, r31
     e36:	fa e4       	ldi	r31, 0x4A	; 74
     e38:	ef 2e       	mov	r14, r31
     e3a:	ff 24       	eor	r15, r15
     e3c:	f0 2d       	mov	r31, r0
     e3e:	89 81       	ldd	r24, Y+1	; 0x01
     e40:	08 2f       	mov	r16, r24
     e42:	10 e0       	ldi	r17, 0x00	; 0
     e44:	e6 e4       	ldi	r30, 0x46	; 70
     e46:	f0 e0       	ldi	r31, 0x00	; 0
     e48:	80 81       	ld	r24, Z
     e4a:	91 81       	ldd	r25, Z+1	; 0x01
     e4c:	24 e6       	ldi	r18, 0x64	; 100
     e4e:	30 e0       	ldi	r19, 0x00	; 0
     e50:	b9 01       	movw	r22, r18
     e52:	0e 94 50 17 	call	0x2ea0	; 0x2ea0 <__udivmodhi4>
     e56:	cb 01       	movw	r24, r22
     e58:	9c 01       	movw	r18, r24
     e5a:	02 9f       	mul	r16, r18
     e5c:	c0 01       	movw	r24, r0
     e5e:	03 9f       	mul	r16, r19
     e60:	90 0d       	add	r25, r0
     e62:	12 9f       	mul	r17, r18
     e64:	90 0d       	add	r25, r0
     e66:	11 24       	eor	r1, r1
     e68:	f7 01       	movw	r30, r14
     e6a:	91 83       	std	Z+1, r25	; 0x01
     e6c:	80 83       	st	Z, r24
	OCR1B = a_u8_duty * (ICR1 / 100);
     e6e:	0f 2e       	mov	r0, r31
     e70:	f8 e4       	ldi	r31, 0x48	; 72
     e72:	ef 2e       	mov	r14, r31
     e74:	ff 24       	eor	r15, r15
     e76:	f0 2d       	mov	r31, r0
     e78:	89 81       	ldd	r24, Y+1	; 0x01
     e7a:	08 2f       	mov	r16, r24
     e7c:	10 e0       	ldi	r17, 0x00	; 0
     e7e:	e6 e4       	ldi	r30, 0x46	; 70
     e80:	f0 e0       	ldi	r31, 0x00	; 0
     e82:	80 81       	ld	r24, Z
     e84:	91 81       	ldd	r25, Z+1	; 0x01
     e86:	24 e6       	ldi	r18, 0x64	; 100
     e88:	30 e0       	ldi	r19, 0x00	; 0
     e8a:	b9 01       	movw	r22, r18
     e8c:	0e 94 50 17 	call	0x2ea0	; 0x2ea0 <__udivmodhi4>
     e90:	cb 01       	movw	r24, r22
     e92:	9c 01       	movw	r18, r24
     e94:	02 9f       	mul	r16, r18
     e96:	c0 01       	movw	r24, r0
     e98:	03 9f       	mul	r16, r19
     e9a:	90 0d       	add	r25, r0
     e9c:	12 9f       	mul	r17, r18
     e9e:	90 0d       	add	r25, r0
     ea0:	11 24       	eor	r1, r1
     ea2:	f7 01       	movw	r30, r14
     ea4:	91 83       	std	Z+1, r25	; 0x01
     ea6:	80 83       	st	Z, r24
}
     ea8:	0f 90       	pop	r0
     eaa:	0f 90       	pop	r0
     eac:	0f 90       	pop	r0
     eae:	0f 90       	pop	r0
     eb0:	0f 90       	pop	r0
     eb2:	cf 91       	pop	r28
     eb4:	df 91       	pop	r29
     eb6:	1f 91       	pop	r17
     eb8:	0f 91       	pop	r16
     eba:	ff 90       	pop	r15
     ebc:	ef 90       	pop	r14
     ebe:	08 95       	ret

00000ec0 <SwICU_Init>:


/*- APIs IMPLEMENTATION ------------------------------------*/

void SwICU_Init(EN_SwICU_Edge_t a_en_inputCaptureEdge)
{
     ec0:	ef 92       	push	r14
     ec2:	0f 93       	push	r16
     ec4:	df 93       	push	r29
     ec6:	cf 93       	push	r28
     ec8:	0f 92       	push	r0
     eca:	cd b7       	in	r28, 0x3d	; 61
     ecc:	de b7       	in	r29, 0x3e	; 62
     ece:	89 83       	std	Y+1, r24	; 0x01
	/* Initializes timer0 in polling mode */
	timer0Init(T0_NORMAL_MODE, T0_OC0_DIS, T0_PRESCALER_256, 0, 0, T0_POLLING);
     ed0:	80 e0       	ldi	r24, 0x00	; 0
     ed2:	60 e0       	ldi	r22, 0x00	; 0
     ed4:	44 e0       	ldi	r20, 0x04	; 4
     ed6:	20 e0       	ldi	r18, 0x00	; 0
     ed8:	00 e0       	ldi	r16, 0x00	; 0
     eda:	ee 24       	eor	r14, r14
     edc:	0e 94 4e 12 	call	0x249c	; 0x249c <timer0Init>

	gpioPinDirection(GPIOB, BIT2, INPUT);
     ee0:	81 e0       	ldi	r24, 0x01	; 1
     ee2:	64 e0       	ldi	r22, 0x04	; 4
     ee4:	40 e0       	ldi	r20, 0x00	; 0
     ee6:	0e 94 ce 09 	call	0x139c	; 0x139c <gpioPinDirection>
	gpioPinDirection(GPIOD, BIT0, OUTPUT);
     eea:	83 e0       	ldi	r24, 0x03	; 3
     eec:	61 e0       	ldi	r22, 0x01	; 1
     eee:	4f ef       	ldi	r20, 0xFF	; 255
     ef0:	0e 94 ce 09 	call	0x139c	; 0x139c <gpioPinDirection>
	
	/* Enables external int2 */
	SET_BIT(GICR, INT2);
     ef4:	ab e5       	ldi	r26, 0x5B	; 91
     ef6:	b0 e0       	ldi	r27, 0x00	; 0
     ef8:	eb e5       	ldi	r30, 0x5B	; 91
     efa:	f0 e0       	ldi	r31, 0x00	; 0
     efc:	80 81       	ld	r24, Z
     efe:	80 62       	ori	r24, 0x20	; 32
     f00:	8c 93       	st	X, r24
	
	/* Sets the required edge detection type */
	MCUCSR = (MCUCSR & 0xBF) | a_en_inputCaptureEdge;
     f02:	a4 e5       	ldi	r26, 0x54	; 84
     f04:	b0 e0       	ldi	r27, 0x00	; 0
     f06:	e4 e5       	ldi	r30, 0x54	; 84
     f08:	f0 e0       	ldi	r31, 0x00	; 0
     f0a:	80 81       	ld	r24, Z
     f0c:	98 2f       	mov	r25, r24
     f0e:	9f 7b       	andi	r25, 0xBF	; 191
     f10:	89 81       	ldd	r24, Y+1	; 0x01
     f12:	89 2b       	or	r24, r25
     f14:	8c 93       	st	X, r24
	
	/* Enables Global Interrupt Enable bit */
	sei();
     f16:	78 94       	sei
}
     f18:	0f 90       	pop	r0
     f1a:	cf 91       	pop	r28
     f1c:	df 91       	pop	r29
     f1e:	0f 91       	pop	r16
     f20:	ef 90       	pop	r14
     f22:	08 95       	ret

00000f24 <SwICU_GetCfgEdge>:

EN_SwICU_Edge_t SwICU_GetCfgEdge(void)
{
     f24:	df 93       	push	r29
     f26:	cf 93       	push	r28
     f28:	cd b7       	in	r28, 0x3d	; 61
     f2a:	de b7       	in	r29, 0x3e	; 62
	// BLANK Function
	return 0;
     f2c:	80 e0       	ldi	r24, 0x00	; 0
}
     f2e:	cf 91       	pop	r28
     f30:	df 91       	pop	r29
     f32:	08 95       	ret

00000f34 <SwICU_SetCfgEdge>:

/*choose the detecting edge*/
void SwICU_SetCfgEdge(EN_SwICU_Edge_t a_en_inputCaptureEdge)
{
     f34:	df 93       	push	r29
     f36:	cf 93       	push	r28
     f38:	0f 92       	push	r0
     f3a:	cd b7       	in	r28, 0x3d	; 61
     f3c:	de b7       	in	r29, 0x3e	; 62
     f3e:	89 83       	std	Y+1, r24	; 0x01
	/* Change the required edge detection type to the selected type */
	MCUCSR = (MCUCSR & 0xBF) | a_en_inputCaptureEdge;
     f40:	a4 e5       	ldi	r26, 0x54	; 84
     f42:	b0 e0       	ldi	r27, 0x00	; 0
     f44:	e4 e5       	ldi	r30, 0x54	; 84
     f46:	f0 e0       	ldi	r31, 0x00	; 0
     f48:	80 81       	ld	r24, Z
     f4a:	98 2f       	mov	r25, r24
     f4c:	9f 7b       	andi	r25, 0xBF	; 191
     f4e:	89 81       	ldd	r24, Y+1	; 0x01
     f50:	89 2b       	or	r24, r25
     f52:	8c 93       	st	X, r24
}
     f54:	0f 90       	pop	r0
     f56:	cf 91       	pop	r28
     f58:	df 91       	pop	r29
     f5a:	08 95       	ret

00000f5c <SwICU_Read>:

void SwICU_Read(volatile uint8_t * a_pu8_capt)
{
     f5c:	df 93       	push	r29
     f5e:	cf 93       	push	r28
     f60:	00 d0       	rcall	.+0      	; 0xf62 <SwICU_Read+0x6>
     f62:	cd b7       	in	r28, 0x3d	; 61
     f64:	de b7       	in	r29, 0x3e	; 62
     f66:	9a 83       	std	Y+2, r25	; 0x02
     f68:	89 83       	std	Y+1, r24	; 0x01
	/* Reads the current value of the timer0 */
	*a_pu8_capt = timer0Read();
     f6a:	0e 94 a6 12 	call	0x254c	; 0x254c <timer0Read>
     f6e:	e9 81       	ldd	r30, Y+1	; 0x01
     f70:	fa 81       	ldd	r31, Y+2	; 0x02
     f72:	80 83       	st	Z, r24
}
     f74:	0f 90       	pop	r0
     f76:	0f 90       	pop	r0
     f78:	cf 91       	pop	r28
     f7a:	df 91       	pop	r29
     f7c:	08 95       	ret

00000f7e <SwICU_Stop>:

void SwICU_Stop(void)
{
     f7e:	df 93       	push	r29
     f80:	cf 93       	push	r28
     f82:	cd b7       	in	r28, 0x3d	; 61
     f84:	de b7       	in	r29, 0x3e	; 62
	/* Stops the timer0 */
	timer0Stop();
     f86:	0e 94 c5 12 	call	0x258a	; 0x258a <timer0Stop>
}
     f8a:	cf 91       	pop	r28
     f8c:	df 91       	pop	r29
     f8e:	08 95       	ret

00000f90 <SwICU_Start>:

void SwICU_Start(void)
{
     f90:	df 93       	push	r29
     f92:	cf 93       	push	r28
     f94:	cd b7       	in	r28, 0x3d	; 61
     f96:	de b7       	in	r29, 0x3e	; 62
	/* Starts the timer0 */
	timer0Start();
     f98:	0e 94 b0 12 	call	0x2560	; 0x2560 <timer0Start>
}
     f9c:	cf 91       	pop	r28
     f9e:	df 91       	pop	r29
     fa0:	08 95       	ret

00000fa2 <SwICU_Enable>:

void SwICU_Enable(void)
{
     fa2:	df 93       	push	r29
     fa4:	cf 93       	push	r28
     fa6:	cd b7       	in	r28, 0x3d	; 61
     fa8:	de b7       	in	r29, 0x3e	; 62
	// BLANK Function
}
     faa:	cf 91       	pop	r28
     fac:	df 91       	pop	r29
     fae:	08 95       	ret

00000fb0 <SwICU_Disable>:

void SwICU_Disable(void)
{
     fb0:	df 93       	push	r29
     fb2:	cf 93       	push	r28
     fb4:	cd b7       	in	r28, 0x3d	; 61
     fb6:	de b7       	in	r29, 0x3e	; 62
	// BLANK Function
}
     fb8:	cf 91       	pop	r28
     fba:	df 91       	pop	r29
     fbc:	08 95       	ret

00000fbe <MotorDC_Init>:
#define MOTOR_FREQUENCY 200

/*- APIs IMPLEMENTATION ------------------------------------*/

void MotorDC_Init(En_motorType_t en_motor_number)
{
     fbe:	df 93       	push	r29
     fc0:	cf 93       	push	r28
     fc2:	00 d0       	rcall	.+0      	; 0xfc4 <MotorDC_Init+0x6>
     fc4:	0f 92       	push	r0
     fc6:	cd b7       	in	r28, 0x3d	; 61
     fc8:	de b7       	in	r29, 0x3e	; 62
     fca:	89 83       	std	Y+1, r24	; 0x01
	switch(en_motor_number)
     fcc:	89 81       	ldd	r24, Y+1	; 0x01
     fce:	28 2f       	mov	r18, r24
     fd0:	30 e0       	ldi	r19, 0x00	; 0
     fd2:	3b 83       	std	Y+3, r19	; 0x03
     fd4:	2a 83       	std	Y+2, r18	; 0x02
     fd6:	8a 81       	ldd	r24, Y+2	; 0x02
     fd8:	9b 81       	ldd	r25, Y+3	; 0x03
     fda:	00 97       	sbiw	r24, 0x00	; 0
     fdc:	31 f0       	breq	.+12     	; 0xfea <MotorDC_Init+0x2c>
     fde:	2a 81       	ldd	r18, Y+2	; 0x02
     fe0:	3b 81       	ldd	r19, Y+3	; 0x03
     fe2:	21 30       	cpi	r18, 0x01	; 1
     fe4:	31 05       	cpc	r19, r1
     fe6:	b1 f0       	breq	.+44     	; 0x1014 <MotorDC_Init+0x56>
     fe8:	29 c0       	rjmp	.+82     	; 0x103c <MotorDC_Init+0x7e>
	{
		case MOT_1:
			gpioPinDirection(MOTOR_EN_1_GPIO, MOTOR_EN_1_BIT, OUTPUT);
     fea:	83 e0       	ldi	r24, 0x03	; 3
     fec:	60 e1       	ldi	r22, 0x10	; 16
     fee:	4f ef       	ldi	r20, 0xFF	; 255
     ff0:	0e 94 ce 09 	call	0x139c	; 0x139c <gpioPinDirection>
			gpioPinDirection(MOTOR_OUT_1A_GPIO, MOTOR_OUT_1A_BIT, OUTPUT);
     ff4:	83 e0       	ldi	r24, 0x03	; 3
     ff6:	64 e0       	ldi	r22, 0x04	; 4
     ff8:	4f ef       	ldi	r20, 0xFF	; 255
     ffa:	0e 94 ce 09 	call	0x139c	; 0x139c <gpioPinDirection>
			gpioPinDirection(MOTOR_OUT_1B_GPIO, MOTOR_OUT_1B_BIT, OUTPUT);
     ffe:	83 e0       	ldi	r24, 0x03	; 3
    1000:	68 e0       	ldi	r22, 0x08	; 8
    1002:	4f ef       	ldi	r20, 0xFF	; 255
    1004:	0e 94 ce 09 	call	0x139c	; 0x139c <gpioPinDirection>
			gpioPinWrite(MOTOR_EN_1_GPIO, MOTOR_EN_1_BIT, HIGH);
    1008:	83 e0       	ldi	r24, 0x03	; 3
    100a:	60 e1       	ldi	r22, 0x10	; 16
    100c:	4f ef       	ldi	r20, 0xFF	; 255
    100e:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
    1012:	14 c0       	rjmp	.+40     	; 0x103c <MotorDC_Init+0x7e>
			break;
		case MOT_2:
			gpioPinDirection(MOTOR_EN_2_GPIO, MOTOR_EN_2_BIT, OUTPUT);
    1014:	83 e0       	ldi	r24, 0x03	; 3
    1016:	60 e2       	ldi	r22, 0x20	; 32
    1018:	4f ef       	ldi	r20, 0xFF	; 255
    101a:	0e 94 ce 09 	call	0x139c	; 0x139c <gpioPinDirection>
			gpioPinDirection(MOTOR_OUT_2A_GPIO, MOTOR_OUT_2A_BIT, OUTPUT);
    101e:	83 e0       	ldi	r24, 0x03	; 3
    1020:	60 e4       	ldi	r22, 0x40	; 64
    1022:	4f ef       	ldi	r20, 0xFF	; 255
    1024:	0e 94 ce 09 	call	0x139c	; 0x139c <gpioPinDirection>
			gpioPinDirection(MOTOR_OUT_2B_GPIO, MOTOR_OUT_2B_BIT, OUTPUT);
    1028:	83 e0       	ldi	r24, 0x03	; 3
    102a:	60 e8       	ldi	r22, 0x80	; 128
    102c:	4f ef       	ldi	r20, 0xFF	; 255
    102e:	0e 94 ce 09 	call	0x139c	; 0x139c <gpioPinDirection>
			gpioPinWrite(MOTOR_EN_2_GPIO, MOTOR_EN_2_BIT, HIGH);
    1032:	83 e0       	ldi	r24, 0x03	; 3
    1034:	60 e2       	ldi	r22, 0x20	; 32
    1036:	4f ef       	ldi	r20, 0xFF	; 255
    1038:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
			break;
	}
}
    103c:	0f 90       	pop	r0
    103e:	0f 90       	pop	r0
    1040:	0f 90       	pop	r0
    1042:	cf 91       	pop	r28
    1044:	df 91       	pop	r29
    1046:	08 95       	ret

00001048 <MotorDC_Dir>:

void MotorDC_Dir(En_motorType_t en_motor_number, En_motorDir_t en_motor_dir)
{
    1048:	df 93       	push	r29
    104a:	cf 93       	push	r28
    104c:	cd b7       	in	r28, 0x3d	; 61
    104e:	de b7       	in	r29, 0x3e	; 62
    1050:	2b 97       	sbiw	r28, 0x0b	; 11
    1052:	0f b6       	in	r0, 0x3f	; 63
    1054:	f8 94       	cli
    1056:	de bf       	out	0x3e, r29	; 62
    1058:	0f be       	out	0x3f, r0	; 63
    105a:	cd bf       	out	0x3d, r28	; 61
    105c:	8c 83       	std	Y+4, r24	; 0x04
    105e:	6d 83       	std	Y+5, r22	; 0x05
	uint8_t motorGpio = 0;
    1060:	1b 82       	std	Y+3, r1	; 0x03
	uint8_t motorBitA = 0;
    1062:	1a 82       	std	Y+2, r1	; 0x02
	uint8_t motorBitB = 0;
    1064:	19 82       	std	Y+1, r1	; 0x01
	
	switch(en_motor_number)
    1066:	8c 81       	ldd	r24, Y+4	; 0x04
    1068:	28 2f       	mov	r18, r24
    106a:	30 e0       	ldi	r19, 0x00	; 0
    106c:	3b 87       	std	Y+11, r19	; 0x0b
    106e:	2a 87       	std	Y+10, r18	; 0x0a
    1070:	8a 85       	ldd	r24, Y+10	; 0x0a
    1072:	9b 85       	ldd	r25, Y+11	; 0x0b
    1074:	00 97       	sbiw	r24, 0x00	; 0
    1076:	31 f0       	breq	.+12     	; 0x1084 <MotorDC_Dir+0x3c>
    1078:	2a 85       	ldd	r18, Y+10	; 0x0a
    107a:	3b 85       	ldd	r19, Y+11	; 0x0b
    107c:	21 30       	cpi	r18, 0x01	; 1
    107e:	31 05       	cpc	r19, r1
    1080:	41 f0       	breq	.+16     	; 0x1092 <MotorDC_Dir+0x4a>
    1082:	0d c0       	rjmp	.+26     	; 0x109e <MotorDC_Dir+0x56>
	{
		case MOT_1:
			motorGpio = MOTOR_OUT_1A_GPIO;
    1084:	83 e0       	ldi	r24, 0x03	; 3
    1086:	8b 83       	std	Y+3, r24	; 0x03
			motorBitA = MOTOR_OUT_1A_BIT;
    1088:	84 e0       	ldi	r24, 0x04	; 4
    108a:	8a 83       	std	Y+2, r24	; 0x02
			motorBitB = MOTOR_OUT_1B_BIT;
    108c:	88 e0       	ldi	r24, 0x08	; 8
    108e:	89 83       	std	Y+1, r24	; 0x01
    1090:	06 c0       	rjmp	.+12     	; 0x109e <MotorDC_Dir+0x56>
			break;
		case MOT_2:
			motorGpio = MOTOR_OUT_2A_GPIO;
    1092:	83 e0       	ldi	r24, 0x03	; 3
    1094:	8b 83       	std	Y+3, r24	; 0x03
			motorBitA = MOTOR_OUT_2A_BIT;
    1096:	80 e4       	ldi	r24, 0x40	; 64
    1098:	8a 83       	std	Y+2, r24	; 0x02
			motorBitB = MOTOR_OUT_2B_BIT;
    109a:	80 e8       	ldi	r24, 0x80	; 128
    109c:	89 83       	std	Y+1, r24	; 0x01
			break;
	}
	
	switch(en_motor_dir)
    109e:	8d 81       	ldd	r24, Y+5	; 0x05
    10a0:	28 2f       	mov	r18, r24
    10a2:	30 e0       	ldi	r19, 0x00	; 0
    10a4:	39 87       	std	Y+9, r19	; 0x09
    10a6:	28 87       	std	Y+8, r18	; 0x08
    10a8:	88 85       	ldd	r24, Y+8	; 0x08
    10aa:	99 85       	ldd	r25, Y+9	; 0x09
    10ac:	81 30       	cpi	r24, 0x01	; 1
    10ae:	91 05       	cpc	r25, r1
    10b0:	71 f1       	breq	.+92     	; 0x110e <MotorDC_Dir+0xc6>
    10b2:	28 85       	ldd	r18, Y+8	; 0x08
    10b4:	39 85       	ldd	r19, Y+9	; 0x09
    10b6:	22 30       	cpi	r18, 0x02	; 2
    10b8:	31 05       	cpc	r19, r1
    10ba:	a1 f1       	breq	.+104    	; 0x1124 <MotorDC_Dir+0xdc>
    10bc:	88 85       	ldd	r24, Y+8	; 0x08
    10be:	99 85       	ldd	r25, Y+9	; 0x09
    10c0:	00 97       	sbiw	r24, 0x00	; 0
    10c2:	d1 f5       	brne	.+116    	; 0x1138 <MotorDC_Dir+0xf0>
	{
		case STOP:
		gpioPinWrite(motorGpio, motorBitA, LOW);
    10c4:	8b 81       	ldd	r24, Y+3	; 0x03
    10c6:	6a 81       	ldd	r22, Y+2	; 0x02
    10c8:	40 e0       	ldi	r20, 0x00	; 0
    10ca:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
		gpioPinWrite(motorGpio, motorBitB, LOW);
    10ce:	8b 81       	ldd	r24, Y+3	; 0x03
    10d0:	69 81       	ldd	r22, Y+1	; 0x01
    10d2:	40 e0       	ldi	r20, 0x00	; 0
    10d4:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
		switch(en_motor_number)
    10d8:	8c 81       	ldd	r24, Y+4	; 0x04
    10da:	28 2f       	mov	r18, r24
    10dc:	30 e0       	ldi	r19, 0x00	; 0
    10de:	3f 83       	std	Y+7, r19	; 0x07
    10e0:	2e 83       	std	Y+6, r18	; 0x06
    10e2:	8e 81       	ldd	r24, Y+6	; 0x06
    10e4:	9f 81       	ldd	r25, Y+7	; 0x07
    10e6:	00 97       	sbiw	r24, 0x00	; 0
    10e8:	31 f0       	breq	.+12     	; 0x10f6 <MotorDC_Dir+0xae>
    10ea:	2e 81       	ldd	r18, Y+6	; 0x06
    10ec:	3f 81       	ldd	r19, Y+7	; 0x07
    10ee:	21 30       	cpi	r18, 0x01	; 1
    10f0:	31 05       	cpc	r19, r1
    10f2:	39 f0       	breq	.+14     	; 0x1102 <MotorDC_Dir+0xba>
    10f4:	21 c0       	rjmp	.+66     	; 0x1138 <MotorDC_Dir+0xf0>
		{
			case MOT_1:
				gpioPinWrite(motorGpio, MOTOR_EN_1_BIT, LOW);
    10f6:	8b 81       	ldd	r24, Y+3	; 0x03
    10f8:	60 e1       	ldi	r22, 0x10	; 16
    10fa:	40 e0       	ldi	r20, 0x00	; 0
    10fc:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
    1100:	1b c0       	rjmp	.+54     	; 0x1138 <MotorDC_Dir+0xf0>
				break;
			case MOT_2:
				gpioPinWrite(motorGpio, MOTOR_EN_2_BIT, LOW);
    1102:	8b 81       	ldd	r24, Y+3	; 0x03
    1104:	60 e2       	ldi	r22, 0x20	; 32
    1106:	40 e0       	ldi	r20, 0x00	; 0
    1108:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
    110c:	15 c0       	rjmp	.+42     	; 0x1138 <MotorDC_Dir+0xf0>
				break;
		}
		break;
		
		case FORWARD:
		gpioPinWrite(motorGpio, motorBitA, LOW);
    110e:	8b 81       	ldd	r24, Y+3	; 0x03
    1110:	6a 81       	ldd	r22, Y+2	; 0x02
    1112:	40 e0       	ldi	r20, 0x00	; 0
    1114:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
		gpioPinWrite(motorGpio, motorBitB, HIGH);
    1118:	8b 81       	ldd	r24, Y+3	; 0x03
    111a:	69 81       	ldd	r22, Y+1	; 0x01
    111c:	4f ef       	ldi	r20, 0xFF	; 255
    111e:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
    1122:	0a c0       	rjmp	.+20     	; 0x1138 <MotorDC_Dir+0xf0>
		break;
		
		case BACKWARD:
		gpioPinWrite(motorGpio, motorBitA, HIGH);
    1124:	8b 81       	ldd	r24, Y+3	; 0x03
    1126:	6a 81       	ldd	r22, Y+2	; 0x02
    1128:	4f ef       	ldi	r20, 0xFF	; 255
    112a:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
		gpioPinWrite(motorGpio, motorBitB, LOW);
    112e:	8b 81       	ldd	r24, Y+3	; 0x03
    1130:	69 81       	ldd	r22, Y+1	; 0x01
    1132:	40 e0       	ldi	r20, 0x00	; 0
    1134:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
		break;
	}
}
    1138:	2b 96       	adiw	r28, 0x0b	; 11
    113a:	0f b6       	in	r0, 0x3f	; 63
    113c:	f8 94       	cli
    113e:	de bf       	out	0x3e, r29	; 62
    1140:	0f be       	out	0x3f, r0	; 63
    1142:	cd bf       	out	0x3d, r28	; 61
    1144:	cf 91       	pop	r28
    1146:	df 91       	pop	r29
    1148:	08 95       	ret

0000114a <MotorDC_Speed_PollingWithT0>:

void MotorDC_Speed_PollingWithT0(uint8_t u8_motor_speed)
{
    114a:	df 93       	push	r29
    114c:	cf 93       	push	r28
    114e:	0f 92       	push	r0
    1150:	cd b7       	in	r28, 0x3d	; 61
    1152:	de b7       	in	r29, 0x3e	; 62
    1154:	89 83       	std	Y+1, r24	; 0x01
	timer0SwPWM(u8_motor_speed, MOTOR_FREQUENCY);
    1156:	89 81       	ldd	r24, Y+1	; 0x01
    1158:	68 ec       	ldi	r22, 0xC8	; 200
    115a:	0e 94 69 13 	call	0x26d2	; 0x26d2 <timer0SwPWM>
}
    115e:	0f 90       	pop	r0
    1160:	cf 91       	pop	r28
    1162:	df 91       	pop	r29
    1164:	08 95       	ret

00001166 <MotorDC_Speed_HwPWM>:

void MotorDC_Speed_HwPWM(uint8_t u8_motor_speed)
{
    1166:	df 93       	push	r29
    1168:	cf 93       	push	r28
    116a:	0f 92       	push	r0
    116c:	cd b7       	in	r28, 0x3d	; 61
    116e:	de b7       	in	r29, 0x3e	; 62
    1170:	89 83       	std	Y+1, r24	; 0x01
	
    1172:	0f 90       	pop	r0
    1174:	cf 91       	pop	r28
    1176:	df 91       	pop	r29
    1178:	08 95       	ret

0000117a <gpioPortDirection>:


/*- APIs IMPLEMENTATION ------------------------------------*/

void gpioPortDirection(uint8_t u8_port, uint8_t u8_direction)
{
    117a:	df 93       	push	r29
    117c:	cf 93       	push	r28
    117e:	00 d0       	rcall	.+0      	; 0x1180 <gpioPortDirection+0x6>
    1180:	00 d0       	rcall	.+0      	; 0x1182 <gpioPortDirection+0x8>
    1182:	cd b7       	in	r28, 0x3d	; 61
    1184:	de b7       	in	r29, 0x3e	; 62
    1186:	89 83       	std	Y+1, r24	; 0x01
    1188:	6a 83       	std	Y+2, r22	; 0x02
	/* A switch-case statement to decide which port to manipulate its direction */
	switch(u8_port)
    118a:	89 81       	ldd	r24, Y+1	; 0x01
    118c:	28 2f       	mov	r18, r24
    118e:	30 e0       	ldi	r19, 0x00	; 0
    1190:	3c 83       	std	Y+4, r19	; 0x04
    1192:	2b 83       	std	Y+3, r18	; 0x03
    1194:	8b 81       	ldd	r24, Y+3	; 0x03
    1196:	9c 81       	ldd	r25, Y+4	; 0x04
    1198:	81 30       	cpi	r24, 0x01	; 1
    119a:	91 05       	cpc	r25, r1
    119c:	d1 f0       	breq	.+52     	; 0x11d2 <gpioPortDirection+0x58>
    119e:	2b 81       	ldd	r18, Y+3	; 0x03
    11a0:	3c 81       	ldd	r19, Y+4	; 0x04
    11a2:	22 30       	cpi	r18, 0x02	; 2
    11a4:	31 05       	cpc	r19, r1
    11a6:	2c f4       	brge	.+10     	; 0x11b2 <gpioPortDirection+0x38>
    11a8:	8b 81       	ldd	r24, Y+3	; 0x03
    11aa:	9c 81       	ldd	r25, Y+4	; 0x04
    11ac:	00 97       	sbiw	r24, 0x00	; 0
    11ae:	61 f0       	breq	.+24     	; 0x11c8 <gpioPortDirection+0x4e>
    11b0:	1e c0       	rjmp	.+60     	; 0x11ee <gpioPortDirection+0x74>
    11b2:	2b 81       	ldd	r18, Y+3	; 0x03
    11b4:	3c 81       	ldd	r19, Y+4	; 0x04
    11b6:	22 30       	cpi	r18, 0x02	; 2
    11b8:	31 05       	cpc	r19, r1
    11ba:	81 f0       	breq	.+32     	; 0x11dc <gpioPortDirection+0x62>
    11bc:	8b 81       	ldd	r24, Y+3	; 0x03
    11be:	9c 81       	ldd	r25, Y+4	; 0x04
    11c0:	83 30       	cpi	r24, 0x03	; 3
    11c2:	91 05       	cpc	r25, r1
    11c4:	81 f0       	breq	.+32     	; 0x11e6 <gpioPortDirection+0x6c>
    11c6:	13 c0       	rjmp	.+38     	; 0x11ee <gpioPortDirection+0x74>
	{
	case GPIOA:
		PORTA_DIR = u8_direction;
    11c8:	ea e3       	ldi	r30, 0x3A	; 58
    11ca:	f0 e0       	ldi	r31, 0x00	; 0
    11cc:	8a 81       	ldd	r24, Y+2	; 0x02
    11ce:	80 83       	st	Z, r24
    11d0:	0e c0       	rjmp	.+28     	; 0x11ee <gpioPortDirection+0x74>
		break;
	case GPIOB:
		PORTB_DIR = u8_direction;
    11d2:	e7 e3       	ldi	r30, 0x37	; 55
    11d4:	f0 e0       	ldi	r31, 0x00	; 0
    11d6:	8a 81       	ldd	r24, Y+2	; 0x02
    11d8:	80 83       	st	Z, r24
    11da:	09 c0       	rjmp	.+18     	; 0x11ee <gpioPortDirection+0x74>
		break;
	case GPIOC:
		PORTC_DIR = u8_direction;
    11dc:	e4 e3       	ldi	r30, 0x34	; 52
    11de:	f0 e0       	ldi	r31, 0x00	; 0
    11e0:	8a 81       	ldd	r24, Y+2	; 0x02
    11e2:	80 83       	st	Z, r24
    11e4:	04 c0       	rjmp	.+8      	; 0x11ee <gpioPortDirection+0x74>
		break;
	case GPIOD:
		PORTD_DIR = u8_direction;
    11e6:	e1 e3       	ldi	r30, 0x31	; 49
    11e8:	f0 e0       	ldi	r31, 0x00	; 0
    11ea:	8a 81       	ldd	r24, Y+2	; 0x02
    11ec:	80 83       	st	Z, r24
		break;
	default:

		break;
	}
}
    11ee:	0f 90       	pop	r0
    11f0:	0f 90       	pop	r0
    11f2:	0f 90       	pop	r0
    11f4:	0f 90       	pop	r0
    11f6:	cf 91       	pop	r28
    11f8:	df 91       	pop	r29
    11fa:	08 95       	ret

000011fc <gpioPortWrite>:

void gpioPortWrite(uint8_t u8_port, uint8_t u8_value)
{
    11fc:	df 93       	push	r29
    11fe:	cf 93       	push	r28
    1200:	00 d0       	rcall	.+0      	; 0x1202 <gpioPortWrite+0x6>
    1202:	00 d0       	rcall	.+0      	; 0x1204 <gpioPortWrite+0x8>
    1204:	cd b7       	in	r28, 0x3d	; 61
    1206:	de b7       	in	r29, 0x3e	; 62
    1208:	89 83       	std	Y+1, r24	; 0x01
    120a:	6a 83       	std	Y+2, r22	; 0x02
	/* A switch-case statement to decide which port to assign the value to */
	switch(u8_port)
    120c:	89 81       	ldd	r24, Y+1	; 0x01
    120e:	28 2f       	mov	r18, r24
    1210:	30 e0       	ldi	r19, 0x00	; 0
    1212:	3c 83       	std	Y+4, r19	; 0x04
    1214:	2b 83       	std	Y+3, r18	; 0x03
    1216:	8b 81       	ldd	r24, Y+3	; 0x03
    1218:	9c 81       	ldd	r25, Y+4	; 0x04
    121a:	81 30       	cpi	r24, 0x01	; 1
    121c:	91 05       	cpc	r25, r1
    121e:	d1 f0       	breq	.+52     	; 0x1254 <gpioPortWrite+0x58>
    1220:	2b 81       	ldd	r18, Y+3	; 0x03
    1222:	3c 81       	ldd	r19, Y+4	; 0x04
    1224:	22 30       	cpi	r18, 0x02	; 2
    1226:	31 05       	cpc	r19, r1
    1228:	2c f4       	brge	.+10     	; 0x1234 <gpioPortWrite+0x38>
    122a:	8b 81       	ldd	r24, Y+3	; 0x03
    122c:	9c 81       	ldd	r25, Y+4	; 0x04
    122e:	00 97       	sbiw	r24, 0x00	; 0
    1230:	61 f0       	breq	.+24     	; 0x124a <gpioPortWrite+0x4e>
    1232:	1e c0       	rjmp	.+60     	; 0x1270 <gpioPortWrite+0x74>
    1234:	2b 81       	ldd	r18, Y+3	; 0x03
    1236:	3c 81       	ldd	r19, Y+4	; 0x04
    1238:	22 30       	cpi	r18, 0x02	; 2
    123a:	31 05       	cpc	r19, r1
    123c:	81 f0       	breq	.+32     	; 0x125e <gpioPortWrite+0x62>
    123e:	8b 81       	ldd	r24, Y+3	; 0x03
    1240:	9c 81       	ldd	r25, Y+4	; 0x04
    1242:	83 30       	cpi	r24, 0x03	; 3
    1244:	91 05       	cpc	r25, r1
    1246:	81 f0       	breq	.+32     	; 0x1268 <gpioPortWrite+0x6c>
    1248:	13 c0       	rjmp	.+38     	; 0x1270 <gpioPortWrite+0x74>
	{
	case GPIOA:
		PORTA_DATA = u8_value;
    124a:	eb e3       	ldi	r30, 0x3B	; 59
    124c:	f0 e0       	ldi	r31, 0x00	; 0
    124e:	8a 81       	ldd	r24, Y+2	; 0x02
    1250:	80 83       	st	Z, r24
    1252:	0e c0       	rjmp	.+28     	; 0x1270 <gpioPortWrite+0x74>
		break;
	case GPIOB:
		PORTB_DATA = u8_value;
    1254:	e8 e3       	ldi	r30, 0x38	; 56
    1256:	f0 e0       	ldi	r31, 0x00	; 0
    1258:	8a 81       	ldd	r24, Y+2	; 0x02
    125a:	80 83       	st	Z, r24
    125c:	09 c0       	rjmp	.+18     	; 0x1270 <gpioPortWrite+0x74>
		break;
	case GPIOC:
		PORTC_DATA = u8_value;
    125e:	e5 e3       	ldi	r30, 0x35	; 53
    1260:	f0 e0       	ldi	r31, 0x00	; 0
    1262:	8a 81       	ldd	r24, Y+2	; 0x02
    1264:	80 83       	st	Z, r24
    1266:	04 c0       	rjmp	.+8      	; 0x1270 <gpioPortWrite+0x74>
		break;
	case GPIOD:
		PORTD_DATA = u8_value;
    1268:	e2 e3       	ldi	r30, 0x32	; 50
    126a:	f0 e0       	ldi	r31, 0x00	; 0
    126c:	8a 81       	ldd	r24, Y+2	; 0x02
    126e:	80 83       	st	Z, r24
		break;
	default:

		break;
	}
}
    1270:	0f 90       	pop	r0
    1272:	0f 90       	pop	r0
    1274:	0f 90       	pop	r0
    1276:	0f 90       	pop	r0
    1278:	cf 91       	pop	r28
    127a:	df 91       	pop	r29
    127c:	08 95       	ret

0000127e <gpioPortToggle>:

void gpioPortToggle(uint8_t u8_port)
{
    127e:	df 93       	push	r29
    1280:	cf 93       	push	r28
    1282:	00 d0       	rcall	.+0      	; 0x1284 <gpioPortToggle+0x6>
    1284:	0f 92       	push	r0
    1286:	cd b7       	in	r28, 0x3d	; 61
    1288:	de b7       	in	r29, 0x3e	; 62
    128a:	89 83       	std	Y+1, r24	; 0x01
	/* A switch-case statement to decide which port to toggle its value */
	switch(u8_port)
    128c:	89 81       	ldd	r24, Y+1	; 0x01
    128e:	28 2f       	mov	r18, r24
    1290:	30 e0       	ldi	r19, 0x00	; 0
    1292:	3b 83       	std	Y+3, r19	; 0x03
    1294:	2a 83       	std	Y+2, r18	; 0x02
    1296:	8a 81       	ldd	r24, Y+2	; 0x02
    1298:	9b 81       	ldd	r25, Y+3	; 0x03
    129a:	81 30       	cpi	r24, 0x01	; 1
    129c:	91 05       	cpc	r25, r1
    129e:	e9 f0       	breq	.+58     	; 0x12da <gpioPortToggle+0x5c>
    12a0:	2a 81       	ldd	r18, Y+2	; 0x02
    12a2:	3b 81       	ldd	r19, Y+3	; 0x03
    12a4:	22 30       	cpi	r18, 0x02	; 2
    12a6:	31 05       	cpc	r19, r1
    12a8:	2c f4       	brge	.+10     	; 0x12b4 <gpioPortToggle+0x36>
    12aa:	8a 81       	ldd	r24, Y+2	; 0x02
    12ac:	9b 81       	ldd	r25, Y+3	; 0x03
    12ae:	00 97       	sbiw	r24, 0x00	; 0
    12b0:	61 f0       	breq	.+24     	; 0x12ca <gpioPortToggle+0x4c>
    12b2:	2a c0       	rjmp	.+84     	; 0x1308 <gpioPortToggle+0x8a>
    12b4:	2a 81       	ldd	r18, Y+2	; 0x02
    12b6:	3b 81       	ldd	r19, Y+3	; 0x03
    12b8:	22 30       	cpi	r18, 0x02	; 2
    12ba:	31 05       	cpc	r19, r1
    12bc:	b1 f0       	breq	.+44     	; 0x12ea <gpioPortToggle+0x6c>
    12be:	8a 81       	ldd	r24, Y+2	; 0x02
    12c0:	9b 81       	ldd	r25, Y+3	; 0x03
    12c2:	83 30       	cpi	r24, 0x03	; 3
    12c4:	91 05       	cpc	r25, r1
    12c6:	c9 f0       	breq	.+50     	; 0x12fa <gpioPortToggle+0x7c>
    12c8:	1f c0       	rjmp	.+62     	; 0x1308 <gpioPortToggle+0x8a>
	{
	case GPIOA:
		PORTA_DATA ^= HIGH;
    12ca:	ab e3       	ldi	r26, 0x3B	; 59
    12cc:	b0 e0       	ldi	r27, 0x00	; 0
    12ce:	eb e3       	ldi	r30, 0x3B	; 59
    12d0:	f0 e0       	ldi	r31, 0x00	; 0
    12d2:	80 81       	ld	r24, Z
    12d4:	80 95       	com	r24
    12d6:	8c 93       	st	X, r24
    12d8:	17 c0       	rjmp	.+46     	; 0x1308 <gpioPortToggle+0x8a>
		break;
	case GPIOB:
		PORTB_DATA ^= HIGH;
    12da:	a8 e3       	ldi	r26, 0x38	; 56
    12dc:	b0 e0       	ldi	r27, 0x00	; 0
    12de:	e8 e3       	ldi	r30, 0x38	; 56
    12e0:	f0 e0       	ldi	r31, 0x00	; 0
    12e2:	80 81       	ld	r24, Z
    12e4:	80 95       	com	r24
    12e6:	8c 93       	st	X, r24
    12e8:	0f c0       	rjmp	.+30     	; 0x1308 <gpioPortToggle+0x8a>
		break;
	case GPIOC:
		PORTC_DATA ^= HIGH;
    12ea:	a5 e3       	ldi	r26, 0x35	; 53
    12ec:	b0 e0       	ldi	r27, 0x00	; 0
    12ee:	e5 e3       	ldi	r30, 0x35	; 53
    12f0:	f0 e0       	ldi	r31, 0x00	; 0
    12f2:	80 81       	ld	r24, Z
    12f4:	80 95       	com	r24
    12f6:	8c 93       	st	X, r24
    12f8:	07 c0       	rjmp	.+14     	; 0x1308 <gpioPortToggle+0x8a>
		break;
	case GPIOD:
		PORTD_DATA ^= HIGH;
    12fa:	a2 e3       	ldi	r26, 0x32	; 50
    12fc:	b0 e0       	ldi	r27, 0x00	; 0
    12fe:	e2 e3       	ldi	r30, 0x32	; 50
    1300:	f0 e0       	ldi	r31, 0x00	; 0
    1302:	80 81       	ld	r24, Z
    1304:	80 95       	com	r24
    1306:	8c 93       	st	X, r24
		break;
	default:

		break;
	}
}
    1308:	0f 90       	pop	r0
    130a:	0f 90       	pop	r0
    130c:	0f 90       	pop	r0
    130e:	cf 91       	pop	r28
    1310:	df 91       	pop	r29
    1312:	08 95       	ret

00001314 <gpioPortRead>:

uint8_t gpioPortRead(uint8_t u8_port)
{
    1314:	df 93       	push	r29
    1316:	cf 93       	push	r28
    1318:	00 d0       	rcall	.+0      	; 0x131a <gpioPortRead+0x6>
    131a:	00 d0       	rcall	.+0      	; 0x131c <gpioPortRead+0x8>
    131c:	cd b7       	in	r28, 0x3d	; 61
    131e:	de b7       	in	r29, 0x3e	; 62
    1320:	89 83       	std	Y+1, r24	; 0x01
	/* A switch-case statement to decide which port to be read */
	switch(u8_port)
    1322:	89 81       	ldd	r24, Y+1	; 0x01
    1324:	28 2f       	mov	r18, r24
    1326:	30 e0       	ldi	r19, 0x00	; 0
    1328:	3c 83       	std	Y+4, r19	; 0x04
    132a:	2b 83       	std	Y+3, r18	; 0x03
    132c:	8b 81       	ldd	r24, Y+3	; 0x03
    132e:	9c 81       	ldd	r25, Y+4	; 0x04
    1330:	81 30       	cpi	r24, 0x01	; 1
    1332:	91 05       	cpc	r25, r1
    1334:	d1 f0       	breq	.+52     	; 0x136a <gpioPortRead+0x56>
    1336:	2b 81       	ldd	r18, Y+3	; 0x03
    1338:	3c 81       	ldd	r19, Y+4	; 0x04
    133a:	22 30       	cpi	r18, 0x02	; 2
    133c:	31 05       	cpc	r19, r1
    133e:	2c f4       	brge	.+10     	; 0x134a <gpioPortRead+0x36>
    1340:	8b 81       	ldd	r24, Y+3	; 0x03
    1342:	9c 81       	ldd	r25, Y+4	; 0x04
    1344:	00 97       	sbiw	r24, 0x00	; 0
    1346:	61 f0       	breq	.+24     	; 0x1360 <gpioPortRead+0x4c>
    1348:	1f c0       	rjmp	.+62     	; 0x1388 <gpioPortRead+0x74>
    134a:	2b 81       	ldd	r18, Y+3	; 0x03
    134c:	3c 81       	ldd	r19, Y+4	; 0x04
    134e:	22 30       	cpi	r18, 0x02	; 2
    1350:	31 05       	cpc	r19, r1
    1352:	81 f0       	breq	.+32     	; 0x1374 <gpioPortRead+0x60>
    1354:	8b 81       	ldd	r24, Y+3	; 0x03
    1356:	9c 81       	ldd	r25, Y+4	; 0x04
    1358:	83 30       	cpi	r24, 0x03	; 3
    135a:	91 05       	cpc	r25, r1
    135c:	81 f0       	breq	.+32     	; 0x137e <gpioPortRead+0x6a>
    135e:	14 c0       	rjmp	.+40     	; 0x1388 <gpioPortRead+0x74>
	{
	case GPIOA:
		return PORTA_PIN;
    1360:	e9 e3       	ldi	r30, 0x39	; 57
    1362:	f0 e0       	ldi	r31, 0x00	; 0
    1364:	90 81       	ld	r25, Z
    1366:	9a 83       	std	Y+2, r25	; 0x02
    1368:	11 c0       	rjmp	.+34     	; 0x138c <gpioPortRead+0x78>
		break;
	case GPIOB:
		return PORTB_PIN;
    136a:	e6 e3       	ldi	r30, 0x36	; 54
    136c:	f0 e0       	ldi	r31, 0x00	; 0
    136e:	20 81       	ld	r18, Z
    1370:	2a 83       	std	Y+2, r18	; 0x02
    1372:	0c c0       	rjmp	.+24     	; 0x138c <gpioPortRead+0x78>
		break;
	case GPIOC:
		return PORTC_PIN;
    1374:	e3 e3       	ldi	r30, 0x33	; 51
    1376:	f0 e0       	ldi	r31, 0x00	; 0
    1378:	30 81       	ld	r19, Z
    137a:	3a 83       	std	Y+2, r19	; 0x02
    137c:	07 c0       	rjmp	.+14     	; 0x138c <gpioPortRead+0x78>
		break;
	case GPIOD:
		return PORTD_PIN;
    137e:	e0 e3       	ldi	r30, 0x30	; 48
    1380:	f0 e0       	ldi	r31, 0x00	; 0
    1382:	80 81       	ld	r24, Z
    1384:	8a 83       	std	Y+2, r24	; 0x02
    1386:	02 c0       	rjmp	.+4      	; 0x138c <gpioPortRead+0x78>
		break;
	default:
		return ERROR;
    1388:	9f ef       	ldi	r25, 0xFF	; 255
    138a:	9a 83       	std	Y+2, r25	; 0x02
    138c:	8a 81       	ldd	r24, Y+2	; 0x02
		break;
	}
}
    138e:	0f 90       	pop	r0
    1390:	0f 90       	pop	r0
    1392:	0f 90       	pop	r0
    1394:	0f 90       	pop	r0
    1396:	cf 91       	pop	r28
    1398:	df 91       	pop	r29
    139a:	08 95       	ret

0000139c <gpioPinDirection>:

void gpioPinDirection(uint8_t u8_port, uint8_t u8_pins, uint8_t u8_direction)
{
    139c:	df 93       	push	r29
    139e:	cf 93       	push	r28
    13a0:	cd b7       	in	r28, 0x3d	; 61
    13a2:	de b7       	in	r29, 0x3e	; 62
    13a4:	29 97       	sbiw	r28, 0x09	; 9
    13a6:	0f b6       	in	r0, 0x3f	; 63
    13a8:	f8 94       	cli
    13aa:	de bf       	out	0x3e, r29	; 62
    13ac:	0f be       	out	0x3f, r0	; 63
    13ae:	cd bf       	out	0x3d, r28	; 61
    13b0:	8b 83       	std	Y+3, r24	; 0x03
    13b2:	6c 83       	std	Y+4, r22	; 0x04
    13b4:	4d 83       	std	Y+5, r20	; 0x05
	/* A pointer to hold the address of the port which direction is to be manipulated */
	uint8_t* pu8_portDirectionPointer = NULL;
    13b6:	1a 82       	std	Y+2, r1	; 0x02
    13b8:	19 82       	std	Y+1, r1	; 0x01

	/* A switch-case statement to assign the right port address to the pointer */
	switch(u8_port)
    13ba:	8b 81       	ldd	r24, Y+3	; 0x03
    13bc:	28 2f       	mov	r18, r24
    13be:	30 e0       	ldi	r19, 0x00	; 0
    13c0:	39 87       	std	Y+9, r19	; 0x09
    13c2:	28 87       	std	Y+8, r18	; 0x08
    13c4:	88 85       	ldd	r24, Y+8	; 0x08
    13c6:	99 85       	ldd	r25, Y+9	; 0x09
    13c8:	81 30       	cpi	r24, 0x01	; 1
    13ca:	91 05       	cpc	r25, r1
    13cc:	d1 f0       	breq	.+52     	; 0x1402 <gpioPinDirection+0x66>
    13ce:	28 85       	ldd	r18, Y+8	; 0x08
    13d0:	39 85       	ldd	r19, Y+9	; 0x09
    13d2:	22 30       	cpi	r18, 0x02	; 2
    13d4:	31 05       	cpc	r19, r1
    13d6:	2c f4       	brge	.+10     	; 0x13e2 <gpioPinDirection+0x46>
    13d8:	88 85       	ldd	r24, Y+8	; 0x08
    13da:	99 85       	ldd	r25, Y+9	; 0x09
    13dc:	00 97       	sbiw	r24, 0x00	; 0
    13de:	61 f0       	breq	.+24     	; 0x13f8 <gpioPinDirection+0x5c>
    13e0:	1e c0       	rjmp	.+60     	; 0x141e <gpioPinDirection+0x82>
    13e2:	28 85       	ldd	r18, Y+8	; 0x08
    13e4:	39 85       	ldd	r19, Y+9	; 0x09
    13e6:	22 30       	cpi	r18, 0x02	; 2
    13e8:	31 05       	cpc	r19, r1
    13ea:	81 f0       	breq	.+32     	; 0x140c <gpioPinDirection+0x70>
    13ec:	88 85       	ldd	r24, Y+8	; 0x08
    13ee:	99 85       	ldd	r25, Y+9	; 0x09
    13f0:	83 30       	cpi	r24, 0x03	; 3
    13f2:	91 05       	cpc	r25, r1
    13f4:	81 f0       	breq	.+32     	; 0x1416 <gpioPinDirection+0x7a>
    13f6:	13 c0       	rjmp	.+38     	; 0x141e <gpioPinDirection+0x82>
	{
	case GPIOA:
		pu8_portDirectionPointer = (uint8_t*)(&PORTA_DIR);
    13f8:	8a e3       	ldi	r24, 0x3A	; 58
    13fa:	90 e0       	ldi	r25, 0x00	; 0
    13fc:	9a 83       	std	Y+2, r25	; 0x02
    13fe:	89 83       	std	Y+1, r24	; 0x01
    1400:	0e c0       	rjmp	.+28     	; 0x141e <gpioPinDirection+0x82>
		break;
	case GPIOB:
		pu8_portDirectionPointer = (uint8_t*)(&PORTB_DIR);
    1402:	87 e3       	ldi	r24, 0x37	; 55
    1404:	90 e0       	ldi	r25, 0x00	; 0
    1406:	9a 83       	std	Y+2, r25	; 0x02
    1408:	89 83       	std	Y+1, r24	; 0x01
    140a:	09 c0       	rjmp	.+18     	; 0x141e <gpioPinDirection+0x82>
		break;
	case GPIOC:
		pu8_portDirectionPointer = (uint8_t*)(&PORTC_DIR);
    140c:	84 e3       	ldi	r24, 0x34	; 52
    140e:	90 e0       	ldi	r25, 0x00	; 0
    1410:	9a 83       	std	Y+2, r25	; 0x02
    1412:	89 83       	std	Y+1, r24	; 0x01
    1414:	04 c0       	rjmp	.+8      	; 0x141e <gpioPinDirection+0x82>
		break;
	case GPIOD:
		pu8_portDirectionPointer = (uint8_t*)(&PORTD_DIR);
    1416:	81 e3       	ldi	r24, 0x31	; 49
    1418:	90 e0       	ldi	r25, 0x00	; 0
    141a:	9a 83       	std	Y+2, r25	; 0x02
    141c:	89 83       	std	Y+1, r24	; 0x01

		break;
	}

	/* A switch-case statement to decide whether the pins are to be input or output */
	switch(u8_direction)
    141e:	8d 81       	ldd	r24, Y+5	; 0x05
    1420:	28 2f       	mov	r18, r24
    1422:	30 e0       	ldi	r19, 0x00	; 0
    1424:	3f 83       	std	Y+7, r19	; 0x07
    1426:	2e 83       	std	Y+6, r18	; 0x06
    1428:	8e 81       	ldd	r24, Y+6	; 0x06
    142a:	9f 81       	ldd	r25, Y+7	; 0x07
    142c:	00 97       	sbiw	r24, 0x00	; 0
    142e:	31 f0       	breq	.+12     	; 0x143c <gpioPinDirection+0xa0>
    1430:	2e 81       	ldd	r18, Y+6	; 0x06
    1432:	3f 81       	ldd	r19, Y+7	; 0x07
    1434:	2f 3f       	cpi	r18, 0xFF	; 255
    1436:	31 05       	cpc	r19, r1
    1438:	61 f0       	breq	.+24     	; 0x1452 <gpioPinDirection+0xb6>
    143a:	13 c0       	rjmp	.+38     	; 0x1462 <gpioPinDirection+0xc6>
	{
	case INPUT:
		*pu8_portDirectionPointer &= ~u8_pins;
    143c:	e9 81       	ldd	r30, Y+1	; 0x01
    143e:	fa 81       	ldd	r31, Y+2	; 0x02
    1440:	80 81       	ld	r24, Z
    1442:	98 2f       	mov	r25, r24
    1444:	8c 81       	ldd	r24, Y+4	; 0x04
    1446:	80 95       	com	r24
    1448:	89 23       	and	r24, r25
    144a:	e9 81       	ldd	r30, Y+1	; 0x01
    144c:	fa 81       	ldd	r31, Y+2	; 0x02
    144e:	80 83       	st	Z, r24
    1450:	08 c0       	rjmp	.+16     	; 0x1462 <gpioPinDirection+0xc6>
		break;
	case OUTPUT:
		*pu8_portDirectionPointer |= u8_pins;
    1452:	e9 81       	ldd	r30, Y+1	; 0x01
    1454:	fa 81       	ldd	r31, Y+2	; 0x02
    1456:	90 81       	ld	r25, Z
    1458:	8c 81       	ldd	r24, Y+4	; 0x04
    145a:	89 2b       	or	r24, r25
    145c:	e9 81       	ldd	r30, Y+1	; 0x01
    145e:	fa 81       	ldd	r31, Y+2	; 0x02
    1460:	80 83       	st	Z, r24
		break;
	default:

		break;
	}
}
    1462:	29 96       	adiw	r28, 0x09	; 9
    1464:	0f b6       	in	r0, 0x3f	; 63
    1466:	f8 94       	cli
    1468:	de bf       	out	0x3e, r29	; 62
    146a:	0f be       	out	0x3f, r0	; 63
    146c:	cd bf       	out	0x3d, r28	; 61
    146e:	cf 91       	pop	r28
    1470:	df 91       	pop	r29
    1472:	08 95       	ret

00001474 <gpioPinWrite>:

void gpioPinWrite(uint8_t u8_port, uint8_t u8_pins, uint8_t u8_value)
{
    1474:	df 93       	push	r29
    1476:	cf 93       	push	r28
    1478:	cd b7       	in	r28, 0x3d	; 61
    147a:	de b7       	in	r29, 0x3e	; 62
    147c:	29 97       	sbiw	r28, 0x09	; 9
    147e:	0f b6       	in	r0, 0x3f	; 63
    1480:	f8 94       	cli
    1482:	de bf       	out	0x3e, r29	; 62
    1484:	0f be       	out	0x3f, r0	; 63
    1486:	cd bf       	out	0x3d, r28	; 61
    1488:	8b 83       	std	Y+3, r24	; 0x03
    148a:	6c 83       	std	Y+4, r22	; 0x04
    148c:	4d 83       	std	Y+5, r20	; 0x05
	/* A pointer to hold the address of the port which pins values are to be changed */
	uint8_t* pu8_portDataPointer = NULL;
    148e:	1a 82       	std	Y+2, r1	; 0x02
    1490:	19 82       	std	Y+1, r1	; 0x01

	/* A switch-case statement to assign the right port address to the pointer */
	switch(u8_port)
    1492:	8b 81       	ldd	r24, Y+3	; 0x03
    1494:	28 2f       	mov	r18, r24
    1496:	30 e0       	ldi	r19, 0x00	; 0
    1498:	39 87       	std	Y+9, r19	; 0x09
    149a:	28 87       	std	Y+8, r18	; 0x08
    149c:	88 85       	ldd	r24, Y+8	; 0x08
    149e:	99 85       	ldd	r25, Y+9	; 0x09
    14a0:	81 30       	cpi	r24, 0x01	; 1
    14a2:	91 05       	cpc	r25, r1
    14a4:	d1 f0       	breq	.+52     	; 0x14da <gpioPinWrite+0x66>
    14a6:	28 85       	ldd	r18, Y+8	; 0x08
    14a8:	39 85       	ldd	r19, Y+9	; 0x09
    14aa:	22 30       	cpi	r18, 0x02	; 2
    14ac:	31 05       	cpc	r19, r1
    14ae:	2c f4       	brge	.+10     	; 0x14ba <gpioPinWrite+0x46>
    14b0:	88 85       	ldd	r24, Y+8	; 0x08
    14b2:	99 85       	ldd	r25, Y+9	; 0x09
    14b4:	00 97       	sbiw	r24, 0x00	; 0
    14b6:	61 f0       	breq	.+24     	; 0x14d0 <gpioPinWrite+0x5c>
    14b8:	1e c0       	rjmp	.+60     	; 0x14f6 <gpioPinWrite+0x82>
    14ba:	28 85       	ldd	r18, Y+8	; 0x08
    14bc:	39 85       	ldd	r19, Y+9	; 0x09
    14be:	22 30       	cpi	r18, 0x02	; 2
    14c0:	31 05       	cpc	r19, r1
    14c2:	81 f0       	breq	.+32     	; 0x14e4 <gpioPinWrite+0x70>
    14c4:	88 85       	ldd	r24, Y+8	; 0x08
    14c6:	99 85       	ldd	r25, Y+9	; 0x09
    14c8:	83 30       	cpi	r24, 0x03	; 3
    14ca:	91 05       	cpc	r25, r1
    14cc:	81 f0       	breq	.+32     	; 0x14ee <gpioPinWrite+0x7a>
    14ce:	13 c0       	rjmp	.+38     	; 0x14f6 <gpioPinWrite+0x82>
	{
	case GPIOA:
		pu8_portDataPointer = (uint8_t*)(&PORTA_DATA);
    14d0:	8b e3       	ldi	r24, 0x3B	; 59
    14d2:	90 e0       	ldi	r25, 0x00	; 0
    14d4:	9a 83       	std	Y+2, r25	; 0x02
    14d6:	89 83       	std	Y+1, r24	; 0x01
    14d8:	0e c0       	rjmp	.+28     	; 0x14f6 <gpioPinWrite+0x82>
		break;
	case GPIOB:
		pu8_portDataPointer = (uint8_t*)(&PORTB_DATA);
    14da:	88 e3       	ldi	r24, 0x38	; 56
    14dc:	90 e0       	ldi	r25, 0x00	; 0
    14de:	9a 83       	std	Y+2, r25	; 0x02
    14e0:	89 83       	std	Y+1, r24	; 0x01
    14e2:	09 c0       	rjmp	.+18     	; 0x14f6 <gpioPinWrite+0x82>
		break;
	case GPIOC:
		pu8_portDataPointer = (uint8_t*)(&PORTC_DATA);
    14e4:	85 e3       	ldi	r24, 0x35	; 53
    14e6:	90 e0       	ldi	r25, 0x00	; 0
    14e8:	9a 83       	std	Y+2, r25	; 0x02
    14ea:	89 83       	std	Y+1, r24	; 0x01
    14ec:	04 c0       	rjmp	.+8      	; 0x14f6 <gpioPinWrite+0x82>
		break;
	case GPIOD:
		pu8_portDataPointer = (uint8_t*)(&PORTD_DATA);
    14ee:	82 e3       	ldi	r24, 0x32	; 50
    14f0:	90 e0       	ldi	r25, 0x00	; 0
    14f2:	9a 83       	std	Y+2, r25	; 0x02
    14f4:	89 83       	std	Y+1, r24	; 0x01

		break;
	}

	/* A switch-case statement to decide whether the bits values are to be high or low */
	switch(u8_value)
    14f6:	8d 81       	ldd	r24, Y+5	; 0x05
    14f8:	28 2f       	mov	r18, r24
    14fa:	30 e0       	ldi	r19, 0x00	; 0
    14fc:	3f 83       	std	Y+7, r19	; 0x07
    14fe:	2e 83       	std	Y+6, r18	; 0x06
    1500:	8e 81       	ldd	r24, Y+6	; 0x06
    1502:	9f 81       	ldd	r25, Y+7	; 0x07
    1504:	00 97       	sbiw	r24, 0x00	; 0
    1506:	31 f0       	breq	.+12     	; 0x1514 <gpioPinWrite+0xa0>
    1508:	2e 81       	ldd	r18, Y+6	; 0x06
    150a:	3f 81       	ldd	r19, Y+7	; 0x07
    150c:	2f 3f       	cpi	r18, 0xFF	; 255
    150e:	31 05       	cpc	r19, r1
    1510:	61 f0       	breq	.+24     	; 0x152a <gpioPinWrite+0xb6>
    1512:	13 c0       	rjmp	.+38     	; 0x153a <gpioPinWrite+0xc6>
	{
	case LOW:
		*pu8_portDataPointer &= ~u8_pins;
    1514:	e9 81       	ldd	r30, Y+1	; 0x01
    1516:	fa 81       	ldd	r31, Y+2	; 0x02
    1518:	80 81       	ld	r24, Z
    151a:	98 2f       	mov	r25, r24
    151c:	8c 81       	ldd	r24, Y+4	; 0x04
    151e:	80 95       	com	r24
    1520:	89 23       	and	r24, r25
    1522:	e9 81       	ldd	r30, Y+1	; 0x01
    1524:	fa 81       	ldd	r31, Y+2	; 0x02
    1526:	80 83       	st	Z, r24
    1528:	08 c0       	rjmp	.+16     	; 0x153a <gpioPinWrite+0xc6>
		break;
	case HIGH:
		*pu8_portDataPointer |= u8_pins;
    152a:	e9 81       	ldd	r30, Y+1	; 0x01
    152c:	fa 81       	ldd	r31, Y+2	; 0x02
    152e:	90 81       	ld	r25, Z
    1530:	8c 81       	ldd	r24, Y+4	; 0x04
    1532:	89 2b       	or	r24, r25
    1534:	e9 81       	ldd	r30, Y+1	; 0x01
    1536:	fa 81       	ldd	r31, Y+2	; 0x02
    1538:	80 83       	st	Z, r24
		break;
	default:

		break;
	}
}
    153a:	29 96       	adiw	r28, 0x09	; 9
    153c:	0f b6       	in	r0, 0x3f	; 63
    153e:	f8 94       	cli
    1540:	de bf       	out	0x3e, r29	; 62
    1542:	0f be       	out	0x3f, r0	; 63
    1544:	cd bf       	out	0x3d, r28	; 61
    1546:	cf 91       	pop	r28
    1548:	df 91       	pop	r29
    154a:	08 95       	ret

0000154c <gpioPinToggle>:

void gpioPinToggle(uint8_t u8_port, uint8_t u8_pins)
{
    154c:	df 93       	push	r29
    154e:	cf 93       	push	r28
    1550:	00 d0       	rcall	.+0      	; 0x1552 <gpioPinToggle+0x6>
    1552:	00 d0       	rcall	.+0      	; 0x1554 <gpioPinToggle+0x8>
    1554:	cd b7       	in	r28, 0x3d	; 61
    1556:	de b7       	in	r29, 0x3e	; 62
    1558:	89 83       	std	Y+1, r24	; 0x01
    155a:	6a 83       	std	Y+2, r22	; 0x02
	/* A switch-case statement to decide which port to toggle its pins */
	switch(u8_port)
    155c:	89 81       	ldd	r24, Y+1	; 0x01
    155e:	28 2f       	mov	r18, r24
    1560:	30 e0       	ldi	r19, 0x00	; 0
    1562:	3c 83       	std	Y+4, r19	; 0x04
    1564:	2b 83       	std	Y+3, r18	; 0x03
    1566:	8b 81       	ldd	r24, Y+3	; 0x03
    1568:	9c 81       	ldd	r25, Y+4	; 0x04
    156a:	81 30       	cpi	r24, 0x01	; 1
    156c:	91 05       	cpc	r25, r1
    156e:	f1 f0       	breq	.+60     	; 0x15ac <gpioPinToggle+0x60>
    1570:	2b 81       	ldd	r18, Y+3	; 0x03
    1572:	3c 81       	ldd	r19, Y+4	; 0x04
    1574:	22 30       	cpi	r18, 0x02	; 2
    1576:	31 05       	cpc	r19, r1
    1578:	2c f4       	brge	.+10     	; 0x1584 <gpioPinToggle+0x38>
    157a:	8b 81       	ldd	r24, Y+3	; 0x03
    157c:	9c 81       	ldd	r25, Y+4	; 0x04
    157e:	00 97       	sbiw	r24, 0x00	; 0
    1580:	61 f0       	breq	.+24     	; 0x159a <gpioPinToggle+0x4e>
    1582:	2e c0       	rjmp	.+92     	; 0x15e0 <gpioPinToggle+0x94>
    1584:	2b 81       	ldd	r18, Y+3	; 0x03
    1586:	3c 81       	ldd	r19, Y+4	; 0x04
    1588:	22 30       	cpi	r18, 0x02	; 2
    158a:	31 05       	cpc	r19, r1
    158c:	c1 f0       	breq	.+48     	; 0x15be <gpioPinToggle+0x72>
    158e:	8b 81       	ldd	r24, Y+3	; 0x03
    1590:	9c 81       	ldd	r25, Y+4	; 0x04
    1592:	83 30       	cpi	r24, 0x03	; 3
    1594:	91 05       	cpc	r25, r1
    1596:	e1 f0       	breq	.+56     	; 0x15d0 <gpioPinToggle+0x84>
    1598:	23 c0       	rjmp	.+70     	; 0x15e0 <gpioPinToggle+0x94>
	{
	case GPIOA:
		PORTA_DATA ^= u8_pins;
    159a:	ab e3       	ldi	r26, 0x3B	; 59
    159c:	b0 e0       	ldi	r27, 0x00	; 0
    159e:	eb e3       	ldi	r30, 0x3B	; 59
    15a0:	f0 e0       	ldi	r31, 0x00	; 0
    15a2:	90 81       	ld	r25, Z
    15a4:	8a 81       	ldd	r24, Y+2	; 0x02
    15a6:	89 27       	eor	r24, r25
    15a8:	8c 93       	st	X, r24
    15aa:	1a c0       	rjmp	.+52     	; 0x15e0 <gpioPinToggle+0x94>
		break;
	case GPIOB:
		PORTB_DATA ^= u8_pins;
    15ac:	a8 e3       	ldi	r26, 0x38	; 56
    15ae:	b0 e0       	ldi	r27, 0x00	; 0
    15b0:	e8 e3       	ldi	r30, 0x38	; 56
    15b2:	f0 e0       	ldi	r31, 0x00	; 0
    15b4:	90 81       	ld	r25, Z
    15b6:	8a 81       	ldd	r24, Y+2	; 0x02
    15b8:	89 27       	eor	r24, r25
    15ba:	8c 93       	st	X, r24
    15bc:	11 c0       	rjmp	.+34     	; 0x15e0 <gpioPinToggle+0x94>
		break;
	case GPIOC:
		PORTC_DATA ^= u8_pins;
    15be:	a5 e3       	ldi	r26, 0x35	; 53
    15c0:	b0 e0       	ldi	r27, 0x00	; 0
    15c2:	e5 e3       	ldi	r30, 0x35	; 53
    15c4:	f0 e0       	ldi	r31, 0x00	; 0
    15c6:	90 81       	ld	r25, Z
    15c8:	8a 81       	ldd	r24, Y+2	; 0x02
    15ca:	89 27       	eor	r24, r25
    15cc:	8c 93       	st	X, r24
    15ce:	08 c0       	rjmp	.+16     	; 0x15e0 <gpioPinToggle+0x94>
		break;
	case GPIOD:
		PORTD_DATA ^= u8_pins;
    15d0:	a2 e3       	ldi	r26, 0x32	; 50
    15d2:	b0 e0       	ldi	r27, 0x00	; 0
    15d4:	e2 e3       	ldi	r30, 0x32	; 50
    15d6:	f0 e0       	ldi	r31, 0x00	; 0
    15d8:	90 81       	ld	r25, Z
    15da:	8a 81       	ldd	r24, Y+2	; 0x02
    15dc:	89 27       	eor	r24, r25
    15de:	8c 93       	st	X, r24
		break;
	default:

		break;
	}
}
    15e0:	0f 90       	pop	r0
    15e2:	0f 90       	pop	r0
    15e4:	0f 90       	pop	r0
    15e6:	0f 90       	pop	r0
    15e8:	cf 91       	pop	r28
    15ea:	df 91       	pop	r29
    15ec:	08 95       	ret

000015ee <gpioPinRead>:

uint8_t gpioPinRead(uint8_t u8_port, uint8_t u8_pin)
{
    15ee:	df 93       	push	r29
    15f0:	cf 93       	push	r28
    15f2:	cd b7       	in	r28, 0x3d	; 61
    15f4:	de b7       	in	r29, 0x3e	; 62
    15f6:	29 97       	sbiw	r28, 0x09	; 9
    15f8:	0f b6       	in	r0, 0x3f	; 63
    15fa:	f8 94       	cli
    15fc:	de bf       	out	0x3e, r29	; 62
    15fe:	0f be       	out	0x3f, r0	; 63
    1600:	cd bf       	out	0x3d, r28	; 61
    1602:	89 83       	std	Y+1, r24	; 0x01
    1604:	6a 83       	std	Y+2, r22	; 0x02
	/* A switch-case statement to decide which port to read its pin */
	switch(u8_port)
    1606:	89 81       	ldd	r24, Y+1	; 0x01
    1608:	28 2f       	mov	r18, r24
    160a:	30 e0       	ldi	r19, 0x00	; 0
    160c:	3d 83       	std	Y+5, r19	; 0x05
    160e:	2c 83       	std	Y+4, r18	; 0x04
    1610:	8c 81       	ldd	r24, Y+4	; 0x04
    1612:	9d 81       	ldd	r25, Y+5	; 0x05
    1614:	81 30       	cpi	r24, 0x01	; 1
    1616:	91 05       	cpc	r25, r1
    1618:	19 f1       	breq	.+70     	; 0x1660 <gpioPinRead+0x72>
    161a:	2c 81       	ldd	r18, Y+4	; 0x04
    161c:	3d 81       	ldd	r19, Y+5	; 0x05
    161e:	22 30       	cpi	r18, 0x02	; 2
    1620:	31 05       	cpc	r19, r1
    1622:	2c f4       	brge	.+10     	; 0x162e <gpioPinRead+0x40>
    1624:	8c 81       	ldd	r24, Y+4	; 0x04
    1626:	9d 81       	ldd	r25, Y+5	; 0x05
    1628:	00 97       	sbiw	r24, 0x00	; 0
    162a:	61 f0       	breq	.+24     	; 0x1644 <gpioPinRead+0x56>
    162c:	43 c0       	rjmp	.+134    	; 0x16b4 <gpioPinRead+0xc6>
    162e:	2c 81       	ldd	r18, Y+4	; 0x04
    1630:	3d 81       	ldd	r19, Y+5	; 0x05
    1632:	22 30       	cpi	r18, 0x02	; 2
    1634:	31 05       	cpc	r19, r1
    1636:	11 f1       	breq	.+68     	; 0x167c <gpioPinRead+0x8e>
    1638:	8c 81       	ldd	r24, Y+4	; 0x04
    163a:	9d 81       	ldd	r25, Y+5	; 0x05
    163c:	83 30       	cpi	r24, 0x03	; 3
    163e:	91 05       	cpc	r25, r1
    1640:	59 f1       	breq	.+86     	; 0x1698 <gpioPinRead+0xaa>
    1642:	38 c0       	rjmp	.+112    	; 0x16b4 <gpioPinRead+0xc6>
	{
	case GPIOA:
		return ((PORTA_PIN & u8_pin)? 1:0);
    1644:	e9 e3       	ldi	r30, 0x39	; 57
    1646:	f0 e0       	ldi	r31, 0x00	; 0
    1648:	90 81       	ld	r25, Z
    164a:	8a 81       	ldd	r24, Y+2	; 0x02
    164c:	89 23       	and	r24, r25
    164e:	8e 83       	std	Y+6, r24	; 0x06
    1650:	9e 81       	ldd	r25, Y+6	; 0x06
    1652:	99 23       	and	r25, r25
    1654:	11 f0       	breq	.+4      	; 0x165a <gpioPinRead+0x6c>
    1656:	21 e0       	ldi	r18, 0x01	; 1
    1658:	2e 83       	std	Y+6, r18	; 0x06
    165a:	3e 81       	ldd	r19, Y+6	; 0x06
    165c:	3b 83       	std	Y+3, r19	; 0x03
    165e:	2c c0       	rjmp	.+88     	; 0x16b8 <gpioPinRead+0xca>
		break;
	case GPIOB:
		return ((PORTB_PIN & u8_pin)? 1:0);
    1660:	e6 e3       	ldi	r30, 0x36	; 54
    1662:	f0 e0       	ldi	r31, 0x00	; 0
    1664:	90 81       	ld	r25, Z
    1666:	8a 81       	ldd	r24, Y+2	; 0x02
    1668:	89 23       	and	r24, r25
    166a:	8f 83       	std	Y+7, r24	; 0x07
    166c:	8f 81       	ldd	r24, Y+7	; 0x07
    166e:	88 23       	and	r24, r24
    1670:	11 f0       	breq	.+4      	; 0x1676 <gpioPinRead+0x88>
    1672:	91 e0       	ldi	r25, 0x01	; 1
    1674:	9f 83       	std	Y+7, r25	; 0x07
    1676:	2f 81       	ldd	r18, Y+7	; 0x07
    1678:	2b 83       	std	Y+3, r18	; 0x03
    167a:	1e c0       	rjmp	.+60     	; 0x16b8 <gpioPinRead+0xca>
		break;
	case GPIOC:
		return ((PORTC_PIN & u8_pin)? 1:0);
    167c:	e3 e3       	ldi	r30, 0x33	; 51
    167e:	f0 e0       	ldi	r31, 0x00	; 0
    1680:	90 81       	ld	r25, Z
    1682:	8a 81       	ldd	r24, Y+2	; 0x02
    1684:	89 23       	and	r24, r25
    1686:	88 87       	std	Y+8, r24	; 0x08
    1688:	38 85       	ldd	r19, Y+8	; 0x08
    168a:	33 23       	and	r19, r19
    168c:	11 f0       	breq	.+4      	; 0x1692 <gpioPinRead+0xa4>
    168e:	81 e0       	ldi	r24, 0x01	; 1
    1690:	88 87       	std	Y+8, r24	; 0x08
    1692:	98 85       	ldd	r25, Y+8	; 0x08
    1694:	9b 83       	std	Y+3, r25	; 0x03
    1696:	10 c0       	rjmp	.+32     	; 0x16b8 <gpioPinRead+0xca>
		break;
	case GPIOD:
		return ((PORTD_PIN & u8_pin)? 1:0);
    1698:	e0 e3       	ldi	r30, 0x30	; 48
    169a:	f0 e0       	ldi	r31, 0x00	; 0
    169c:	90 81       	ld	r25, Z
    169e:	8a 81       	ldd	r24, Y+2	; 0x02
    16a0:	89 23       	and	r24, r25
    16a2:	89 87       	std	Y+9, r24	; 0x09
    16a4:	29 85       	ldd	r18, Y+9	; 0x09
    16a6:	22 23       	and	r18, r18
    16a8:	11 f0       	breq	.+4      	; 0x16ae <gpioPinRead+0xc0>
    16aa:	31 e0       	ldi	r19, 0x01	; 1
    16ac:	39 87       	std	Y+9, r19	; 0x09
    16ae:	89 85       	ldd	r24, Y+9	; 0x09
    16b0:	8b 83       	std	Y+3, r24	; 0x03
    16b2:	02 c0       	rjmp	.+4      	; 0x16b8 <gpioPinRead+0xca>
		break;
	default:
		return ERROR;
    16b4:	9f ef       	ldi	r25, 0xFF	; 255
    16b6:	9b 83       	std	Y+3, r25	; 0x03
    16b8:	8b 81       	ldd	r24, Y+3	; 0x03
		break;
	}
}
    16ba:	29 96       	adiw	r28, 0x09	; 9
    16bc:	0f b6       	in	r0, 0x3f	; 63
    16be:	f8 94       	cli
    16c0:	de bf       	out	0x3e, r29	; 62
    16c2:	0f be       	out	0x3f, r0	; 63
    16c4:	cd bf       	out	0x3d, r28	; 61
    16c6:	cf 91       	pop	r28
    16c8:	df 91       	pop	r29
    16ca:	08 95       	ret

000016cc <__vector_1>:
extern uint8_t gu8_swIcuFlag;

/*- INTERRUPT APIs IMPLEMENTATION --------------------------*/

void EXTERNAL_INTERRUPT0 (void)
{
    16cc:	78 94       	sei
    16ce:	1f 92       	push	r1
    16d0:	0f 92       	push	r0
    16d2:	0f b6       	in	r0, 0x3f	; 63
    16d4:	0f 92       	push	r0
    16d6:	11 24       	eor	r1, r1
    16d8:	df 93       	push	r29
    16da:	cf 93       	push	r28
    16dc:	cd b7       	in	r28, 0x3d	; 61
    16de:	de b7       	in	r29, 0x3e	; 62

}
    16e0:	cf 91       	pop	r28
    16e2:	df 91       	pop	r29
    16e4:	0f 90       	pop	r0
    16e6:	0f be       	out	0x3f, r0	; 63
    16e8:	0f 90       	pop	r0
    16ea:	1f 90       	pop	r1
    16ec:	18 95       	reti

000016ee <__vector_2>:

void EXTERNAL_INTERRUPT1 (void)
{
    16ee:	78 94       	sei
    16f0:	1f 92       	push	r1
    16f2:	0f 92       	push	r0
    16f4:	0f b6       	in	r0, 0x3f	; 63
    16f6:	0f 92       	push	r0
    16f8:	11 24       	eor	r1, r1
    16fa:	df 93       	push	r29
    16fc:	cf 93       	push	r28
    16fe:	cd b7       	in	r28, 0x3d	; 61
    1700:	de b7       	in	r29, 0x3e	; 62

}
    1702:	cf 91       	pop	r28
    1704:	df 91       	pop	r29
    1706:	0f 90       	pop	r0
    1708:	0f be       	out	0x3f, r0	; 63
    170a:	0f 90       	pop	r0
    170c:	1f 90       	pop	r1
    170e:	18 95       	reti

00001710 <__vector_3>:

void EXTERNAL_INTERRUPT2 (void)
{
    1710:	78 94       	sei
    1712:	1f 92       	push	r1
    1714:	0f 92       	push	r0
    1716:	0f b6       	in	r0, 0x3f	; 63
    1718:	0f 92       	push	r0
    171a:	11 24       	eor	r1, r1
    171c:	2f 93       	push	r18
    171e:	3f 93       	push	r19
    1720:	4f 93       	push	r20
    1722:	5f 93       	push	r21
    1724:	6f 93       	push	r22
    1726:	7f 93       	push	r23
    1728:	8f 93       	push	r24
    172a:	9f 93       	push	r25
    172c:	af 93       	push	r26
    172e:	bf 93       	push	r27
    1730:	ef 93       	push	r30
    1732:	ff 93       	push	r31
    1734:	df 93       	push	r29
    1736:	cf 93       	push	r28
    1738:	cd b7       	in	r28, 0x3d	; 61
    173a:	de b7       	in	r29, 0x3e	; 62
	/* In case of rising edge detection */
	if(BIT_IS_SET(MCUCSR, 6))
    173c:	e4 e5       	ldi	r30, 0x54	; 84
    173e:	f0 e0       	ldi	r31, 0x00	; 0
    1740:	80 81       	ld	r24, Z
    1742:	88 2f       	mov	r24, r24
    1744:	90 e0       	ldi	r25, 0x00	; 0
    1746:	80 74       	andi	r24, 0x40	; 64
    1748:	90 70       	andi	r25, 0x00	; 0
    174a:	00 97       	sbiw	r24, 0x00	; 0
    174c:	31 f0       	breq	.+12     	; 0x175a <__vector_3+0x4a>
	{
		/* Start timer counter */
		SwICU_Start();
    174e:	0e 94 c8 07 	call	0xf90	; 0xf90 <SwICU_Start>
		/* Change edge detection to falling edge detection */
		SwICU_SetCfgEdge(SwICU_EdgeFalling);
    1752:	80 e0       	ldi	r24, 0x00	; 0
    1754:	0e 94 9a 07 	call	0xf34	; 0xf34 <SwICU_SetCfgEdge>
    1758:	15 c0       	rjmp	.+42     	; 0x1784 <__vector_3+0x74>
	}
	/* In case of falling edge detection */
	else if(BIT_IS_CLEAR(MCUCSR, 6))
    175a:	e4 e5       	ldi	r30, 0x54	; 84
    175c:	f0 e0       	ldi	r31, 0x00	; 0
    175e:	80 81       	ld	r24, Z
    1760:	88 2f       	mov	r24, r24
    1762:	90 e0       	ldi	r25, 0x00	; 0
    1764:	80 74       	andi	r24, 0x40	; 64
    1766:	90 70       	andi	r25, 0x00	; 0
    1768:	00 97       	sbiw	r24, 0x00	; 0
    176a:	61 f4       	brne	.+24     	; 0x1784 <__vector_3+0x74>
	{
		/* Read the current timer counter value */
		SwICU_Read(&gu8_swIcuRead);
    176c:	8c e6       	ldi	r24, 0x6C	; 108
    176e:	91 e0       	ldi	r25, 0x01	; 1
    1770:	0e 94 ae 07 	call	0xf5c	; 0xf5c <SwICU_Read>
		/* Change edge detection to rising edge detection */
		SwICU_SetCfgEdge(SwICU_EdgeRising);
    1774:	80 e4       	ldi	r24, 0x40	; 64
    1776:	0e 94 9a 07 	call	0xf34	; 0xf34 <SwICU_SetCfgEdge>
		/* Stop the timer counter */
		SwICU_Stop();
    177a:	0e 94 bf 07 	call	0xf7e	; 0xf7e <SwICU_Stop>
		/* Set a flag to represent that the current operation is done */
		gu8_swIcuFlag = 1;
    177e:	81 e0       	ldi	r24, 0x01	; 1
    1780:	80 93 6d 01 	sts	0x016D, r24
	}
}
    1784:	cf 91       	pop	r28
    1786:	df 91       	pop	r29
    1788:	ff 91       	pop	r31
    178a:	ef 91       	pop	r30
    178c:	bf 91       	pop	r27
    178e:	af 91       	pop	r26
    1790:	9f 91       	pop	r25
    1792:	8f 91       	pop	r24
    1794:	7f 91       	pop	r23
    1796:	6f 91       	pop	r22
    1798:	5f 91       	pop	r21
    179a:	4f 91       	pop	r20
    179c:	3f 91       	pop	r19
    179e:	2f 91       	pop	r18
    17a0:	0f 90       	pop	r0
    17a2:	0f be       	out	0x3f, r0	; 63
    17a4:	0f 90       	pop	r0
    17a6:	1f 90       	pop	r1
    17a8:	18 95       	reti

000017aa <__vector_10>:

void TIMER0_CTC_MODE_INTERRUPT (void)
{
    17aa:	78 94       	sei
    17ac:	1f 92       	push	r1
    17ae:	0f 92       	push	r0
    17b0:	0f b6       	in	r0, 0x3f	; 63
    17b2:	0f 92       	push	r0
    17b4:	11 24       	eor	r1, r1
    17b6:	2f 93       	push	r18
    17b8:	3f 93       	push	r19
    17ba:	4f 93       	push	r20
    17bc:	5f 93       	push	r21
    17be:	6f 93       	push	r22
    17c0:	7f 93       	push	r23
    17c2:	8f 93       	push	r24
    17c4:	9f 93       	push	r25
    17c6:	af 93       	push	r26
    17c8:	bf 93       	push	r27
    17ca:	ef 93       	push	r30
    17cc:	ff 93       	push	r31
    17ce:	df 93       	push	r29
    17d0:	cf 93       	push	r28
    17d2:	cd b7       	in	r28, 0x3d	; 61
    17d4:	de b7       	in	r29, 0x3e	; 62
	/* A global interrupt variable used for controlling the motor speed every time the duty cycle changes */
	gu16_globalInterruptVariable++;
    17d6:	80 91 6e 01 	lds	r24, 0x016E
    17da:	90 91 6f 01 	lds	r25, 0x016F
    17de:	01 96       	adiw	r24, 0x01	; 1
    17e0:	90 93 6f 01 	sts	0x016F, r25
    17e4:	80 93 6e 01 	sts	0x016E, r24
	
	if(gu16_globalInterruptVariable % 100 == gu8_dutyCycle)
    17e8:	80 91 6e 01 	lds	r24, 0x016E
    17ec:	90 91 6f 01 	lds	r25, 0x016F
    17f0:	24 e6       	ldi	r18, 0x64	; 100
    17f2:	30 e0       	ldi	r19, 0x00	; 0
    17f4:	b9 01       	movw	r22, r18
    17f6:	0e 94 50 17 	call	0x2ea0	; 0x2ea0 <__udivmodhi4>
    17fa:	9c 01       	movw	r18, r24
    17fc:	80 91 6b 01 	lds	r24, 0x016B
    1800:	88 2f       	mov	r24, r24
    1802:	90 e0       	ldi	r25, 0x00	; 0
    1804:	28 17       	cp	r18, r24
    1806:	39 07       	cpc	r19, r25
    1808:	c1 f4       	brne	.+48     	; 0x183a <__vector_10+0x90>
	{
		gpioPinWrite(GPIOD, BIT2, LOW);
    180a:	83 e0       	ldi	r24, 0x03	; 3
    180c:	64 e0       	ldi	r22, 0x04	; 4
    180e:	40 e0       	ldi	r20, 0x00	; 0
    1810:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
		if(gu8_flag != 2)
    1814:	80 91 72 01 	lds	r24, 0x0172
    1818:	90 91 73 01 	lds	r25, 0x0173
    181c:	82 30       	cpi	r24, 0x02	; 2
    181e:	91 05       	cpc	r25, r1
    1820:	31 f0       	breq	.+12     	; 0x182e <__vector_10+0x84>
			gpioPinWrite(GPIOD, BIT6, LOW);
    1822:	83 e0       	ldi	r24, 0x03	; 3
    1824:	60 e4       	ldi	r22, 0x40	; 64
    1826:	40 e0       	ldi	r20, 0x00	; 0
    1828:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
    182c:	2c c0       	rjmp	.+88     	; 0x1886 <__vector_10+0xdc>
		else
			gpioPinWrite(GPIOD, BIT7, LOW);
    182e:	83 e0       	ldi	r24, 0x03	; 3
    1830:	60 e8       	ldi	r22, 0x80	; 128
    1832:	40 e0       	ldi	r20, 0x00	; 0
    1834:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
    1838:	26 c0       	rjmp	.+76     	; 0x1886 <__vector_10+0xdc>
	}else if(gu16_globalInterruptVariable % 100 == 0)
    183a:	80 91 6e 01 	lds	r24, 0x016E
    183e:	90 91 6f 01 	lds	r25, 0x016F
    1842:	24 e6       	ldi	r18, 0x64	; 100
    1844:	30 e0       	ldi	r19, 0x00	; 0
    1846:	b9 01       	movw	r22, r18
    1848:	0e 94 50 17 	call	0x2ea0	; 0x2ea0 <__udivmodhi4>
    184c:	00 97       	sbiw	r24, 0x00	; 0
    184e:	d9 f4       	brne	.+54     	; 0x1886 <__vector_10+0xdc>
	{
		gpioPinWrite(GPIOD, BIT2, HIGH);
    1850:	83 e0       	ldi	r24, 0x03	; 3
    1852:	64 e0       	ldi	r22, 0x04	; 4
    1854:	4f ef       	ldi	r20, 0xFF	; 255
    1856:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
		if(gu8_flag != 2)
    185a:	80 91 72 01 	lds	r24, 0x0172
    185e:	90 91 73 01 	lds	r25, 0x0173
    1862:	82 30       	cpi	r24, 0x02	; 2
    1864:	91 05       	cpc	r25, r1
    1866:	31 f0       	breq	.+12     	; 0x1874 <__vector_10+0xca>
			gpioPinWrite(GPIOD, BIT6, HIGH);
    1868:	83 e0       	ldi	r24, 0x03	; 3
    186a:	60 e4       	ldi	r22, 0x40	; 64
    186c:	4f ef       	ldi	r20, 0xFF	; 255
    186e:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
    1872:	05 c0       	rjmp	.+10     	; 0x187e <__vector_10+0xd4>
		else
			gpioPinWrite(GPIOD, BIT7, HIGH);
    1874:	83 e0       	ldi	r24, 0x03	; 3
    1876:	60 e8       	ldi	r22, 0x80	; 128
    1878:	4f ef       	ldi	r20, 0xFF	; 255
    187a:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
			
		gu16_globalInterruptVariable = 0;
    187e:	10 92 6f 01 	sts	0x016F, r1
    1882:	10 92 6e 01 	sts	0x016E, r1
	}

	if(gu8_completionFlag == 1)
    1886:	80 91 6a 01 	lds	r24, 0x016A
    188a:	81 30       	cpi	r24, 0x01	; 1
    188c:	09 f4       	brne	.+2      	; 0x1890 <__vector_10+0xe6>
	{
		cli();
    188e:	f8 94       	cli
	}

	gu16_delayCounter++;
    1890:	80 91 70 01 	lds	r24, 0x0170
    1894:	90 91 71 01 	lds	r25, 0x0171
    1898:	01 96       	adiw	r24, 0x01	; 1
    189a:	90 93 71 01 	sts	0x0171, r25
    189e:	80 93 70 01 	sts	0x0170, r24

	if(gu16_delayCounter == 650)
    18a2:	80 91 70 01 	lds	r24, 0x0170
    18a6:	90 91 71 01 	lds	r25, 0x0171
    18aa:	22 e0       	ldi	r18, 0x02	; 2
    18ac:	8a 38       	cpi	r24, 0x8A	; 138
    18ae:	92 07       	cpc	r25, r18
    18b0:	39 f5       	brne	.+78     	; 0x1900 <__vector_10+0x156>
	{
		if(gu8_flag == 0)
    18b2:	80 91 72 01 	lds	r24, 0x0172
    18b6:	90 91 73 01 	lds	r25, 0x0173
    18ba:	00 97       	sbiw	r24, 0x00	; 0
    18bc:	31 f4       	brne	.+12     	; 0x18ca <__vector_10+0x120>
			gu8_dutyCycle++;
    18be:	80 91 6b 01 	lds	r24, 0x016B
    18c2:	8f 5f       	subi	r24, 0xFF	; 255
    18c4:	80 93 6b 01 	sts	0x016B, r24
    18c8:	17 c0       	rjmp	.+46     	; 0x18f8 <__vector_10+0x14e>
		else if(gu8_flag == 1)
    18ca:	80 91 72 01 	lds	r24, 0x0172
    18ce:	90 91 73 01 	lds	r25, 0x0173
    18d2:	81 30       	cpi	r24, 0x01	; 1
    18d4:	91 05       	cpc	r25, r1
    18d6:	31 f4       	brne	.+12     	; 0x18e4 <__vector_10+0x13a>
			gu8_dutyCycle--;
    18d8:	80 91 6b 01 	lds	r24, 0x016B
    18dc:	81 50       	subi	r24, 0x01	; 1
    18de:	80 93 6b 01 	sts	0x016B, r24
    18e2:	0a c0       	rjmp	.+20     	; 0x18f8 <__vector_10+0x14e>
		else if(gu8_flag == 2)
    18e4:	80 91 72 01 	lds	r24, 0x0172
    18e8:	90 91 73 01 	lds	r25, 0x0173
    18ec:	82 30       	cpi	r24, 0x02	; 2
    18ee:	91 05       	cpc	r25, r1
    18f0:	19 f4       	brne	.+6      	; 0x18f8 <__vector_10+0x14e>
			gu8_completionFlag = 1;
    18f2:	81 e0       	ldi	r24, 0x01	; 1
    18f4:	80 93 6a 01 	sts	0x016A, r24
		gu16_delayCounter = 0;
    18f8:	10 92 71 01 	sts	0x0171, r1
    18fc:	10 92 70 01 	sts	0x0170, r1
	}

	if(gu8_dutyCycle >= 100 && gu8_flag == 0)
    1900:	80 91 6b 01 	lds	r24, 0x016B
    1904:	84 36       	cpi	r24, 0x64	; 100
    1906:	68 f0       	brcs	.+26     	; 0x1922 <__vector_10+0x178>
    1908:	80 91 72 01 	lds	r24, 0x0172
    190c:	90 91 73 01 	lds	r25, 0x0173
    1910:	00 97       	sbiw	r24, 0x00	; 0
    1912:	39 f4       	brne	.+14     	; 0x1922 <__vector_10+0x178>
	{
		gu8_flag = 1;
    1914:	81 e0       	ldi	r24, 0x01	; 1
    1916:	90 e0       	ldi	r25, 0x00	; 0
    1918:	90 93 73 01 	sts	0x0173, r25
    191c:	80 93 72 01 	sts	0x0172, r24
    1920:	19 c0       	rjmp	.+50     	; 0x1954 <__vector_10+0x1aa>
	}
	else if(gu8_dutyCycle <= 0 && gu8_flag == 1)
    1922:	80 91 6b 01 	lds	r24, 0x016B
    1926:	88 23       	and	r24, r24
    1928:	a9 f4       	brne	.+42     	; 0x1954 <__vector_10+0x1aa>
    192a:	80 91 72 01 	lds	r24, 0x0172
    192e:	90 91 73 01 	lds	r25, 0x0173
    1932:	81 30       	cpi	r24, 0x01	; 1
    1934:	91 05       	cpc	r25, r1
    1936:	71 f4       	brne	.+28     	; 0x1954 <__vector_10+0x1aa>
	{
		gu8_flag = 2;
    1938:	82 e0       	ldi	r24, 0x02	; 2
    193a:	90 e0       	ldi	r25, 0x00	; 0
    193c:	90 93 73 01 	sts	0x0173, r25
    1940:	80 93 72 01 	sts	0x0172, r24
		gu8_dutyCycle = 20;
    1944:	84 e1       	ldi	r24, 0x14	; 20
    1946:	80 93 6b 01 	sts	0x016B, r24
		gpioPinWrite(GPIOD, BIT6, LOW);
    194a:	83 e0       	ldi	r24, 0x03	; 3
    194c:	60 e4       	ldi	r22, 0x40	; 64
    194e:	40 e0       	ldi	r20, 0x00	; 0
    1950:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
	}
}
    1954:	cf 91       	pop	r28
    1956:	df 91       	pop	r29
    1958:	ff 91       	pop	r31
    195a:	ef 91       	pop	r30
    195c:	bf 91       	pop	r27
    195e:	af 91       	pop	r26
    1960:	9f 91       	pop	r25
    1962:	8f 91       	pop	r24
    1964:	7f 91       	pop	r23
    1966:	6f 91       	pop	r22
    1968:	5f 91       	pop	r21
    196a:	4f 91       	pop	r20
    196c:	3f 91       	pop	r19
    196e:	2f 91       	pop	r18
    1970:	0f 90       	pop	r0
    1972:	0f be       	out	0x3f, r0	; 63
    1974:	0f 90       	pop	r0
    1976:	1f 90       	pop	r1
    1978:	18 95       	reti

0000197a <__vector_11>:

void TIMER0_OVF_MODE_INTERRUPT (void)
{
    197a:	78 94       	sei
    197c:	1f 92       	push	r1
    197e:	0f 92       	push	r0
    1980:	0f b6       	in	r0, 0x3f	; 63
    1982:	0f 92       	push	r0
    1984:	11 24       	eor	r1, r1
    1986:	df 93       	push	r29
    1988:	cf 93       	push	r28
    198a:	cd b7       	in	r28, 0x3d	; 61
    198c:	de b7       	in	r29, 0x3e	; 62

}
    198e:	cf 91       	pop	r28
    1990:	df 91       	pop	r29
    1992:	0f 90       	pop	r0
    1994:	0f be       	out	0x3f, r0	; 63
    1996:	0f 90       	pop	r0
    1998:	1f 90       	pop	r1
    199a:	18 95       	reti

0000199c <__vector_6>:

void TIMER1_ICU_MODE_INTERRUPT (void)
{
    199c:	78 94       	sei
    199e:	1f 92       	push	r1
    19a0:	0f 92       	push	r0
    19a2:	0f b6       	in	r0, 0x3f	; 63
    19a4:	0f 92       	push	r0
    19a6:	11 24       	eor	r1, r1
    19a8:	df 93       	push	r29
    19aa:	cf 93       	push	r28
    19ac:	cd b7       	in	r28, 0x3d	; 61
    19ae:	de b7       	in	r29, 0x3e	; 62

}
    19b0:	cf 91       	pop	r28
    19b2:	df 91       	pop	r29
    19b4:	0f 90       	pop	r0
    19b6:	0f be       	out	0x3f, r0	; 63
    19b8:	0f 90       	pop	r0
    19ba:	1f 90       	pop	r1
    19bc:	18 95       	reti

000019be <__vector_7>:

void TIMER1_CTC_A_MODE_INTERRUPT (void)
{
    19be:	78 94       	sei
    19c0:	1f 92       	push	r1
    19c2:	0f 92       	push	r0
    19c4:	0f b6       	in	r0, 0x3f	; 63
    19c6:	0f 92       	push	r0
    19c8:	11 24       	eor	r1, r1
    19ca:	2f 93       	push	r18
    19cc:	3f 93       	push	r19
    19ce:	4f 93       	push	r20
    19d0:	5f 93       	push	r21
    19d2:	6f 93       	push	r22
    19d4:	7f 93       	push	r23
    19d6:	8f 93       	push	r24
    19d8:	9f 93       	push	r25
    19da:	af 93       	push	r26
    19dc:	bf 93       	push	r27
    19de:	ef 93       	push	r30
    19e0:	ff 93       	push	r31
    19e2:	df 93       	push	r29
    19e4:	cf 93       	push	r28
    19e6:	cd b7       	in	r28, 0x3d	; 61
    19e8:	de b7       	in	r29, 0x3e	; 62
//	Led_Toggle(LED_0);

gu16_globalInterruptVariable++;
    19ea:	80 91 6e 01 	lds	r24, 0x016E
    19ee:	90 91 6f 01 	lds	r25, 0x016F
    19f2:	01 96       	adiw	r24, 0x01	; 1
    19f4:	90 93 6f 01 	sts	0x016F, r25
    19f8:	80 93 6e 01 	sts	0x016E, r24

if(gu16_globalInterruptVariable % 100 == gu8_dutyCycle)
    19fc:	80 91 6e 01 	lds	r24, 0x016E
    1a00:	90 91 6f 01 	lds	r25, 0x016F
    1a04:	24 e6       	ldi	r18, 0x64	; 100
    1a06:	30 e0       	ldi	r19, 0x00	; 0
    1a08:	b9 01       	movw	r22, r18
    1a0a:	0e 94 50 17 	call	0x2ea0	; 0x2ea0 <__udivmodhi4>
    1a0e:	9c 01       	movw	r18, r24
    1a10:	80 91 6b 01 	lds	r24, 0x016B
    1a14:	88 2f       	mov	r24, r24
    1a16:	90 e0       	ldi	r25, 0x00	; 0
    1a18:	28 17       	cp	r18, r24
    1a1a:	39 07       	cpc	r19, r25
    1a1c:	c1 f4       	brne	.+48     	; 0x1a4e <__vector_7+0x90>
{
	gpioPinWrite(GPIOD, BIT2, LOW);
    1a1e:	83 e0       	ldi	r24, 0x03	; 3
    1a20:	64 e0       	ldi	r22, 0x04	; 4
    1a22:	40 e0       	ldi	r20, 0x00	; 0
    1a24:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
	if(gu8_flag != 2)
    1a28:	80 91 72 01 	lds	r24, 0x0172
    1a2c:	90 91 73 01 	lds	r25, 0x0173
    1a30:	82 30       	cpi	r24, 0x02	; 2
    1a32:	91 05       	cpc	r25, r1
    1a34:	31 f0       	breq	.+12     	; 0x1a42 <__vector_7+0x84>
	gpioPinWrite(GPIOD, BIT6, LOW);
    1a36:	83 e0       	ldi	r24, 0x03	; 3
    1a38:	60 e4       	ldi	r22, 0x40	; 64
    1a3a:	40 e0       	ldi	r20, 0x00	; 0
    1a3c:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
    1a40:	2c c0       	rjmp	.+88     	; 0x1a9a <__vector_7+0xdc>
	else
	gpioPinWrite(GPIOD, BIT7, LOW);
    1a42:	83 e0       	ldi	r24, 0x03	; 3
    1a44:	60 e8       	ldi	r22, 0x80	; 128
    1a46:	40 e0       	ldi	r20, 0x00	; 0
    1a48:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
    1a4c:	26 c0       	rjmp	.+76     	; 0x1a9a <__vector_7+0xdc>
}else if(gu16_globalInterruptVariable % 100 == 0)
    1a4e:	80 91 6e 01 	lds	r24, 0x016E
    1a52:	90 91 6f 01 	lds	r25, 0x016F
    1a56:	24 e6       	ldi	r18, 0x64	; 100
    1a58:	30 e0       	ldi	r19, 0x00	; 0
    1a5a:	b9 01       	movw	r22, r18
    1a5c:	0e 94 50 17 	call	0x2ea0	; 0x2ea0 <__udivmodhi4>
    1a60:	00 97       	sbiw	r24, 0x00	; 0
    1a62:	d9 f4       	brne	.+54     	; 0x1a9a <__vector_7+0xdc>
{
	gpioPinWrite(GPIOD, BIT2, HIGH);
    1a64:	83 e0       	ldi	r24, 0x03	; 3
    1a66:	64 e0       	ldi	r22, 0x04	; 4
    1a68:	4f ef       	ldi	r20, 0xFF	; 255
    1a6a:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
	if(gu8_flag != 2)
    1a6e:	80 91 72 01 	lds	r24, 0x0172
    1a72:	90 91 73 01 	lds	r25, 0x0173
    1a76:	82 30       	cpi	r24, 0x02	; 2
    1a78:	91 05       	cpc	r25, r1
    1a7a:	31 f0       	breq	.+12     	; 0x1a88 <__vector_7+0xca>
	gpioPinWrite(GPIOD, BIT6, HIGH);
    1a7c:	83 e0       	ldi	r24, 0x03	; 3
    1a7e:	60 e4       	ldi	r22, 0x40	; 64
    1a80:	4f ef       	ldi	r20, 0xFF	; 255
    1a82:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
    1a86:	05 c0       	rjmp	.+10     	; 0x1a92 <__vector_7+0xd4>
	else
	gpioPinWrite(GPIOD, BIT7, HIGH);
    1a88:	83 e0       	ldi	r24, 0x03	; 3
    1a8a:	60 e8       	ldi	r22, 0x80	; 128
    1a8c:	4f ef       	ldi	r20, 0xFF	; 255
    1a8e:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
	
	gu16_globalInterruptVariable = 0;
    1a92:	10 92 6f 01 	sts	0x016F, r1
    1a96:	10 92 6e 01 	sts	0x016E, r1
}

if(gu8_completionFlag == 1)
    1a9a:	80 91 6a 01 	lds	r24, 0x016A
    1a9e:	81 30       	cpi	r24, 0x01	; 1
    1aa0:	09 f4       	brne	.+2      	; 0x1aa4 <__vector_7+0xe6>
{
	cli();
    1aa2:	f8 94       	cli
}

gu16_delayCounter++;
    1aa4:	80 91 70 01 	lds	r24, 0x0170
    1aa8:	90 91 71 01 	lds	r25, 0x0171
    1aac:	01 96       	adiw	r24, 0x01	; 1
    1aae:	90 93 71 01 	sts	0x0171, r25
    1ab2:	80 93 70 01 	sts	0x0170, r24

if(gu16_delayCounter == 540)
    1ab6:	80 91 70 01 	lds	r24, 0x0170
    1aba:	90 91 71 01 	lds	r25, 0x0171
    1abe:	22 e0       	ldi	r18, 0x02	; 2
    1ac0:	8c 31       	cpi	r24, 0x1C	; 28
    1ac2:	92 07       	cpc	r25, r18
    1ac4:	39 f5       	brne	.+78     	; 0x1b14 <__vector_7+0x156>
{
	if(gu8_flag == 0)
    1ac6:	80 91 72 01 	lds	r24, 0x0172
    1aca:	90 91 73 01 	lds	r25, 0x0173
    1ace:	00 97       	sbiw	r24, 0x00	; 0
    1ad0:	31 f4       	brne	.+12     	; 0x1ade <__vector_7+0x120>
	gu8_dutyCycle++;
    1ad2:	80 91 6b 01 	lds	r24, 0x016B
    1ad6:	8f 5f       	subi	r24, 0xFF	; 255
    1ad8:	80 93 6b 01 	sts	0x016B, r24
    1adc:	17 c0       	rjmp	.+46     	; 0x1b0c <__vector_7+0x14e>
	else if(gu8_flag == 1)
    1ade:	80 91 72 01 	lds	r24, 0x0172
    1ae2:	90 91 73 01 	lds	r25, 0x0173
    1ae6:	81 30       	cpi	r24, 0x01	; 1
    1ae8:	91 05       	cpc	r25, r1
    1aea:	31 f4       	brne	.+12     	; 0x1af8 <__vector_7+0x13a>
	gu8_dutyCycle--;
    1aec:	80 91 6b 01 	lds	r24, 0x016B
    1af0:	81 50       	subi	r24, 0x01	; 1
    1af2:	80 93 6b 01 	sts	0x016B, r24
    1af6:	0a c0       	rjmp	.+20     	; 0x1b0c <__vector_7+0x14e>
	else if(gu8_flag == 2)
    1af8:	80 91 72 01 	lds	r24, 0x0172
    1afc:	90 91 73 01 	lds	r25, 0x0173
    1b00:	82 30       	cpi	r24, 0x02	; 2
    1b02:	91 05       	cpc	r25, r1
    1b04:	19 f4       	brne	.+6      	; 0x1b0c <__vector_7+0x14e>
	gu8_completionFlag = 1;
    1b06:	81 e0       	ldi	r24, 0x01	; 1
    1b08:	80 93 6a 01 	sts	0x016A, r24
	gu16_delayCounter = 0;
    1b0c:	10 92 71 01 	sts	0x0171, r1
    1b10:	10 92 70 01 	sts	0x0170, r1
}

if(gu8_dutyCycle >= 100 && gu8_flag == 0)
    1b14:	80 91 6b 01 	lds	r24, 0x016B
    1b18:	84 36       	cpi	r24, 0x64	; 100
    1b1a:	68 f0       	brcs	.+26     	; 0x1b36 <__vector_7+0x178>
    1b1c:	80 91 72 01 	lds	r24, 0x0172
    1b20:	90 91 73 01 	lds	r25, 0x0173
    1b24:	00 97       	sbiw	r24, 0x00	; 0
    1b26:	39 f4       	brne	.+14     	; 0x1b36 <__vector_7+0x178>
{
	gu8_flag = 1;
    1b28:	81 e0       	ldi	r24, 0x01	; 1
    1b2a:	90 e0       	ldi	r25, 0x00	; 0
    1b2c:	90 93 73 01 	sts	0x0173, r25
    1b30:	80 93 72 01 	sts	0x0172, r24
    1b34:	19 c0       	rjmp	.+50     	; 0x1b68 <__vector_7+0x1aa>
}
else if(gu8_dutyCycle <= 0 && gu8_flag == 1)
    1b36:	80 91 6b 01 	lds	r24, 0x016B
    1b3a:	88 23       	and	r24, r24
    1b3c:	a9 f4       	brne	.+42     	; 0x1b68 <__vector_7+0x1aa>
    1b3e:	80 91 72 01 	lds	r24, 0x0172
    1b42:	90 91 73 01 	lds	r25, 0x0173
    1b46:	81 30       	cpi	r24, 0x01	; 1
    1b48:	91 05       	cpc	r25, r1
    1b4a:	71 f4       	brne	.+28     	; 0x1b68 <__vector_7+0x1aa>
{
	gu8_flag = 2;
    1b4c:	82 e0       	ldi	r24, 0x02	; 2
    1b4e:	90 e0       	ldi	r25, 0x00	; 0
    1b50:	90 93 73 01 	sts	0x0173, r25
    1b54:	80 93 72 01 	sts	0x0172, r24
	gu8_dutyCycle = 20;
    1b58:	84 e1       	ldi	r24, 0x14	; 20
    1b5a:	80 93 6b 01 	sts	0x016B, r24
	gpioPinWrite(GPIOD, BIT6, LOW);
    1b5e:	83 e0       	ldi	r24, 0x03	; 3
    1b60:	60 e4       	ldi	r22, 0x40	; 64
    1b62:	40 e0       	ldi	r20, 0x00	; 0
    1b64:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
}
}
    1b68:	cf 91       	pop	r28
    1b6a:	df 91       	pop	r29
    1b6c:	ff 91       	pop	r31
    1b6e:	ef 91       	pop	r30
    1b70:	bf 91       	pop	r27
    1b72:	af 91       	pop	r26
    1b74:	9f 91       	pop	r25
    1b76:	8f 91       	pop	r24
    1b78:	7f 91       	pop	r23
    1b7a:	6f 91       	pop	r22
    1b7c:	5f 91       	pop	r21
    1b7e:	4f 91       	pop	r20
    1b80:	3f 91       	pop	r19
    1b82:	2f 91       	pop	r18
    1b84:	0f 90       	pop	r0
    1b86:	0f be       	out	0x3f, r0	; 63
    1b88:	0f 90       	pop	r0
    1b8a:	1f 90       	pop	r1
    1b8c:	18 95       	reti

00001b8e <__vector_8>:

void TIMER1_CTC_B_MODE_INTERRUPT (void)
{
    1b8e:	78 94       	sei
    1b90:	1f 92       	push	r1
    1b92:	0f 92       	push	r0
    1b94:	0f b6       	in	r0, 0x3f	; 63
    1b96:	0f 92       	push	r0
    1b98:	11 24       	eor	r1, r1
    1b9a:	df 93       	push	r29
    1b9c:	cf 93       	push	r28
    1b9e:	cd b7       	in	r28, 0x3d	; 61
    1ba0:	de b7       	in	r29, 0x3e	; 62
//	Led_Toggle(LED_0);
}
    1ba2:	cf 91       	pop	r28
    1ba4:	df 91       	pop	r29
    1ba6:	0f 90       	pop	r0
    1ba8:	0f be       	out	0x3f, r0	; 63
    1baa:	0f 90       	pop	r0
    1bac:	1f 90       	pop	r1
    1bae:	18 95       	reti

00001bb0 <__vector_9>:

void TIMER1_OVF_MODE_INTERRUPT (void)
{
    1bb0:	78 94       	sei
    1bb2:	1f 92       	push	r1
    1bb4:	0f 92       	push	r0
    1bb6:	0f b6       	in	r0, 0x3f	; 63
    1bb8:	0f 92       	push	r0
    1bba:	11 24       	eor	r1, r1
    1bbc:	df 93       	push	r29
    1bbe:	cf 93       	push	r28
    1bc0:	cd b7       	in	r28, 0x3d	; 61
    1bc2:	de b7       	in	r29, 0x3e	; 62
//	Led_Toggle(LED_0);
//	timer1Set(49911);
}
    1bc4:	cf 91       	pop	r28
    1bc6:	df 91       	pop	r29
    1bc8:	0f 90       	pop	r0
    1bca:	0f be       	out	0x3f, r0	; 63
    1bcc:	0f 90       	pop	r0
    1bce:	1f 90       	pop	r1
    1bd0:	18 95       	reti

00001bd2 <__vector_4>:

void TIMER2_CTC_MODE_INTERRUPT (void)
{
    1bd2:	78 94       	sei
    1bd4:	1f 92       	push	r1
    1bd6:	0f 92       	push	r0
    1bd8:	0f b6       	in	r0, 0x3f	; 63
    1bda:	0f 92       	push	r0
    1bdc:	11 24       	eor	r1, r1
    1bde:	2f 93       	push	r18
    1be0:	3f 93       	push	r19
    1be2:	4f 93       	push	r20
    1be4:	5f 93       	push	r21
    1be6:	6f 93       	push	r22
    1be8:	7f 93       	push	r23
    1bea:	8f 93       	push	r24
    1bec:	9f 93       	push	r25
    1bee:	af 93       	push	r26
    1bf0:	bf 93       	push	r27
    1bf2:	ef 93       	push	r30
    1bf4:	ff 93       	push	r31
    1bf6:	df 93       	push	r29
    1bf8:	cf 93       	push	r28
    1bfa:	cd b7       	in	r28, 0x3d	; 61
    1bfc:	de b7       	in	r29, 0x3e	; 62
//	{
//		Led_Toggle(LED_0);
//		gu16_globalInterruptVariable = 0;
//	}

gu16_globalInterruptVariable++;
    1bfe:	80 91 6e 01 	lds	r24, 0x016E
    1c02:	90 91 6f 01 	lds	r25, 0x016F
    1c06:	01 96       	adiw	r24, 0x01	; 1
    1c08:	90 93 6f 01 	sts	0x016F, r25
    1c0c:	80 93 6e 01 	sts	0x016E, r24

if(gu16_globalInterruptVariable % 100 == (gu8_dutyCycle/3))
    1c10:	80 91 6e 01 	lds	r24, 0x016E
    1c14:	90 91 6f 01 	lds	r25, 0x016F
    1c18:	24 e6       	ldi	r18, 0x64	; 100
    1c1a:	30 e0       	ldi	r19, 0x00	; 0
    1c1c:	b9 01       	movw	r22, r18
    1c1e:	0e 94 50 17 	call	0x2ea0	; 0x2ea0 <__udivmodhi4>
    1c22:	9c 01       	movw	r18, r24
    1c24:	80 91 6b 01 	lds	r24, 0x016B
    1c28:	93 e0       	ldi	r25, 0x03	; 3
    1c2a:	69 2f       	mov	r22, r25
    1c2c:	0e 94 44 17 	call	0x2e88	; 0x2e88 <__udivmodqi4>
    1c30:	88 2f       	mov	r24, r24
    1c32:	90 e0       	ldi	r25, 0x00	; 0
    1c34:	28 17       	cp	r18, r24
    1c36:	39 07       	cpc	r19, r25
    1c38:	c1 f4       	brne	.+48     	; 0x1c6a <__vector_4+0x98>
{
	gpioPinWrite(GPIOD, BIT2, LOW);
    1c3a:	83 e0       	ldi	r24, 0x03	; 3
    1c3c:	64 e0       	ldi	r22, 0x04	; 4
    1c3e:	40 e0       	ldi	r20, 0x00	; 0
    1c40:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
	if(gu8_flag != 2)
    1c44:	80 91 72 01 	lds	r24, 0x0172
    1c48:	90 91 73 01 	lds	r25, 0x0173
    1c4c:	82 30       	cpi	r24, 0x02	; 2
    1c4e:	91 05       	cpc	r25, r1
    1c50:	31 f0       	breq	.+12     	; 0x1c5e <__vector_4+0x8c>
	gpioPinWrite(GPIOD, BIT6, LOW);
    1c52:	83 e0       	ldi	r24, 0x03	; 3
    1c54:	60 e4       	ldi	r22, 0x40	; 64
    1c56:	40 e0       	ldi	r20, 0x00	; 0
    1c58:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
    1c5c:	2c c0       	rjmp	.+88     	; 0x1cb6 <__vector_4+0xe4>
	else
	gpioPinWrite(GPIOD, BIT7, LOW);
    1c5e:	83 e0       	ldi	r24, 0x03	; 3
    1c60:	60 e8       	ldi	r22, 0x80	; 128
    1c62:	40 e0       	ldi	r20, 0x00	; 0
    1c64:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
    1c68:	26 c0       	rjmp	.+76     	; 0x1cb6 <__vector_4+0xe4>
}else if(gu16_globalInterruptVariable % 100 == 0)
    1c6a:	80 91 6e 01 	lds	r24, 0x016E
    1c6e:	90 91 6f 01 	lds	r25, 0x016F
    1c72:	24 e6       	ldi	r18, 0x64	; 100
    1c74:	30 e0       	ldi	r19, 0x00	; 0
    1c76:	b9 01       	movw	r22, r18
    1c78:	0e 94 50 17 	call	0x2ea0	; 0x2ea0 <__udivmodhi4>
    1c7c:	00 97       	sbiw	r24, 0x00	; 0
    1c7e:	d9 f4       	brne	.+54     	; 0x1cb6 <__vector_4+0xe4>
{
	gpioPinWrite(GPIOD, BIT2, HIGH);
    1c80:	83 e0       	ldi	r24, 0x03	; 3
    1c82:	64 e0       	ldi	r22, 0x04	; 4
    1c84:	4f ef       	ldi	r20, 0xFF	; 255
    1c86:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
	if(gu8_flag != 2)
    1c8a:	80 91 72 01 	lds	r24, 0x0172
    1c8e:	90 91 73 01 	lds	r25, 0x0173
    1c92:	82 30       	cpi	r24, 0x02	; 2
    1c94:	91 05       	cpc	r25, r1
    1c96:	31 f0       	breq	.+12     	; 0x1ca4 <__vector_4+0xd2>
	gpioPinWrite(GPIOD, BIT6, HIGH);
    1c98:	83 e0       	ldi	r24, 0x03	; 3
    1c9a:	60 e4       	ldi	r22, 0x40	; 64
    1c9c:	4f ef       	ldi	r20, 0xFF	; 255
    1c9e:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
    1ca2:	05 c0       	rjmp	.+10     	; 0x1cae <__vector_4+0xdc>
	else
	gpioPinWrite(GPIOD, BIT7, HIGH);
    1ca4:	83 e0       	ldi	r24, 0x03	; 3
    1ca6:	60 e8       	ldi	r22, 0x80	; 128
    1ca8:	4f ef       	ldi	r20, 0xFF	; 255
    1caa:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
	
	gu16_globalInterruptVariable = 0;
    1cae:	10 92 6f 01 	sts	0x016F, r1
    1cb2:	10 92 6e 01 	sts	0x016E, r1
}

if(gu8_completionFlag == 1)
    1cb6:	80 91 6a 01 	lds	r24, 0x016A
    1cba:	81 30       	cpi	r24, 0x01	; 1
    1cbc:	09 f4       	brne	.+2      	; 0x1cc0 <__vector_4+0xee>
{
	cli();
    1cbe:	f8 94       	cli
}

gu16_delayCounter++;
    1cc0:	80 91 70 01 	lds	r24, 0x0170
    1cc4:	90 91 71 01 	lds	r25, 0x0171
    1cc8:	01 96       	adiw	r24, 0x01	; 1
    1cca:	90 93 71 01 	sts	0x0171, r25
    1cce:	80 93 70 01 	sts	0x0170, r24

if(gu16_delayCounter == 540)
    1cd2:	80 91 70 01 	lds	r24, 0x0170
    1cd6:	90 91 71 01 	lds	r25, 0x0171
    1cda:	22 e0       	ldi	r18, 0x02	; 2
    1cdc:	8c 31       	cpi	r24, 0x1C	; 28
    1cde:	92 07       	cpc	r25, r18
    1ce0:	39 f5       	brne	.+78     	; 0x1d30 <__vector_4+0x15e>
{
	if(gu8_flag == 0)
    1ce2:	80 91 72 01 	lds	r24, 0x0172
    1ce6:	90 91 73 01 	lds	r25, 0x0173
    1cea:	00 97       	sbiw	r24, 0x00	; 0
    1cec:	31 f4       	brne	.+12     	; 0x1cfa <__vector_4+0x128>
	gu8_dutyCycle++;
    1cee:	80 91 6b 01 	lds	r24, 0x016B
    1cf2:	8f 5f       	subi	r24, 0xFF	; 255
    1cf4:	80 93 6b 01 	sts	0x016B, r24
    1cf8:	17 c0       	rjmp	.+46     	; 0x1d28 <__vector_4+0x156>
	else if(gu8_flag == 1)
    1cfa:	80 91 72 01 	lds	r24, 0x0172
    1cfe:	90 91 73 01 	lds	r25, 0x0173
    1d02:	81 30       	cpi	r24, 0x01	; 1
    1d04:	91 05       	cpc	r25, r1
    1d06:	31 f4       	brne	.+12     	; 0x1d14 <__vector_4+0x142>
	gu8_dutyCycle--;
    1d08:	80 91 6b 01 	lds	r24, 0x016B
    1d0c:	81 50       	subi	r24, 0x01	; 1
    1d0e:	80 93 6b 01 	sts	0x016B, r24
    1d12:	0a c0       	rjmp	.+20     	; 0x1d28 <__vector_4+0x156>
	else if(gu8_flag == 2)
    1d14:	80 91 72 01 	lds	r24, 0x0172
    1d18:	90 91 73 01 	lds	r25, 0x0173
    1d1c:	82 30       	cpi	r24, 0x02	; 2
    1d1e:	91 05       	cpc	r25, r1
    1d20:	19 f4       	brne	.+6      	; 0x1d28 <__vector_4+0x156>
	gu8_completionFlag = 1;
    1d22:	81 e0       	ldi	r24, 0x01	; 1
    1d24:	80 93 6a 01 	sts	0x016A, r24
	gu16_delayCounter = 0;
    1d28:	10 92 71 01 	sts	0x0171, r1
    1d2c:	10 92 70 01 	sts	0x0170, r1
}

if(gu8_dutyCycle >= 100 && gu8_flag == 0)
    1d30:	80 91 6b 01 	lds	r24, 0x016B
    1d34:	84 36       	cpi	r24, 0x64	; 100
    1d36:	68 f0       	brcs	.+26     	; 0x1d52 <__vector_4+0x180>
    1d38:	80 91 72 01 	lds	r24, 0x0172
    1d3c:	90 91 73 01 	lds	r25, 0x0173
    1d40:	00 97       	sbiw	r24, 0x00	; 0
    1d42:	39 f4       	brne	.+14     	; 0x1d52 <__vector_4+0x180>
{
	gu8_flag = 1;
    1d44:	81 e0       	ldi	r24, 0x01	; 1
    1d46:	90 e0       	ldi	r25, 0x00	; 0
    1d48:	90 93 73 01 	sts	0x0173, r25
    1d4c:	80 93 72 01 	sts	0x0172, r24
    1d50:	19 c0       	rjmp	.+50     	; 0x1d84 <__vector_4+0x1b2>
}
else if(gu8_dutyCycle <= 0 && gu8_flag == 1)
    1d52:	80 91 6b 01 	lds	r24, 0x016B
    1d56:	88 23       	and	r24, r24
    1d58:	a9 f4       	brne	.+42     	; 0x1d84 <__vector_4+0x1b2>
    1d5a:	80 91 72 01 	lds	r24, 0x0172
    1d5e:	90 91 73 01 	lds	r25, 0x0173
    1d62:	81 30       	cpi	r24, 0x01	; 1
    1d64:	91 05       	cpc	r25, r1
    1d66:	71 f4       	brne	.+28     	; 0x1d84 <__vector_4+0x1b2>
{
	gu8_flag = 2;
    1d68:	82 e0       	ldi	r24, 0x02	; 2
    1d6a:	90 e0       	ldi	r25, 0x00	; 0
    1d6c:	90 93 73 01 	sts	0x0173, r25
    1d70:	80 93 72 01 	sts	0x0172, r24
	gu8_dutyCycle = 60;
    1d74:	8c e3       	ldi	r24, 0x3C	; 60
    1d76:	80 93 6b 01 	sts	0x016B, r24
	gpioPinWrite(GPIOD, BIT6, LOW);
    1d7a:	83 e0       	ldi	r24, 0x03	; 3
    1d7c:	60 e4       	ldi	r22, 0x40	; 64
    1d7e:	40 e0       	ldi	r20, 0x00	; 0
    1d80:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
}
}
    1d84:	cf 91       	pop	r28
    1d86:	df 91       	pop	r29
    1d88:	ff 91       	pop	r31
    1d8a:	ef 91       	pop	r30
    1d8c:	bf 91       	pop	r27
    1d8e:	af 91       	pop	r26
    1d90:	9f 91       	pop	r25
    1d92:	8f 91       	pop	r24
    1d94:	7f 91       	pop	r23
    1d96:	6f 91       	pop	r22
    1d98:	5f 91       	pop	r21
    1d9a:	4f 91       	pop	r20
    1d9c:	3f 91       	pop	r19
    1d9e:	2f 91       	pop	r18
    1da0:	0f 90       	pop	r0
    1da2:	0f be       	out	0x3f, r0	; 63
    1da4:	0f 90       	pop	r0
    1da6:	1f 90       	pop	r1
    1da8:	18 95       	reti

00001daa <__vector_5>:

void TIMER2_OVF_MODE_INTERRUPT (void)
{
    1daa:	78 94       	sei
    1dac:	1f 92       	push	r1
    1dae:	0f 92       	push	r0
    1db0:	0f b6       	in	r0, 0x3f	; 63
    1db2:	0f 92       	push	r0
    1db4:	11 24       	eor	r1, r1
    1db6:	df 93       	push	r29
    1db8:	cf 93       	push	r28
    1dba:	cd b7       	in	r28, 0x3d	; 61
    1dbc:	de b7       	in	r29, 0x3e	; 62
//	if(gu16_globalInterruptVariable == 250)
//	{
//		Led_Toggle(LED_0);
//		gu16_globalInterruptVariable = 0;
//	}
}
    1dbe:	cf 91       	pop	r28
    1dc0:	df 91       	pop	r29
    1dc2:	0f 90       	pop	r0
    1dc4:	0f be       	out	0x3f, r0	; 63
    1dc6:	0f 90       	pop	r0
    1dc8:	1f 90       	pop	r1
    1dca:	18 95       	reti

00001dcc <__vector_12>:

void SPI_STC_INTERRUPT (void)
{
    1dcc:	78 94       	sei
    1dce:	1f 92       	push	r1
    1dd0:	0f 92       	push	r0
    1dd2:	0f b6       	in	r0, 0x3f	; 63
    1dd4:	0f 92       	push	r0
    1dd6:	11 24       	eor	r1, r1
    1dd8:	df 93       	push	r29
    1dda:	cf 93       	push	r28
    1ddc:	cd b7       	in	r28, 0x3d	; 61
    1dde:	de b7       	in	r29, 0x3e	; 62

}
    1de0:	cf 91       	pop	r28
    1de2:	df 91       	pop	r29
    1de4:	0f 90       	pop	r0
    1de6:	0f be       	out	0x3f, r0	; 63
    1de8:	0f 90       	pop	r0
    1dea:	1f 90       	pop	r1
    1dec:	18 95       	reti

00001dee <__vector_13>:

void USART_RXC_INTERRUPT (void)
{
    1dee:	78 94       	sei
    1df0:	1f 92       	push	r1
    1df2:	0f 92       	push	r0
    1df4:	0f b6       	in	r0, 0x3f	; 63
    1df6:	0f 92       	push	r0
    1df8:	11 24       	eor	r1, r1
    1dfa:	df 93       	push	r29
    1dfc:	cf 93       	push	r28
    1dfe:	cd b7       	in	r28, 0x3d	; 61
    1e00:	de b7       	in	r29, 0x3e	; 62

}
    1e02:	cf 91       	pop	r28
    1e04:	df 91       	pop	r29
    1e06:	0f 90       	pop	r0
    1e08:	0f be       	out	0x3f, r0	; 63
    1e0a:	0f 90       	pop	r0
    1e0c:	1f 90       	pop	r1
    1e0e:	18 95       	reti

00001e10 <__vector_14>:

void USART_UDRE_INTERRUPT (void)
{
    1e10:	78 94       	sei
    1e12:	1f 92       	push	r1
    1e14:	0f 92       	push	r0
    1e16:	0f b6       	in	r0, 0x3f	; 63
    1e18:	0f 92       	push	r0
    1e1a:	11 24       	eor	r1, r1
    1e1c:	df 93       	push	r29
    1e1e:	cf 93       	push	r28
    1e20:	cd b7       	in	r28, 0x3d	; 61
    1e22:	de b7       	in	r29, 0x3e	; 62

}
    1e24:	cf 91       	pop	r28
    1e26:	df 91       	pop	r29
    1e28:	0f 90       	pop	r0
    1e2a:	0f be       	out	0x3f, r0	; 63
    1e2c:	0f 90       	pop	r0
    1e2e:	1f 90       	pop	r1
    1e30:	18 95       	reti

00001e32 <__vector_15>:

void USART_TXC_INTERRUPT (void)
{
    1e32:	78 94       	sei
    1e34:	1f 92       	push	r1
    1e36:	0f 92       	push	r0
    1e38:	0f b6       	in	r0, 0x3f	; 63
    1e3a:	0f 92       	push	r0
    1e3c:	11 24       	eor	r1, r1
    1e3e:	df 93       	push	r29
    1e40:	cf 93       	push	r28
    1e42:	cd b7       	in	r28, 0x3d	; 61
    1e44:	de b7       	in	r29, 0x3e	; 62

}
    1e46:	cf 91       	pop	r28
    1e48:	df 91       	pop	r29
    1e4a:	0f 90       	pop	r0
    1e4c:	0f be       	out	0x3f, r0	; 63
    1e4e:	0f 90       	pop	r0
    1e50:	1f 90       	pop	r1
    1e52:	18 95       	reti

00001e54 <__vector_16>:

void ADC_INTERRUPT (void)
{
    1e54:	78 94       	sei
    1e56:	1f 92       	push	r1
    1e58:	0f 92       	push	r0
    1e5a:	0f b6       	in	r0, 0x3f	; 63
    1e5c:	0f 92       	push	r0
    1e5e:	11 24       	eor	r1, r1
    1e60:	df 93       	push	r29
    1e62:	cf 93       	push	r28
    1e64:	cd b7       	in	r28, 0x3d	; 61
    1e66:	de b7       	in	r29, 0x3e	; 62

}
    1e68:	cf 91       	pop	r28
    1e6a:	df 91       	pop	r29
    1e6c:	0f 90       	pop	r0
    1e6e:	0f be       	out	0x3f, r0	; 63
    1e70:	0f 90       	pop	r0
    1e72:	1f 90       	pop	r1
    1e74:	18 95       	reti

00001e76 <__vector_17>:

void EE_RDY_INTERRUPT (void)
{
    1e76:	78 94       	sei
    1e78:	1f 92       	push	r1
    1e7a:	0f 92       	push	r0
    1e7c:	0f b6       	in	r0, 0x3f	; 63
    1e7e:	0f 92       	push	r0
    1e80:	11 24       	eor	r1, r1
    1e82:	df 93       	push	r29
    1e84:	cf 93       	push	r28
    1e86:	cd b7       	in	r28, 0x3d	; 61
    1e88:	de b7       	in	r29, 0x3e	; 62

}
    1e8a:	cf 91       	pop	r28
    1e8c:	df 91       	pop	r29
    1e8e:	0f 90       	pop	r0
    1e90:	0f be       	out	0x3f, r0	; 63
    1e92:	0f 90       	pop	r0
    1e94:	1f 90       	pop	r1
    1e96:	18 95       	reti

00001e98 <__vector_18>:

void ANA_COMP_INTERRUPT (void)
{
    1e98:	78 94       	sei
    1e9a:	1f 92       	push	r1
    1e9c:	0f 92       	push	r0
    1e9e:	0f b6       	in	r0, 0x3f	; 63
    1ea0:	0f 92       	push	r0
    1ea2:	11 24       	eor	r1, r1
    1ea4:	df 93       	push	r29
    1ea6:	cf 93       	push	r28
    1ea8:	cd b7       	in	r28, 0x3d	; 61
    1eaa:	de b7       	in	r29, 0x3e	; 62

}
    1eac:	cf 91       	pop	r28
    1eae:	df 91       	pop	r29
    1eb0:	0f 90       	pop	r0
    1eb2:	0f be       	out	0x3f, r0	; 63
    1eb4:	0f 90       	pop	r0
    1eb6:	1f 90       	pop	r1
    1eb8:	18 95       	reti

00001eba <__vector_19>:

void TWI_INTERRUPT (void)
{
    1eba:	78 94       	sei
    1ebc:	1f 92       	push	r1
    1ebe:	0f 92       	push	r0
    1ec0:	0f b6       	in	r0, 0x3f	; 63
    1ec2:	0f 92       	push	r0
    1ec4:	11 24       	eor	r1, r1
    1ec6:	df 93       	push	r29
    1ec8:	cf 93       	push	r28
    1eca:	cd b7       	in	r28, 0x3d	; 61
    1ecc:	de b7       	in	r29, 0x3e	; 62

}
    1ece:	cf 91       	pop	r28
    1ed0:	df 91       	pop	r29
    1ed2:	0f 90       	pop	r0
    1ed4:	0f be       	out	0x3f, r0	; 63
    1ed6:	0f 90       	pop	r0
    1ed8:	1f 90       	pop	r1
    1eda:	18 95       	reti

00001edc <__vector_20>:

void SPM_RDY_INTERRUPT (void)
{
    1edc:	78 94       	sei
    1ede:	1f 92       	push	r1
    1ee0:	0f 92       	push	r0
    1ee2:	0f b6       	in	r0, 0x3f	; 63
    1ee4:	0f 92       	push	r0
    1ee6:	11 24       	eor	r1, r1
    1ee8:	df 93       	push	r29
    1eea:	cf 93       	push	r28
    1eec:	cd b7       	in	r28, 0x3d	; 61
    1eee:	de b7       	in	r29, 0x3e	; 62

}
    1ef0:	cf 91       	pop	r28
    1ef2:	df 91       	pop	r29
    1ef4:	0f 90       	pop	r0
    1ef6:	0f be       	out	0x3f, r0	; 63
    1ef8:	0f 90       	pop	r0
    1efa:	1f 90       	pop	r1
    1efc:	18 95       	reti

00001efe <Led_Init>:
#include "ledConfig.h"

/*- APIs IMPLEMENTATION ------------------------------------*/

void Led_Init(En_LedNumber_t en_led_id)
{
    1efe:	df 93       	push	r29
    1f00:	cf 93       	push	r28
    1f02:	00 d0       	rcall	.+0      	; 0x1f04 <Led_Init+0x6>
    1f04:	0f 92       	push	r0
    1f06:	cd b7       	in	r28, 0x3d	; 61
    1f08:	de b7       	in	r29, 0x3e	; 62
    1f0a:	89 83       	std	Y+1, r24	; 0x01
	/* A switch-case statement to decide which led to be initialized */
	switch(en_led_id)
    1f0c:	89 81       	ldd	r24, Y+1	; 0x01
    1f0e:	28 2f       	mov	r18, r24
    1f10:	30 e0       	ldi	r19, 0x00	; 0
    1f12:	3b 83       	std	Y+3, r19	; 0x03
    1f14:	2a 83       	std	Y+2, r18	; 0x02
    1f16:	8a 81       	ldd	r24, Y+2	; 0x02
    1f18:	9b 81       	ldd	r25, Y+3	; 0x03
    1f1a:	81 30       	cpi	r24, 0x01	; 1
    1f1c:	91 05       	cpc	r25, r1
    1f1e:	d9 f0       	breq	.+54     	; 0x1f56 <Led_Init+0x58>
    1f20:	2a 81       	ldd	r18, Y+2	; 0x02
    1f22:	3b 81       	ldd	r19, Y+3	; 0x03
    1f24:	22 30       	cpi	r18, 0x02	; 2
    1f26:	31 05       	cpc	r19, r1
    1f28:	2c f4       	brge	.+10     	; 0x1f34 <Led_Init+0x36>
    1f2a:	8a 81       	ldd	r24, Y+2	; 0x02
    1f2c:	9b 81       	ldd	r25, Y+3	; 0x03
    1f2e:	00 97       	sbiw	r24, 0x00	; 0
    1f30:	61 f0       	breq	.+24     	; 0x1f4a <Led_Init+0x4c>
    1f32:	22 c0       	rjmp	.+68     	; 0x1f78 <Led_Init+0x7a>
    1f34:	2a 81       	ldd	r18, Y+2	; 0x02
    1f36:	3b 81       	ldd	r19, Y+3	; 0x03
    1f38:	22 30       	cpi	r18, 0x02	; 2
    1f3a:	31 05       	cpc	r19, r1
    1f3c:	91 f0       	breq	.+36     	; 0x1f62 <Led_Init+0x64>
    1f3e:	8a 81       	ldd	r24, Y+2	; 0x02
    1f40:	9b 81       	ldd	r25, Y+3	; 0x03
    1f42:	83 30       	cpi	r24, 0x03	; 3
    1f44:	91 05       	cpc	r25, r1
    1f46:	99 f0       	breq	.+38     	; 0x1f6e <Led_Init+0x70>
    1f48:	17 c0       	rjmp	.+46     	; 0x1f78 <Led_Init+0x7a>
	{
	case LED_0:
		gpioPinDirection(LED_0_GPIO, LED_0_BIT, OUTPUT);
    1f4a:	81 e0       	ldi	r24, 0x01	; 1
    1f4c:	60 e1       	ldi	r22, 0x10	; 16
    1f4e:	4f ef       	ldi	r20, 0xFF	; 255
    1f50:	0e 94 ce 09 	call	0x139c	; 0x139c <gpioPinDirection>
    1f54:	11 c0       	rjmp	.+34     	; 0x1f78 <Led_Init+0x7a>
		break;
	case LED_1:
		gpioPinDirection(LED_1_GPIO, LED_1_BIT, OUTPUT);
    1f56:	81 e0       	ldi	r24, 0x01	; 1
    1f58:	60 e2       	ldi	r22, 0x20	; 32
    1f5a:	4f ef       	ldi	r20, 0xFF	; 255
    1f5c:	0e 94 ce 09 	call	0x139c	; 0x139c <gpioPinDirection>
    1f60:	0b c0       	rjmp	.+22     	; 0x1f78 <Led_Init+0x7a>
		break;
	case LED_2:
		gpioPinDirection(LED_2_GPIO, LED_2_BIT, OUTPUT);
    1f62:	81 e0       	ldi	r24, 0x01	; 1
    1f64:	60 e4       	ldi	r22, 0x40	; 64
    1f66:	4f ef       	ldi	r20, 0xFF	; 255
    1f68:	0e 94 ce 09 	call	0x139c	; 0x139c <gpioPinDirection>
    1f6c:	05 c0       	rjmp	.+10     	; 0x1f78 <Led_Init+0x7a>
		break;
	case LED_3:
		gpioPinDirection(LED_3_GPIO, LED_3_BIT, OUTPUT);
    1f6e:	81 e0       	ldi	r24, 0x01	; 1
    1f70:	60 e8       	ldi	r22, 0x80	; 128
    1f72:	4f ef       	ldi	r20, 0xFF	; 255
    1f74:	0e 94 ce 09 	call	0x139c	; 0x139c <gpioPinDirection>
		break;
	default:

		break;
	}
}
    1f78:	0f 90       	pop	r0
    1f7a:	0f 90       	pop	r0
    1f7c:	0f 90       	pop	r0
    1f7e:	cf 91       	pop	r28
    1f80:	df 91       	pop	r29
    1f82:	08 95       	ret

00001f84 <Led_On>:

void Led_On(En_LedNumber_t en_led_id)
{
    1f84:	df 93       	push	r29
    1f86:	cf 93       	push	r28
    1f88:	00 d0       	rcall	.+0      	; 0x1f8a <Led_On+0x6>
    1f8a:	0f 92       	push	r0
    1f8c:	cd b7       	in	r28, 0x3d	; 61
    1f8e:	de b7       	in	r29, 0x3e	; 62
    1f90:	89 83       	std	Y+1, r24	; 0x01
	/* A switch-case statement to decide which led to be turned on */
	switch(en_led_id)
    1f92:	89 81       	ldd	r24, Y+1	; 0x01
    1f94:	28 2f       	mov	r18, r24
    1f96:	30 e0       	ldi	r19, 0x00	; 0
    1f98:	3b 83       	std	Y+3, r19	; 0x03
    1f9a:	2a 83       	std	Y+2, r18	; 0x02
    1f9c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f9e:	9b 81       	ldd	r25, Y+3	; 0x03
    1fa0:	81 30       	cpi	r24, 0x01	; 1
    1fa2:	91 05       	cpc	r25, r1
    1fa4:	d9 f0       	breq	.+54     	; 0x1fdc <Led_On+0x58>
    1fa6:	2a 81       	ldd	r18, Y+2	; 0x02
    1fa8:	3b 81       	ldd	r19, Y+3	; 0x03
    1faa:	22 30       	cpi	r18, 0x02	; 2
    1fac:	31 05       	cpc	r19, r1
    1fae:	2c f4       	brge	.+10     	; 0x1fba <Led_On+0x36>
    1fb0:	8a 81       	ldd	r24, Y+2	; 0x02
    1fb2:	9b 81       	ldd	r25, Y+3	; 0x03
    1fb4:	00 97       	sbiw	r24, 0x00	; 0
    1fb6:	61 f0       	breq	.+24     	; 0x1fd0 <Led_On+0x4c>
    1fb8:	22 c0       	rjmp	.+68     	; 0x1ffe <Led_On+0x7a>
    1fba:	2a 81       	ldd	r18, Y+2	; 0x02
    1fbc:	3b 81       	ldd	r19, Y+3	; 0x03
    1fbe:	22 30       	cpi	r18, 0x02	; 2
    1fc0:	31 05       	cpc	r19, r1
    1fc2:	91 f0       	breq	.+36     	; 0x1fe8 <Led_On+0x64>
    1fc4:	8a 81       	ldd	r24, Y+2	; 0x02
    1fc6:	9b 81       	ldd	r25, Y+3	; 0x03
    1fc8:	83 30       	cpi	r24, 0x03	; 3
    1fca:	91 05       	cpc	r25, r1
    1fcc:	99 f0       	breq	.+38     	; 0x1ff4 <Led_On+0x70>
    1fce:	17 c0       	rjmp	.+46     	; 0x1ffe <Led_On+0x7a>
	{
	case LED_0:
		gpioPinWrite(LED_0_GPIO, LED_0_BIT, HIGH);
    1fd0:	81 e0       	ldi	r24, 0x01	; 1
    1fd2:	60 e1       	ldi	r22, 0x10	; 16
    1fd4:	4f ef       	ldi	r20, 0xFF	; 255
    1fd6:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
    1fda:	11 c0       	rjmp	.+34     	; 0x1ffe <Led_On+0x7a>
		break;
	case LED_1:
		gpioPinWrite(LED_1_GPIO, LED_1_BIT, HIGH);
    1fdc:	81 e0       	ldi	r24, 0x01	; 1
    1fde:	60 e2       	ldi	r22, 0x20	; 32
    1fe0:	4f ef       	ldi	r20, 0xFF	; 255
    1fe2:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
    1fe6:	0b c0       	rjmp	.+22     	; 0x1ffe <Led_On+0x7a>
		break;
	case LED_2:
		gpioPinWrite(LED_2_GPIO, LED_2_BIT, HIGH);
    1fe8:	81 e0       	ldi	r24, 0x01	; 1
    1fea:	60 e4       	ldi	r22, 0x40	; 64
    1fec:	4f ef       	ldi	r20, 0xFF	; 255
    1fee:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
    1ff2:	05 c0       	rjmp	.+10     	; 0x1ffe <Led_On+0x7a>
		break;
	case LED_3:
		gpioPinWrite(LED_3_GPIO, LED_3_BIT, HIGH);
    1ff4:	81 e0       	ldi	r24, 0x01	; 1
    1ff6:	60 e8       	ldi	r22, 0x80	; 128
    1ff8:	4f ef       	ldi	r20, 0xFF	; 255
    1ffa:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
		break;
	default:

		break;
	}
}
    1ffe:	0f 90       	pop	r0
    2000:	0f 90       	pop	r0
    2002:	0f 90       	pop	r0
    2004:	cf 91       	pop	r28
    2006:	df 91       	pop	r29
    2008:	08 95       	ret

0000200a <Led_Off>:

void Led_Off(En_LedNumber_t en_led_id)
{
    200a:	df 93       	push	r29
    200c:	cf 93       	push	r28
    200e:	00 d0       	rcall	.+0      	; 0x2010 <Led_Off+0x6>
    2010:	0f 92       	push	r0
    2012:	cd b7       	in	r28, 0x3d	; 61
    2014:	de b7       	in	r29, 0x3e	; 62
    2016:	89 83       	std	Y+1, r24	; 0x01
	/* A switch-case statement to decide which led to be turned off */
	switch(en_led_id)
    2018:	89 81       	ldd	r24, Y+1	; 0x01
    201a:	28 2f       	mov	r18, r24
    201c:	30 e0       	ldi	r19, 0x00	; 0
    201e:	3b 83       	std	Y+3, r19	; 0x03
    2020:	2a 83       	std	Y+2, r18	; 0x02
    2022:	8a 81       	ldd	r24, Y+2	; 0x02
    2024:	9b 81       	ldd	r25, Y+3	; 0x03
    2026:	81 30       	cpi	r24, 0x01	; 1
    2028:	91 05       	cpc	r25, r1
    202a:	d9 f0       	breq	.+54     	; 0x2062 <Led_Off+0x58>
    202c:	2a 81       	ldd	r18, Y+2	; 0x02
    202e:	3b 81       	ldd	r19, Y+3	; 0x03
    2030:	22 30       	cpi	r18, 0x02	; 2
    2032:	31 05       	cpc	r19, r1
    2034:	2c f4       	brge	.+10     	; 0x2040 <Led_Off+0x36>
    2036:	8a 81       	ldd	r24, Y+2	; 0x02
    2038:	9b 81       	ldd	r25, Y+3	; 0x03
    203a:	00 97       	sbiw	r24, 0x00	; 0
    203c:	61 f0       	breq	.+24     	; 0x2056 <Led_Off+0x4c>
    203e:	22 c0       	rjmp	.+68     	; 0x2084 <Led_Off+0x7a>
    2040:	2a 81       	ldd	r18, Y+2	; 0x02
    2042:	3b 81       	ldd	r19, Y+3	; 0x03
    2044:	22 30       	cpi	r18, 0x02	; 2
    2046:	31 05       	cpc	r19, r1
    2048:	91 f0       	breq	.+36     	; 0x206e <Led_Off+0x64>
    204a:	8a 81       	ldd	r24, Y+2	; 0x02
    204c:	9b 81       	ldd	r25, Y+3	; 0x03
    204e:	83 30       	cpi	r24, 0x03	; 3
    2050:	91 05       	cpc	r25, r1
    2052:	99 f0       	breq	.+38     	; 0x207a <Led_Off+0x70>
    2054:	17 c0       	rjmp	.+46     	; 0x2084 <Led_Off+0x7a>
	{
	case LED_0:
		gpioPinWrite(LED_0_GPIO, LED_0_BIT, LOW);
    2056:	81 e0       	ldi	r24, 0x01	; 1
    2058:	60 e1       	ldi	r22, 0x10	; 16
    205a:	40 e0       	ldi	r20, 0x00	; 0
    205c:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
    2060:	11 c0       	rjmp	.+34     	; 0x2084 <Led_Off+0x7a>
		break;
	case LED_1:
		gpioPinWrite(LED_1_GPIO, LED_1_BIT, LOW);
    2062:	81 e0       	ldi	r24, 0x01	; 1
    2064:	60 e2       	ldi	r22, 0x20	; 32
    2066:	40 e0       	ldi	r20, 0x00	; 0
    2068:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
    206c:	0b c0       	rjmp	.+22     	; 0x2084 <Led_Off+0x7a>
		break;
	case LED_2:
		gpioPinWrite(LED_2_GPIO, LED_2_BIT, LOW);
    206e:	81 e0       	ldi	r24, 0x01	; 1
    2070:	60 e4       	ldi	r22, 0x40	; 64
    2072:	40 e0       	ldi	r20, 0x00	; 0
    2074:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
    2078:	05 c0       	rjmp	.+10     	; 0x2084 <Led_Off+0x7a>
		break;
	case LED_3:
		gpioPinWrite(LED_3_GPIO, LED_3_BIT, LOW);
    207a:	81 e0       	ldi	r24, 0x01	; 1
    207c:	60 e8       	ldi	r22, 0x80	; 128
    207e:	40 e0       	ldi	r20, 0x00	; 0
    2080:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
		break;
	default:

		break;
	}
}
    2084:	0f 90       	pop	r0
    2086:	0f 90       	pop	r0
    2088:	0f 90       	pop	r0
    208a:	cf 91       	pop	r28
    208c:	df 91       	pop	r29
    208e:	08 95       	ret

00002090 <Led_Toggle>:

void Led_Toggle(En_LedNumber_t en_led_id)
{
    2090:	df 93       	push	r29
    2092:	cf 93       	push	r28
    2094:	00 d0       	rcall	.+0      	; 0x2096 <Led_Toggle+0x6>
    2096:	0f 92       	push	r0
    2098:	cd b7       	in	r28, 0x3d	; 61
    209a:	de b7       	in	r29, 0x3e	; 62
    209c:	89 83       	std	Y+1, r24	; 0x01
	/* A switch-case statement to decide which led to be toggled */
	switch(en_led_id)
    209e:	89 81       	ldd	r24, Y+1	; 0x01
    20a0:	28 2f       	mov	r18, r24
    20a2:	30 e0       	ldi	r19, 0x00	; 0
    20a4:	3b 83       	std	Y+3, r19	; 0x03
    20a6:	2a 83       	std	Y+2, r18	; 0x02
    20a8:	8a 81       	ldd	r24, Y+2	; 0x02
    20aa:	9b 81       	ldd	r25, Y+3	; 0x03
    20ac:	81 30       	cpi	r24, 0x01	; 1
    20ae:	91 05       	cpc	r25, r1
    20b0:	d1 f0       	breq	.+52     	; 0x20e6 <Led_Toggle+0x56>
    20b2:	2a 81       	ldd	r18, Y+2	; 0x02
    20b4:	3b 81       	ldd	r19, Y+3	; 0x03
    20b6:	22 30       	cpi	r18, 0x02	; 2
    20b8:	31 05       	cpc	r19, r1
    20ba:	2c f4       	brge	.+10     	; 0x20c6 <Led_Toggle+0x36>
    20bc:	8a 81       	ldd	r24, Y+2	; 0x02
    20be:	9b 81       	ldd	r25, Y+3	; 0x03
    20c0:	00 97       	sbiw	r24, 0x00	; 0
    20c2:	61 f0       	breq	.+24     	; 0x20dc <Led_Toggle+0x4c>
    20c4:	1e c0       	rjmp	.+60     	; 0x2102 <Led_Toggle+0x72>
    20c6:	2a 81       	ldd	r18, Y+2	; 0x02
    20c8:	3b 81       	ldd	r19, Y+3	; 0x03
    20ca:	22 30       	cpi	r18, 0x02	; 2
    20cc:	31 05       	cpc	r19, r1
    20ce:	81 f0       	breq	.+32     	; 0x20f0 <Led_Toggle+0x60>
    20d0:	8a 81       	ldd	r24, Y+2	; 0x02
    20d2:	9b 81       	ldd	r25, Y+3	; 0x03
    20d4:	83 30       	cpi	r24, 0x03	; 3
    20d6:	91 05       	cpc	r25, r1
    20d8:	81 f0       	breq	.+32     	; 0x20fa <Led_Toggle+0x6a>
    20da:	13 c0       	rjmp	.+38     	; 0x2102 <Led_Toggle+0x72>
	{
	case LED_0:
		gpioPinToggle(LED_0_GPIO, LED_0_BIT);
    20dc:	81 e0       	ldi	r24, 0x01	; 1
    20de:	60 e1       	ldi	r22, 0x10	; 16
    20e0:	0e 94 a6 0a 	call	0x154c	; 0x154c <gpioPinToggle>
    20e4:	0e c0       	rjmp	.+28     	; 0x2102 <Led_Toggle+0x72>
		break;
	case LED_1:
		gpioPinToggle(LED_1_GPIO, LED_1_BIT);
    20e6:	81 e0       	ldi	r24, 0x01	; 1
    20e8:	60 e2       	ldi	r22, 0x20	; 32
    20ea:	0e 94 a6 0a 	call	0x154c	; 0x154c <gpioPinToggle>
    20ee:	09 c0       	rjmp	.+18     	; 0x2102 <Led_Toggle+0x72>
		break;
	case LED_2:
		gpioPinToggle(LED_2_GPIO, LED_2_BIT);
    20f0:	81 e0       	ldi	r24, 0x01	; 1
    20f2:	60 e4       	ldi	r22, 0x40	; 64
    20f4:	0e 94 a6 0a 	call	0x154c	; 0x154c <gpioPinToggle>
    20f8:	04 c0       	rjmp	.+8      	; 0x2102 <Led_Toggle+0x72>
		break;
	case LED_3:
		gpioPinToggle(LED_3_GPIO, LED_3_BIT);
    20fa:	81 e0       	ldi	r24, 0x01	; 1
    20fc:	60 e8       	ldi	r22, 0x80	; 128
    20fe:	0e 94 a6 0a 	call	0x154c	; 0x154c <gpioPinToggle>
		break;
	default:

		break;
	}
}
    2102:	0f 90       	pop	r0
    2104:	0f 90       	pop	r0
    2106:	0f 90       	pop	r0
    2108:	cf 91       	pop	r28
    210a:	df 91       	pop	r29
    210c:	08 95       	ret

0000210e <pushButtonInit>:
#include "pushButtonConfig.h"

/*- APIs IMPLEMENTATION ------------------------------------*/

void pushButtonInit(En_buttonId_t en_button_id)
{
    210e:	df 93       	push	r29
    2110:	cf 93       	push	r28
    2112:	00 d0       	rcall	.+0      	; 0x2114 <pushButtonInit+0x6>
    2114:	0f 92       	push	r0
    2116:	cd b7       	in	r28, 0x3d	; 61
    2118:	de b7       	in	r29, 0x3e	; 62
    211a:	89 83       	std	Y+1, r24	; 0x01
	/* A switch-case statement to decide which push button to be initialized */
	switch(en_button_id)
    211c:	89 81       	ldd	r24, Y+1	; 0x01
    211e:	28 2f       	mov	r18, r24
    2120:	30 e0       	ldi	r19, 0x00	; 0
    2122:	3b 83       	std	Y+3, r19	; 0x03
    2124:	2a 83       	std	Y+2, r18	; 0x02
    2126:	8a 81       	ldd	r24, Y+2	; 0x02
    2128:	9b 81       	ldd	r25, Y+3	; 0x03
    212a:	00 97       	sbiw	r24, 0x00	; 0
    212c:	31 f0       	breq	.+12     	; 0x213a <pushButtonInit+0x2c>
    212e:	2a 81       	ldd	r18, Y+2	; 0x02
    2130:	3b 81       	ldd	r19, Y+3	; 0x03
    2132:	21 30       	cpi	r18, 0x01	; 1
    2134:	31 05       	cpc	r19, r1
    2136:	39 f0       	breq	.+14     	; 0x2146 <pushButtonInit+0x38>
    2138:	0b c0       	rjmp	.+22     	; 0x2150 <pushButtonInit+0x42>
	{
	case BTN_0:
		gpioPinDirection(BTN_0_GPIO, BTN_0_BIT, INPUT);
    213a:	82 e0       	ldi	r24, 0x02	; 2
    213c:	60 e1       	ldi	r22, 0x10	; 16
    213e:	40 e0       	ldi	r20, 0x00	; 0
    2140:	0e 94 ce 09 	call	0x139c	; 0x139c <gpioPinDirection>
    2144:	05 c0       	rjmp	.+10     	; 0x2150 <pushButtonInit+0x42>
		break;
	case BTN_1:
		gpioPinDirection(BTN_1_GPIO, BTN_1_BIT, INPUT);
    2146:	81 e0       	ldi	r24, 0x01	; 1
    2148:	64 e0       	ldi	r22, 0x04	; 4
    214a:	40 e0       	ldi	r20, 0x00	; 0
    214c:	0e 94 ce 09 	call	0x139c	; 0x139c <gpioPinDirection>
		break;
	default:

		break;
	}
}
    2150:	0f 90       	pop	r0
    2152:	0f 90       	pop	r0
    2154:	0f 90       	pop	r0
    2156:	cf 91       	pop	r28
    2158:	df 91       	pop	r29
    215a:	08 95       	ret

0000215c <pushButtonUpdate>:

void pushButtonUpdate(void)
{
    215c:	df 93       	push	r29
    215e:	cf 93       	push	r28
    2160:	cd b7       	in	r28, 0x3d	; 61
    2162:	de b7       	in	r29, 0x3e	; 62
	/* Postponed */
}
    2164:	cf 91       	pop	r28
    2166:	df 91       	pop	r29
    2168:	08 95       	ret

0000216a <pushButtonGetStatus>:

En_buttonStatus_t pushButtonGetStatus(En_buttonId_t en_button_id)
{
    216a:	df 93       	push	r29
    216c:	cf 93       	push	r28
    216e:	00 d0       	rcall	.+0      	; 0x2170 <pushButtonGetStatus+0x6>
    2170:	00 d0       	rcall	.+0      	; 0x2172 <pushButtonGetStatus+0x8>
    2172:	cd b7       	in	r28, 0x3d	; 61
    2174:	de b7       	in	r29, 0x3e	; 62
    2176:	89 83       	std	Y+1, r24	; 0x01
	/* A switch-case statement to decide which push button to read its status (pressed or released) */
	switch(en_button_id)
    2178:	89 81       	ldd	r24, Y+1	; 0x01
    217a:	28 2f       	mov	r18, r24
    217c:	30 e0       	ldi	r19, 0x00	; 0
    217e:	3c 83       	std	Y+4, r19	; 0x04
    2180:	2b 83       	std	Y+3, r18	; 0x03
    2182:	8b 81       	ldd	r24, Y+3	; 0x03
    2184:	9c 81       	ldd	r25, Y+4	; 0x04
    2186:	81 30       	cpi	r24, 0x01	; 1
    2188:	91 05       	cpc	r25, r1
    218a:	71 f1       	breq	.+92     	; 0x21e8 <pushButtonGetStatus+0x7e>
    218c:	2b 81       	ldd	r18, Y+3	; 0x03
    218e:	3c 81       	ldd	r19, Y+4	; 0x04
    2190:	22 30       	cpi	r18, 0x02	; 2
    2192:	31 05       	cpc	r19, r1
    2194:	2c f4       	brge	.+10     	; 0x21a0 <pushButtonGetStatus+0x36>
    2196:	8b 81       	ldd	r24, Y+3	; 0x03
    2198:	9c 81       	ldd	r25, Y+4	; 0x04
    219a:	00 97       	sbiw	r24, 0x00	; 0
    219c:	61 f0       	breq	.+24     	; 0x21b6 <pushButtonGetStatus+0x4c>
    219e:	43 c0       	rjmp	.+134    	; 0x2226 <pushButtonGetStatus+0xbc>
    21a0:	2b 81       	ldd	r18, Y+3	; 0x03
    21a2:	3c 81       	ldd	r19, Y+4	; 0x04
    21a4:	22 30       	cpi	r18, 0x02	; 2
    21a6:	31 05       	cpc	r19, r1
    21a8:	c1 f1       	breq	.+112    	; 0x221a <pushButtonGetStatus+0xb0>
    21aa:	8b 81       	ldd	r24, Y+3	; 0x03
    21ac:	9c 81       	ldd	r25, Y+4	; 0x04
    21ae:	83 30       	cpi	r24, 0x03	; 3
    21b0:	91 05       	cpc	r25, r1
    21b2:	b1 f1       	breq	.+108    	; 0x2220 <pushButtonGetStatus+0xb6>
    21b4:	38 c0       	rjmp	.+112    	; 0x2226 <pushButtonGetStatus+0xbc>
	{
	case BTN_0:
		if(gpioPinRead(BTN_0_GPIO, BTN_0_BIT))
    21b6:	82 e0       	ldi	r24, 0x02	; 2
    21b8:	60 e1       	ldi	r22, 0x10	; 16
    21ba:	0e 94 f7 0a 	call	0x15ee	; 0x15ee <gpioPinRead>
    21be:	88 23       	and	r24, r24
    21c0:	89 f0       	breq	.+34     	; 0x21e4 <pushButtonGetStatus+0x7a>
		{
			softwareDelayMs(20);
    21c2:	64 e1       	ldi	r22, 0x14	; 20
    21c4:	70 e0       	ldi	r23, 0x00	; 0
    21c6:	80 e0       	ldi	r24, 0x00	; 0
    21c8:	90 e0       	ldi	r25, 0x00	; 0
    21ca:	0e 94 f5 11 	call	0x23ea	; 0x23ea <softwareDelayMs>
			if(gpioPinRead(BTN_0_GPIO, BTN_0_BIT))
    21ce:	82 e0       	ldi	r24, 0x02	; 2
    21d0:	60 e1       	ldi	r22, 0x10	; 16
    21d2:	0e 94 f7 0a 	call	0x15ee	; 0x15ee <gpioPinRead>
    21d6:	88 23       	and	r24, r24
    21d8:	19 f0       	breq	.+6      	; 0x21e0 <pushButtonGetStatus+0x76>
			{
				return Pressed;
    21da:	92 e0       	ldi	r25, 0x02	; 2
    21dc:	9a 83       	std	Y+2, r25	; 0x02
    21de:	25 c0       	rjmp	.+74     	; 0x222a <pushButtonGetStatus+0xc0>
			}else
			{
				return Released;
    21e0:	1a 82       	std	Y+2, r1	; 0x02
    21e2:	23 c0       	rjmp	.+70     	; 0x222a <pushButtonGetStatus+0xc0>
			}
		}else
		{
			return Released;
    21e4:	1a 82       	std	Y+2, r1	; 0x02
    21e6:	21 c0       	rjmp	.+66     	; 0x222a <pushButtonGetStatus+0xc0>
		}
		break;
	case BTN_1:
		if(gpioPinRead(BTN_1_GPIO, BTN_1_BIT))
    21e8:	81 e0       	ldi	r24, 0x01	; 1
    21ea:	64 e0       	ldi	r22, 0x04	; 4
    21ec:	0e 94 f7 0a 	call	0x15ee	; 0x15ee <gpioPinRead>
    21f0:	88 23       	and	r24, r24
    21f2:	89 f0       	breq	.+34     	; 0x2216 <pushButtonGetStatus+0xac>
		{
			softwareDelayMs(20);
    21f4:	64 e1       	ldi	r22, 0x14	; 20
    21f6:	70 e0       	ldi	r23, 0x00	; 0
    21f8:	80 e0       	ldi	r24, 0x00	; 0
    21fa:	90 e0       	ldi	r25, 0x00	; 0
    21fc:	0e 94 f5 11 	call	0x23ea	; 0x23ea <softwareDelayMs>
			if(gpioPinRead(BTN_1_GPIO, BTN_1_BIT))
    2200:	81 e0       	ldi	r24, 0x01	; 1
    2202:	64 e0       	ldi	r22, 0x04	; 4
    2204:	0e 94 f7 0a 	call	0x15ee	; 0x15ee <gpioPinRead>
    2208:	88 23       	and	r24, r24
    220a:	19 f0       	breq	.+6      	; 0x2212 <pushButtonGetStatus+0xa8>
			{
				return Pressed;
    220c:	22 e0       	ldi	r18, 0x02	; 2
    220e:	2a 83       	std	Y+2, r18	; 0x02
    2210:	0c c0       	rjmp	.+24     	; 0x222a <pushButtonGetStatus+0xc0>
			}else
			{
				return Released;
    2212:	1a 82       	std	Y+2, r1	; 0x02
    2214:	0a c0       	rjmp	.+20     	; 0x222a <pushButtonGetStatus+0xc0>
			}
		}else
		{
			return Released;
    2216:	1a 82       	std	Y+2, r1	; 0x02
    2218:	08 c0       	rjmp	.+16     	; 0x222a <pushButtonGetStatus+0xc0>
		}
		break;
	case BTN_2:
		return ERROR;
    221a:	3f ef       	ldi	r19, 0xFF	; 255
    221c:	3a 83       	std	Y+2, r19	; 0x02
    221e:	05 c0       	rjmp	.+10     	; 0x222a <pushButtonGetStatus+0xc0>
		break;
	case BTN_3:
		return ERROR;
    2220:	8f ef       	ldi	r24, 0xFF	; 255
    2222:	8a 83       	std	Y+2, r24	; 0x02
    2224:	02 c0       	rjmp	.+4      	; 0x222a <pushButtonGetStatus+0xc0>
		break;
	default:
		return ERROR;
    2226:	9f ef       	ldi	r25, 0xFF	; 255
    2228:	9a 83       	std	Y+2, r25	; 0x02
    222a:	8a 81       	ldd	r24, Y+2	; 0x02
		break;
	}
}
    222c:	0f 90       	pop	r0
    222e:	0f 90       	pop	r0
    2230:	0f 90       	pop	r0
    2232:	0f 90       	pop	r0
    2234:	cf 91       	pop	r28
    2236:	df 91       	pop	r29
    2238:	08 95       	ret

0000223a <sevenSegInit>:
static uint8_t gu8_sevenSeg1Status = HIGH;

/*- APIs IMPLEMENTATION ------------------------------------*/

void sevenSegInit(En_SevenSegId_t a_segment_id)
{
    223a:	df 93       	push	r29
    223c:	cf 93       	push	r28
    223e:	00 d0       	rcall	.+0      	; 0x2240 <sevenSegInit+0x6>
    2240:	0f 92       	push	r0
    2242:	cd b7       	in	r28, 0x3d	; 61
    2244:	de b7       	in	r29, 0x3e	; 62
    2246:	89 83       	std	Y+1, r24	; 0x01
	/* A switch-case statement to decide which 7seg to be initialized */
	switch(a_segment_id)
    2248:	89 81       	ldd	r24, Y+1	; 0x01
    224a:	28 2f       	mov	r18, r24
    224c:	30 e0       	ldi	r19, 0x00	; 0
    224e:	3b 83       	std	Y+3, r19	; 0x03
    2250:	2a 83       	std	Y+2, r18	; 0x02
    2252:	8a 81       	ldd	r24, Y+2	; 0x02
    2254:	9b 81       	ldd	r25, Y+3	; 0x03
    2256:	00 97       	sbiw	r24, 0x00	; 0
    2258:	31 f0       	breq	.+12     	; 0x2266 <sevenSegInit+0x2c>
    225a:	2a 81       	ldd	r18, Y+2	; 0x02
    225c:	3b 81       	ldd	r19, Y+3	; 0x03
    225e:	21 30       	cpi	r18, 0x01	; 1
    2260:	31 05       	cpc	r19, r1
    2262:	c9 f0       	breq	.+50     	; 0x2296 <sevenSegInit+0x5c>
    2264:	2f c0       	rjmp	.+94     	; 0x22c4 <sevenSegInit+0x8a>
	{
	case SEG_0:
		gpioPinDirection(GPIOB, (BIT0 | BIT1 | BIT2 | BIT3), OUTPUT);
    2266:	81 e0       	ldi	r24, 0x01	; 1
    2268:	6f e0       	ldi	r22, 0x0F	; 15
    226a:	4f ef       	ldi	r20, 0xFF	; 255
    226c:	0e 94 ce 09 	call	0x139c	; 0x139c <gpioPinDirection>
		gpioPinDirection(GPIOD, (BIT2 | BIT4), OUTPUT);
    2270:	83 e0       	ldi	r24, 0x03	; 3
    2272:	64 e1       	ldi	r22, 0x14	; 20
    2274:	4f ef       	ldi	r20, 0xFF	; 255
    2276:	0e 94 ce 09 	call	0x139c	; 0x139c <gpioPinDirection>
		gpioPinWrite(GPIOB, (BIT0 | BIT1 | BIT2 | BIT3), LOW);
    227a:	81 e0       	ldi	r24, 0x01	; 1
    227c:	6f e0       	ldi	r22, 0x0F	; 15
    227e:	40 e0       	ldi	r20, 0x00	; 0
    2280:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
		gpioPinWrite(GPIOD, BIT4, LOW);
    2284:	83 e0       	ldi	r24, 0x03	; 3
    2286:	60 e1       	ldi	r22, 0x10	; 16
    2288:	40 e0       	ldi	r20, 0x00	; 0
    228a:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
		sevenSegDisable(SEG_0);
    228e:	80 e0       	ldi	r24, 0x00	; 0
    2290:	0e 94 95 11 	call	0x232a	; 0x232a <sevenSegDisable>
    2294:	17 c0       	rjmp	.+46     	; 0x22c4 <sevenSegInit+0x8a>
		break;
	case SEG_1:
		gpioPinDirection(GPIOB, (BIT0 | BIT1 | BIT2 | BIT3), OUTPUT);
    2296:	81 e0       	ldi	r24, 0x01	; 1
    2298:	6f e0       	ldi	r22, 0x0F	; 15
    229a:	4f ef       	ldi	r20, 0xFF	; 255
    229c:	0e 94 ce 09 	call	0x139c	; 0x139c <gpioPinDirection>
		gpioPinDirection(GPIOD, (BIT3 | BIT4), OUTPUT);
    22a0:	83 e0       	ldi	r24, 0x03	; 3
    22a2:	68 e1       	ldi	r22, 0x18	; 24
    22a4:	4f ef       	ldi	r20, 0xFF	; 255
    22a6:	0e 94 ce 09 	call	0x139c	; 0x139c <gpioPinDirection>
		gpioPinWrite(GPIOB, (BIT0 | BIT1 | BIT2 | BIT3), LOW);
    22aa:	81 e0       	ldi	r24, 0x01	; 1
    22ac:	6f e0       	ldi	r22, 0x0F	; 15
    22ae:	40 e0       	ldi	r20, 0x00	; 0
    22b0:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
		gpioPinWrite(GPIOD, BIT4, LOW);
    22b4:	83 e0       	ldi	r24, 0x03	; 3
    22b6:	60 e1       	ldi	r22, 0x10	; 16
    22b8:	40 e0       	ldi	r20, 0x00	; 0
    22ba:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
		sevenSegDisable(SEG_1);
    22be:	81 e0       	ldi	r24, 0x01	; 1
    22c0:	0e 94 95 11 	call	0x232a	; 0x232a <sevenSegDisable>
		break;
	}
}
    22c4:	0f 90       	pop	r0
    22c6:	0f 90       	pop	r0
    22c8:	0f 90       	pop	r0
    22ca:	cf 91       	pop	r28
    22cc:	df 91       	pop	r29
    22ce:	08 95       	ret

000022d0 <sevenSegEnable>:

void sevenSegEnable(En_SevenSegId_t en_segment_id)
{
    22d0:	df 93       	push	r29
    22d2:	cf 93       	push	r28
    22d4:	00 d0       	rcall	.+0      	; 0x22d6 <sevenSegEnable+0x6>
    22d6:	0f 92       	push	r0
    22d8:	cd b7       	in	r28, 0x3d	; 61
    22da:	de b7       	in	r29, 0x3e	; 62
    22dc:	89 83       	std	Y+1, r24	; 0x01
	/* A switch-case statement to decide which 7seg to be enabled */
	switch(en_segment_id)
    22de:	89 81       	ldd	r24, Y+1	; 0x01
    22e0:	28 2f       	mov	r18, r24
    22e2:	30 e0       	ldi	r19, 0x00	; 0
    22e4:	3b 83       	std	Y+3, r19	; 0x03
    22e6:	2a 83       	std	Y+2, r18	; 0x02
    22e8:	8a 81       	ldd	r24, Y+2	; 0x02
    22ea:	9b 81       	ldd	r25, Y+3	; 0x03
    22ec:	00 97       	sbiw	r24, 0x00	; 0
    22ee:	31 f0       	breq	.+12     	; 0x22fc <sevenSegEnable+0x2c>
    22f0:	2a 81       	ldd	r18, Y+2	; 0x02
    22f2:	3b 81       	ldd	r19, Y+3	; 0x03
    22f4:	21 30       	cpi	r18, 0x01	; 1
    22f6:	31 05       	cpc	r19, r1
    22f8:	51 f0       	breq	.+20     	; 0x230e <sevenSegEnable+0x3e>
    22fa:	11 c0       	rjmp	.+34     	; 0x231e <sevenSegEnable+0x4e>
	{
	case SEG_0:
		gpioPinWrite(GPIOD, BIT2, LOW);
    22fc:	83 e0       	ldi	r24, 0x03	; 3
    22fe:	64 e0       	ldi	r22, 0x04	; 4
    2300:	40 e0       	ldi	r20, 0x00	; 0
    2302:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
		gu8_sevenSeg0Status = HIGH;
    2306:	8f ef       	ldi	r24, 0xFF	; 255
    2308:	80 93 74 01 	sts	0x0174, r24
    230c:	08 c0       	rjmp	.+16     	; 0x231e <sevenSegEnable+0x4e>
		break;
	case SEG_1:
		gpioPinWrite(GPIOD, BIT3, LOW);
    230e:	83 e0       	ldi	r24, 0x03	; 3
    2310:	68 e0       	ldi	r22, 0x08	; 8
    2312:	40 e0       	ldi	r20, 0x00	; 0
    2314:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
		gu8_sevenSeg1Status = HIGH;
    2318:	8f ef       	ldi	r24, 0xFF	; 255
    231a:	80 93 68 01 	sts	0x0168, r24
		break;
	}
}
    231e:	0f 90       	pop	r0
    2320:	0f 90       	pop	r0
    2322:	0f 90       	pop	r0
    2324:	cf 91       	pop	r28
    2326:	df 91       	pop	r29
    2328:	08 95       	ret

0000232a <sevenSegDisable>:

void sevenSegDisable(En_SevenSegId_t en_segment_id)
{
    232a:	df 93       	push	r29
    232c:	cf 93       	push	r28
    232e:	00 d0       	rcall	.+0      	; 0x2330 <sevenSegDisable+0x6>
    2330:	0f 92       	push	r0
    2332:	cd b7       	in	r28, 0x3d	; 61
    2334:	de b7       	in	r29, 0x3e	; 62
    2336:	89 83       	std	Y+1, r24	; 0x01
	/* A switch-case statement to decide which 7seg to be disabled */
	switch(en_segment_id)
    2338:	89 81       	ldd	r24, Y+1	; 0x01
    233a:	28 2f       	mov	r18, r24
    233c:	30 e0       	ldi	r19, 0x00	; 0
    233e:	3b 83       	std	Y+3, r19	; 0x03
    2340:	2a 83       	std	Y+2, r18	; 0x02
    2342:	8a 81       	ldd	r24, Y+2	; 0x02
    2344:	9b 81       	ldd	r25, Y+3	; 0x03
    2346:	00 97       	sbiw	r24, 0x00	; 0
    2348:	31 f0       	breq	.+12     	; 0x2356 <sevenSegDisable+0x2c>
    234a:	2a 81       	ldd	r18, Y+2	; 0x02
    234c:	3b 81       	ldd	r19, Y+3	; 0x03
    234e:	21 30       	cpi	r18, 0x01	; 1
    2350:	31 05       	cpc	r19, r1
    2352:	49 f0       	breq	.+18     	; 0x2366 <sevenSegDisable+0x3c>
    2354:	0f c0       	rjmp	.+30     	; 0x2374 <sevenSegDisable+0x4a>
	{
	case SEG_0:
		gpioPinWrite(GPIOD, BIT2, HIGH);
    2356:	83 e0       	ldi	r24, 0x03	; 3
    2358:	64 e0       	ldi	r22, 0x04	; 4
    235a:	4f ef       	ldi	r20, 0xFF	; 255
    235c:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
		gu8_sevenSeg0Status = LOW;
    2360:	10 92 74 01 	sts	0x0174, r1
    2364:	07 c0       	rjmp	.+14     	; 0x2374 <sevenSegDisable+0x4a>
		break;
	case SEG_1:
		gpioPinWrite(GPIOD, BIT3, HIGH);
    2366:	83 e0       	ldi	r24, 0x03	; 3
    2368:	68 e0       	ldi	r22, 0x08	; 8
    236a:	4f ef       	ldi	r20, 0xFF	; 255
    236c:	0e 94 3a 0a 	call	0x1474	; 0x1474 <gpioPinWrite>
		gu8_sevenSeg1Status = LOW;
    2370:	10 92 68 01 	sts	0x0168, r1
		break;
	}
}
    2374:	0f 90       	pop	r0
    2376:	0f 90       	pop	r0
    2378:	0f 90       	pop	r0
    237a:	cf 91       	pop	r28
    237c:	df 91       	pop	r29
    237e:	08 95       	ret

00002380 <sevenSegWrite>:

void sevenSegWrite(En_SevenSegId_t en_segment_id, uint8_t u8_number)
{
    2380:	df 93       	push	r29
    2382:	cf 93       	push	r28
    2384:	00 d0       	rcall	.+0      	; 0x2386 <sevenSegWrite+0x6>
    2386:	00 d0       	rcall	.+0      	; 0x2388 <sevenSegWrite+0x8>
    2388:	cd b7       	in	r28, 0x3d	; 61
    238a:	de b7       	in	r29, 0x3e	; 62
    238c:	89 83       	std	Y+1, r24	; 0x01
    238e:	6a 83       	std	Y+2, r22	; 0x02
	/* A switch-case statement to decide which 7seg to be written */
	switch(en_segment_id)
    2390:	89 81       	ldd	r24, Y+1	; 0x01
    2392:	28 2f       	mov	r18, r24
    2394:	30 e0       	ldi	r19, 0x00	; 0
    2396:	3c 83       	std	Y+4, r19	; 0x04
    2398:	2b 83       	std	Y+3, r18	; 0x03
    239a:	8b 81       	ldd	r24, Y+3	; 0x03
    239c:	9c 81       	ldd	r25, Y+4	; 0x04
    239e:	00 97       	sbiw	r24, 0x00	; 0
    23a0:	31 f0       	breq	.+12     	; 0x23ae <sevenSegWrite+0x2e>
    23a2:	2b 81       	ldd	r18, Y+3	; 0x03
    23a4:	3c 81       	ldd	r19, Y+4	; 0x04
    23a6:	21 30       	cpi	r18, 0x01	; 1
    23a8:	31 05       	cpc	r19, r1
    23aa:	69 f0       	breq	.+26     	; 0x23c6 <sevenSegWrite+0x46>
    23ac:	17 c0       	rjmp	.+46     	; 0x23dc <sevenSegWrite+0x5c>
	{
	case SEG_0:
		if(gu8_sevenSeg0Status == HIGH)
    23ae:	80 91 74 01 	lds	r24, 0x0174
    23b2:	8f 3f       	cpi	r24, 0xFF	; 255
    23b4:	99 f4       	brne	.+38     	; 0x23dc <sevenSegWrite+0x5c>
		{
			gpioPortWrite(GPIOB, (GPIOB & 0xF0) | (u8_number & 0x0F));
    23b6:	8a 81       	ldd	r24, Y+2	; 0x02
    23b8:	98 2f       	mov	r25, r24
    23ba:	9f 70       	andi	r25, 0x0F	; 15
    23bc:	81 e0       	ldi	r24, 0x01	; 1
    23be:	69 2f       	mov	r22, r25
    23c0:	0e 94 fe 08 	call	0x11fc	; 0x11fc <gpioPortWrite>
    23c4:	0b c0       	rjmp	.+22     	; 0x23dc <sevenSegWrite+0x5c>
		}
		break;
	case SEG_1:
		if(gu8_sevenSeg1Status == HIGH)
    23c6:	80 91 68 01 	lds	r24, 0x0168
    23ca:	8f 3f       	cpi	r24, 0xFF	; 255
    23cc:	39 f4       	brne	.+14     	; 0x23dc <sevenSegWrite+0x5c>
		{
			gpioPortWrite(GPIOB, (GPIOB & 0xF0) | (u8_number & 0x0F));
    23ce:	8a 81       	ldd	r24, Y+2	; 0x02
    23d0:	98 2f       	mov	r25, r24
    23d2:	9f 70       	andi	r25, 0x0F	; 15
    23d4:	81 e0       	ldi	r24, 0x01	; 1
    23d6:	69 2f       	mov	r22, r25
    23d8:	0e 94 fe 08 	call	0x11fc	; 0x11fc <gpioPortWrite>
		}
		break;
	}
}
    23dc:	0f 90       	pop	r0
    23de:	0f 90       	pop	r0
    23e0:	0f 90       	pop	r0
    23e2:	0f 90       	pop	r0
    23e4:	cf 91       	pop	r28
    23e6:	df 91       	pop	r29
    23e8:	08 95       	ret

000023ea <softwareDelayMs>:
#include "softwareDelay.h"

/*- APIs IMPLEMENTATION ------------------------------------*/

void softwareDelayMs(uint32_t u32_delay_in_ms)
{
    23ea:	df 93       	push	r29
    23ec:	cf 93       	push	r28
    23ee:	cd b7       	in	r28, 0x3d	; 61
    23f0:	de b7       	in	r29, 0x3e	; 62
    23f2:	60 97       	sbiw	r28, 0x10	; 16
    23f4:	0f b6       	in	r0, 0x3f	; 63
    23f6:	f8 94       	cli
    23f8:	de bf       	out	0x3e, r29	; 62
    23fa:	0f be       	out	0x3f, r0	; 63
    23fc:	cd bf       	out	0x3d, r28	; 61
    23fe:	6d 87       	std	Y+13, r22	; 0x0d
    2400:	7e 87       	std	Y+14, r23	; 0x0e
    2402:	8f 87       	std	Y+15, r24	; 0x0f
    2404:	98 8b       	std	Y+16, r25	; 0x10
	/* 16 MHz */
	uint32_t ticks=380, i, j;
    2406:	8c e7       	ldi	r24, 0x7C	; 124
    2408:	91 e0       	ldi	r25, 0x01	; 1
    240a:	a0 e0       	ldi	r26, 0x00	; 0
    240c:	b0 e0       	ldi	r27, 0x00	; 0
    240e:	89 87       	std	Y+9, r24	; 0x09
    2410:	9a 87       	std	Y+10, r25	; 0x0a
    2412:	ab 87       	std	Y+11, r26	; 0x0b
    2414:	bc 87       	std	Y+12, r27	; 0x0c
	for(i=0 ; i<u32_delay_in_ms ; i++)
    2416:	1d 82       	std	Y+5, r1	; 0x05
    2418:	1e 82       	std	Y+6, r1	; 0x06
    241a:	1f 82       	std	Y+7, r1	; 0x07
    241c:	18 86       	std	Y+8, r1	; 0x08
    241e:	28 c0       	rjmp	.+80     	; 0x2470 <softwareDelayMs+0x86>
	{
		for(j=0 ; j<ticks ; j++);
    2420:	19 82       	std	Y+1, r1	; 0x01
    2422:	1a 82       	std	Y+2, r1	; 0x02
    2424:	1b 82       	std	Y+3, r1	; 0x03
    2426:	1c 82       	std	Y+4, r1	; 0x04
    2428:	0b c0       	rjmp	.+22     	; 0x2440 <softwareDelayMs+0x56>
    242a:	89 81       	ldd	r24, Y+1	; 0x01
    242c:	9a 81       	ldd	r25, Y+2	; 0x02
    242e:	ab 81       	ldd	r26, Y+3	; 0x03
    2430:	bc 81       	ldd	r27, Y+4	; 0x04
    2432:	01 96       	adiw	r24, 0x01	; 1
    2434:	a1 1d       	adc	r26, r1
    2436:	b1 1d       	adc	r27, r1
    2438:	89 83       	std	Y+1, r24	; 0x01
    243a:	9a 83       	std	Y+2, r25	; 0x02
    243c:	ab 83       	std	Y+3, r26	; 0x03
    243e:	bc 83       	std	Y+4, r27	; 0x04
    2440:	29 81       	ldd	r18, Y+1	; 0x01
    2442:	3a 81       	ldd	r19, Y+2	; 0x02
    2444:	4b 81       	ldd	r20, Y+3	; 0x03
    2446:	5c 81       	ldd	r21, Y+4	; 0x04
    2448:	89 85       	ldd	r24, Y+9	; 0x09
    244a:	9a 85       	ldd	r25, Y+10	; 0x0a
    244c:	ab 85       	ldd	r26, Y+11	; 0x0b
    244e:	bc 85       	ldd	r27, Y+12	; 0x0c
    2450:	28 17       	cp	r18, r24
    2452:	39 07       	cpc	r19, r25
    2454:	4a 07       	cpc	r20, r26
    2456:	5b 07       	cpc	r21, r27
    2458:	40 f3       	brcs	.-48     	; 0x242a <softwareDelayMs+0x40>

void softwareDelayMs(uint32_t u32_delay_in_ms)
{
	/* 16 MHz */
	uint32_t ticks=380, i, j;
	for(i=0 ; i<u32_delay_in_ms ; i++)
    245a:	8d 81       	ldd	r24, Y+5	; 0x05
    245c:	9e 81       	ldd	r25, Y+6	; 0x06
    245e:	af 81       	ldd	r26, Y+7	; 0x07
    2460:	b8 85       	ldd	r27, Y+8	; 0x08
    2462:	01 96       	adiw	r24, 0x01	; 1
    2464:	a1 1d       	adc	r26, r1
    2466:	b1 1d       	adc	r27, r1
    2468:	8d 83       	std	Y+5, r24	; 0x05
    246a:	9e 83       	std	Y+6, r25	; 0x06
    246c:	af 83       	std	Y+7, r26	; 0x07
    246e:	b8 87       	std	Y+8, r27	; 0x08
    2470:	2d 81       	ldd	r18, Y+5	; 0x05
    2472:	3e 81       	ldd	r19, Y+6	; 0x06
    2474:	4f 81       	ldd	r20, Y+7	; 0x07
    2476:	58 85       	ldd	r21, Y+8	; 0x08
    2478:	8d 85       	ldd	r24, Y+13	; 0x0d
    247a:	9e 85       	ldd	r25, Y+14	; 0x0e
    247c:	af 85       	ldd	r26, Y+15	; 0x0f
    247e:	b8 89       	ldd	r27, Y+16	; 0x10
    2480:	28 17       	cp	r18, r24
    2482:	39 07       	cpc	r19, r25
    2484:	4a 07       	cpc	r20, r26
    2486:	5b 07       	cpc	r21, r27
    2488:	58 f2       	brcs	.-106    	; 0x2420 <softwareDelayMs+0x36>
	{
		for(j=0 ; j<ticks ; j++);
	}
}
    248a:	60 96       	adiw	r28, 0x10	; 16
    248c:	0f b6       	in	r0, 0x3f	; 63
    248e:	f8 94       	cli
    2490:	de bf       	out	0x3e, r29	; 62
    2492:	0f be       	out	0x3f, r0	; 63
    2494:	cd bf       	out	0x3d, r28	; 61
    2496:	cf 91       	pop	r28
    2498:	df 91       	pop	r29
    249a:	08 95       	ret

0000249c <timer0Init>:
static uint8_t gu8_timer2PreScaler = 0;

/*- APIs IMPLEMENTATION ------------------------------------*/

void timer0Init(En_timer0Mode_t en_mode,En_timer0OC_t en_OC0,En_timer0perscaler_t en_prescal, uint8_t u8_initialValue, uint8_t u8_outputCompare, En_timer0Interrupt_t en_interruptMask)
{
    249c:	ef 92       	push	r14
    249e:	0f 93       	push	r16
    24a0:	df 93       	push	r29
    24a2:	cf 93       	push	r28
    24a4:	00 d0       	rcall	.+0      	; 0x24a6 <timer0Init+0xa>
    24a6:	00 d0       	rcall	.+0      	; 0x24a8 <timer0Init+0xc>
    24a8:	00 d0       	rcall	.+0      	; 0x24aa <timer0Init+0xe>
    24aa:	cd b7       	in	r28, 0x3d	; 61
    24ac:	de b7       	in	r29, 0x3e	; 62
    24ae:	89 83       	std	Y+1, r24	; 0x01
    24b0:	6a 83       	std	Y+2, r22	; 0x02
    24b2:	4b 83       	std	Y+3, r20	; 0x03
    24b4:	2c 83       	std	Y+4, r18	; 0x04
    24b6:	0d 83       	std	Y+5, r16	; 0x05
    24b8:	ee 82       	std	Y+6, r14	; 0x06
	/* Non-PWM mode */
	SET_BIT(TCCR0, FOC0);
    24ba:	a3 e5       	ldi	r26, 0x53	; 83
    24bc:	b0 e0       	ldi	r27, 0x00	; 0
    24be:	e3 e5       	ldi	r30, 0x53	; 83
    24c0:	f0 e0       	ldi	r31, 0x00	; 0
    24c2:	80 81       	ld	r24, Z
    24c4:	80 68       	ori	r24, 0x80	; 128
    24c6:	8c 93       	st	X, r24

	/* Set the required operating mode */
	TCCR0 = (TCCR0 & 0xB7) | (en_mode);
    24c8:	a3 e5       	ldi	r26, 0x53	; 83
    24ca:	b0 e0       	ldi	r27, 0x00	; 0
    24cc:	e3 e5       	ldi	r30, 0x53	; 83
    24ce:	f0 e0       	ldi	r31, 0x00	; 0
    24d0:	80 81       	ld	r24, Z
    24d2:	98 2f       	mov	r25, r24
    24d4:	97 7b       	andi	r25, 0xB7	; 183
    24d6:	89 81       	ldd	r24, Y+1	; 0x01
    24d8:	89 2b       	or	r24, r25
    24da:	8c 93       	st	X, r24

	/* Set the compare match output mode */
	TCCR0 = (TCCR0 & 0xCF) | (en_OC0);
    24dc:	a3 e5       	ldi	r26, 0x53	; 83
    24de:	b0 e0       	ldi	r27, 0x00	; 0
    24e0:	e3 e5       	ldi	r30, 0x53	; 83
    24e2:	f0 e0       	ldi	r31, 0x00	; 0
    24e4:	80 81       	ld	r24, Z
    24e6:	98 2f       	mov	r25, r24
    24e8:	9f 7c       	andi	r25, 0xCF	; 207
    24ea:	8a 81       	ldd	r24, Y+2	; 0x02
    24ec:	89 2b       	or	r24, r25
    24ee:	8c 93       	st	X, r24

	/* Set the pre-scaler */
	gu8_timer0Timer1PreScaler = en_prescal;
    24f0:	8b 81       	ldd	r24, Y+3	; 0x03
    24f2:	80 93 75 01 	sts	0x0175, r24

	/* Set the timer/counter0 initial value */
	TCNT0 = u8_initialValue;
    24f6:	e2 e5       	ldi	r30, 0x52	; 82
    24f8:	f0 e0       	ldi	r31, 0x00	; 0
    24fa:	8c 81       	ldd	r24, Y+4	; 0x04
    24fc:	80 83       	st	Z, r24

	/* Set the timer/counter0 CTC mode compare value */
	OCR0 = u8_outputCompare;
    24fe:	ec e5       	ldi	r30, 0x5C	; 92
    2500:	f0 e0       	ldi	r31, 0x00	; 0
    2502:	8d 81       	ldd	r24, Y+5	; 0x05
    2504:	80 83       	st	Z, r24

	/* Enable the interrupt corresponding to the mode */
	TIMSK = (TIMSK & 0xFC) | (en_interruptMask);
    2506:	a9 e5       	ldi	r26, 0x59	; 89
    2508:	b0 e0       	ldi	r27, 0x00	; 0
    250a:	e9 e5       	ldi	r30, 0x59	; 89
    250c:	f0 e0       	ldi	r31, 0x00	; 0
    250e:	80 81       	ld	r24, Z
    2510:	98 2f       	mov	r25, r24
    2512:	9c 7f       	andi	r25, 0xFC	; 252
    2514:	8e 81       	ldd	r24, Y+6	; 0x06
    2516:	89 2b       	or	r24, r25
    2518:	8c 93       	st	X, r24
}
    251a:	26 96       	adiw	r28, 0x06	; 6
    251c:	0f b6       	in	r0, 0x3f	; 63
    251e:	f8 94       	cli
    2520:	de bf       	out	0x3e, r29	; 62
    2522:	0f be       	out	0x3f, r0	; 63
    2524:	cd bf       	out	0x3d, r28	; 61
    2526:	cf 91       	pop	r28
    2528:	df 91       	pop	r29
    252a:	0f 91       	pop	r16
    252c:	ef 90       	pop	r14
    252e:	08 95       	ret

00002530 <timer0Set>:

void timer0Set(uint8_t u8_value)
{
    2530:	df 93       	push	r29
    2532:	cf 93       	push	r28
    2534:	0f 92       	push	r0
    2536:	cd b7       	in	r28, 0x3d	; 61
    2538:	de b7       	in	r29, 0x3e	; 62
    253a:	89 83       	std	Y+1, r24	; 0x01
	/* Set the timer/counter0 custom value */
	TCNT0 = u8_value;
    253c:	e2 e5       	ldi	r30, 0x52	; 82
    253e:	f0 e0       	ldi	r31, 0x00	; 0
    2540:	89 81       	ldd	r24, Y+1	; 0x01
    2542:	80 83       	st	Z, r24
}
    2544:	0f 90       	pop	r0
    2546:	cf 91       	pop	r28
    2548:	df 91       	pop	r29
    254a:	08 95       	ret

0000254c <timer0Read>:

uint8_t timer0Read(void)
{
    254c:	df 93       	push	r29
    254e:	cf 93       	push	r28
    2550:	cd b7       	in	r28, 0x3d	; 61
    2552:	de b7       	in	r29, 0x3e	; 62
	/* Read the counter register */
	return TCNT0;
    2554:	e2 e5       	ldi	r30, 0x52	; 82
    2556:	f0 e0       	ldi	r31, 0x00	; 0
    2558:	80 81       	ld	r24, Z
}
    255a:	cf 91       	pop	r28
    255c:	df 91       	pop	r29
    255e:	08 95       	ret

00002560 <timer0Start>:

void timer0Start(void)
{
    2560:	df 93       	push	r29
    2562:	cf 93       	push	r28
    2564:	cd b7       	in	r28, 0x3d	; 61
    2566:	de b7       	in	r29, 0x3e	; 62
	/* Provide suitable clock to the timer according to the chosen prescaler value */
	TCCR0 = (TCCR0 & 0xF8) | (gu8_timer0Timer1PreScaler);
    2568:	a3 e5       	ldi	r26, 0x53	; 83
    256a:	b0 e0       	ldi	r27, 0x00	; 0
    256c:	e3 e5       	ldi	r30, 0x53	; 83
    256e:	f0 e0       	ldi	r31, 0x00	; 0
    2570:	80 81       	ld	r24, Z
    2572:	98 2f       	mov	r25, r24
    2574:	98 7f       	andi	r25, 0xF8	; 248
    2576:	80 91 75 01 	lds	r24, 0x0175
    257a:	89 2b       	or	r24, r25
    257c:	8c 93       	st	X, r24
	/* Set the timer/counter0 initial value to zero */
	TCNT0 = 0;
    257e:	e2 e5       	ldi	r30, 0x52	; 82
    2580:	f0 e0       	ldi	r31, 0x00	; 0
    2582:	10 82       	st	Z, r1
}
    2584:	cf 91       	pop	r28
    2586:	df 91       	pop	r29
    2588:	08 95       	ret

0000258a <timer0Stop>:

void timer0Stop(void)
{
    258a:	df 93       	push	r29
    258c:	cf 93       	push	r28
    258e:	cd b7       	in	r28, 0x3d	; 61
    2590:	de b7       	in	r29, 0x3e	; 62
	/* disable the timer clock */
	TCCR0 &= ~((1 << CS00) | (1 << CS01) | (1 << CS02));
    2592:	a3 e5       	ldi	r26, 0x53	; 83
    2594:	b0 e0       	ldi	r27, 0x00	; 0
    2596:	e3 e5       	ldi	r30, 0x53	; 83
    2598:	f0 e0       	ldi	r31, 0x00	; 0
    259a:	80 81       	ld	r24, Z
    259c:	88 7f       	andi	r24, 0xF8	; 248
    259e:	8c 93       	st	X, r24
}
    25a0:	cf 91       	pop	r28
    25a2:	df 91       	pop	r29
    25a4:	08 95       	ret

000025a6 <timer0DelayMs>:

void timer0DelayMs(uint16_t u16_delay_in_ms)
{
    25a6:	ef 92       	push	r14
    25a8:	0f 93       	push	r16
    25aa:	df 93       	push	r29
    25ac:	cf 93       	push	r28
    25ae:	00 d0       	rcall	.+0      	; 0x25b0 <timer0DelayMs+0xa>
    25b0:	00 d0       	rcall	.+0      	; 0x25b2 <timer0DelayMs+0xc>
    25b2:	0f 92       	push	r0
    25b4:	cd b7       	in	r28, 0x3d	; 61
    25b6:	de b7       	in	r29, 0x3e	; 62
    25b8:	9d 83       	std	Y+5, r25	; 0x05
    25ba:	8c 83       	std	Y+4, r24	; 0x04
	uint16_t u16_msCounter = 0;
    25bc:	1b 82       	std	Y+3, r1	; 0x03
    25be:	1a 82       	std	Y+2, r1	; 0x02
	uint8_t u8_outputCompare = F_CPU / TIMER_MS_DIVISION_FACTOR;
    25c0:	8a ef       	ldi	r24, 0xFA	; 250
    25c2:	89 83       	std	Y+1, r24	; 0x01

	timer0Init(T0_NORMAL_MODE, T0_OC0_DIS, T0_PRESCALER_64, 0, 0, T0_POLLING);
    25c4:	80 e0       	ldi	r24, 0x00	; 0
    25c6:	60 e0       	ldi	r22, 0x00	; 0
    25c8:	43 e0       	ldi	r20, 0x03	; 3
    25ca:	20 e0       	ldi	r18, 0x00	; 0
    25cc:	00 e0       	ldi	r16, 0x00	; 0
    25ce:	ee 24       	eor	r14, r14
    25d0:	0e 94 4e 12 	call	0x249c	; 0x249c <timer0Init>
	timer0Start();
    25d4:	0e 94 b0 12 	call	0x2560	; 0x2560 <timer0Start>

	for(u16_msCounter=0 ; u16_msCounter < u16_delay_in_ms ; u16_msCounter++)
    25d8:	1b 82       	std	Y+3, r1	; 0x03
    25da:	1a 82       	std	Y+2, r1	; 0x02
    25dc:	0e c0       	rjmp	.+28     	; 0x25fa <timer0DelayMs+0x54>
	{
		while(TCNT0 < u8_outputCompare);
    25de:	e2 e5       	ldi	r30, 0x52	; 82
    25e0:	f0 e0       	ldi	r31, 0x00	; 0
    25e2:	90 81       	ld	r25, Z
    25e4:	89 81       	ldd	r24, Y+1	; 0x01
    25e6:	98 17       	cp	r25, r24
    25e8:	d0 f3       	brcs	.-12     	; 0x25de <timer0DelayMs+0x38>
		TCNT0 = 0;
    25ea:	e2 e5       	ldi	r30, 0x52	; 82
    25ec:	f0 e0       	ldi	r31, 0x00	; 0
    25ee:	10 82       	st	Z, r1
	uint8_t u8_outputCompare = F_CPU / TIMER_MS_DIVISION_FACTOR;

	timer0Init(T0_NORMAL_MODE, T0_OC0_DIS, T0_PRESCALER_64, 0, 0, T0_POLLING);
	timer0Start();

	for(u16_msCounter=0 ; u16_msCounter < u16_delay_in_ms ; u16_msCounter++)
    25f0:	8a 81       	ldd	r24, Y+2	; 0x02
    25f2:	9b 81       	ldd	r25, Y+3	; 0x03
    25f4:	01 96       	adiw	r24, 0x01	; 1
    25f6:	9b 83       	std	Y+3, r25	; 0x03
    25f8:	8a 83       	std	Y+2, r24	; 0x02
    25fa:	2a 81       	ldd	r18, Y+2	; 0x02
    25fc:	3b 81       	ldd	r19, Y+3	; 0x03
    25fe:	8c 81       	ldd	r24, Y+4	; 0x04
    2600:	9d 81       	ldd	r25, Y+5	; 0x05
    2602:	28 17       	cp	r18, r24
    2604:	39 07       	cpc	r19, r25
    2606:	58 f3       	brcs	.-42     	; 0x25de <timer0DelayMs+0x38>
	{
		while(TCNT0 < u8_outputCompare);
		TCNT0 = 0;
	}
}
    2608:	0f 90       	pop	r0
    260a:	0f 90       	pop	r0
    260c:	0f 90       	pop	r0
    260e:	0f 90       	pop	r0
    2610:	0f 90       	pop	r0
    2612:	cf 91       	pop	r28
    2614:	df 91       	pop	r29
    2616:	0f 91       	pop	r16
    2618:	ef 90       	pop	r14
    261a:	08 95       	ret

0000261c <timer0DelayUs>:

void timer0DelayUs(uint32_t u32_delay_in_us)
{
    261c:	ef 92       	push	r14
    261e:	0f 93       	push	r16
    2620:	df 93       	push	r29
    2622:	cf 93       	push	r28
    2624:	cd b7       	in	r28, 0x3d	; 61
    2626:	de b7       	in	r29, 0x3e	; 62
    2628:	29 97       	sbiw	r28, 0x09	; 9
    262a:	0f b6       	in	r0, 0x3f	; 63
    262c:	f8 94       	cli
    262e:	de bf       	out	0x3e, r29	; 62
    2630:	0f be       	out	0x3f, r0	; 63
    2632:	cd bf       	out	0x3d, r28	; 61
    2634:	6e 83       	std	Y+6, r22	; 0x06
    2636:	7f 83       	std	Y+7, r23	; 0x07
    2638:	88 87       	std	Y+8, r24	; 0x08
    263a:	99 87       	std	Y+9, r25	; 0x09
	uint32_t u32_usCounter = 0;
    263c:	1a 82       	std	Y+2, r1	; 0x02
    263e:	1b 82       	std	Y+3, r1	; 0x03
    2640:	1c 82       	std	Y+4, r1	; 0x04
    2642:	1d 82       	std	Y+5, r1	; 0x05
	uint8_t u8_outputCompare = F_CPU / TIMER_US_DIVISION_FACTOR;
    2644:	80 e1       	ldi	r24, 0x10	; 16
    2646:	89 83       	std	Y+1, r24	; 0x01

	timer0Init(T0_COMP_MODE, T0_OC0_DIS, T0_PRESCALER_NO, 0, u8_outputCompare, T0_POLLING);
    2648:	88 e0       	ldi	r24, 0x08	; 8
    264a:	60 e0       	ldi	r22, 0x00	; 0
    264c:	41 e0       	ldi	r20, 0x01	; 1
    264e:	20 e0       	ldi	r18, 0x00	; 0
    2650:	09 81       	ldd	r16, Y+1	; 0x01
    2652:	ee 24       	eor	r14, r14
    2654:	0e 94 4e 12 	call	0x249c	; 0x249c <timer0Init>
	timer0Start();
    2658:	0e 94 b0 12 	call	0x2560	; 0x2560 <timer0Start>

	for(u32_usCounter=0 ; u32_usCounter < u32_delay_in_us ; u32_usCounter++)
    265c:	1a 82       	std	Y+2, r1	; 0x02
    265e:	1b 82       	std	Y+3, r1	; 0x03
    2660:	1c 82       	std	Y+4, r1	; 0x04
    2662:	1d 82       	std	Y+5, r1	; 0x05
    2664:	1e c0       	rjmp	.+60     	; 0x26a2 <timer0DelayUs+0x86>
	{
		while(BIT_IS_CLEAR(TIFR, OCF0));
    2666:	e8 e5       	ldi	r30, 0x58	; 88
    2668:	f0 e0       	ldi	r31, 0x00	; 0
    266a:	80 81       	ld	r24, Z
    266c:	88 2f       	mov	r24, r24
    266e:	90 e0       	ldi	r25, 0x00	; 0
    2670:	82 70       	andi	r24, 0x02	; 2
    2672:	90 70       	andi	r25, 0x00	; 0
    2674:	00 97       	sbiw	r24, 0x00	; 0
    2676:	b9 f3       	breq	.-18     	; 0x2666 <timer0DelayUs+0x4a>
		SET_BIT(TIFR, OCF0);
    2678:	a8 e5       	ldi	r26, 0x58	; 88
    267a:	b0 e0       	ldi	r27, 0x00	; 0
    267c:	e8 e5       	ldi	r30, 0x58	; 88
    267e:	f0 e0       	ldi	r31, 0x00	; 0
    2680:	80 81       	ld	r24, Z
    2682:	82 60       	ori	r24, 0x02	; 2
    2684:	8c 93       	st	X, r24
		TCNT0 = 0;
    2686:	e2 e5       	ldi	r30, 0x52	; 82
    2688:	f0 e0       	ldi	r31, 0x00	; 0
    268a:	10 82       	st	Z, r1
	uint8_t u8_outputCompare = F_CPU / TIMER_US_DIVISION_FACTOR;

	timer0Init(T0_COMP_MODE, T0_OC0_DIS, T0_PRESCALER_NO, 0, u8_outputCompare, T0_POLLING);
	timer0Start();

	for(u32_usCounter=0 ; u32_usCounter < u32_delay_in_us ; u32_usCounter++)
    268c:	8a 81       	ldd	r24, Y+2	; 0x02
    268e:	9b 81       	ldd	r25, Y+3	; 0x03
    2690:	ac 81       	ldd	r26, Y+4	; 0x04
    2692:	bd 81       	ldd	r27, Y+5	; 0x05
    2694:	01 96       	adiw	r24, 0x01	; 1
    2696:	a1 1d       	adc	r26, r1
    2698:	b1 1d       	adc	r27, r1
    269a:	8a 83       	std	Y+2, r24	; 0x02
    269c:	9b 83       	std	Y+3, r25	; 0x03
    269e:	ac 83       	std	Y+4, r26	; 0x04
    26a0:	bd 83       	std	Y+5, r27	; 0x05
    26a2:	2a 81       	ldd	r18, Y+2	; 0x02
    26a4:	3b 81       	ldd	r19, Y+3	; 0x03
    26a6:	4c 81       	ldd	r20, Y+4	; 0x04
    26a8:	5d 81       	ldd	r21, Y+5	; 0x05
    26aa:	8e 81       	ldd	r24, Y+6	; 0x06
    26ac:	9f 81       	ldd	r25, Y+7	; 0x07
    26ae:	a8 85       	ldd	r26, Y+8	; 0x08
    26b0:	b9 85       	ldd	r27, Y+9	; 0x09
    26b2:	28 17       	cp	r18, r24
    26b4:	39 07       	cpc	r19, r25
    26b6:	4a 07       	cpc	r20, r26
    26b8:	5b 07       	cpc	r21, r27
    26ba:	a8 f2       	brcs	.-86     	; 0x2666 <timer0DelayUs+0x4a>
	{
		while(BIT_IS_CLEAR(TIFR, OCF0));
		SET_BIT(TIFR, OCF0);
		TCNT0 = 0;
	}
}
    26bc:	29 96       	adiw	r28, 0x09	; 9
    26be:	0f b6       	in	r0, 0x3f	; 63
    26c0:	f8 94       	cli
    26c2:	de bf       	out	0x3e, r29	; 62
    26c4:	0f be       	out	0x3f, r0	; 63
    26c6:	cd bf       	out	0x3d, r28	; 61
    26c8:	cf 91       	pop	r28
    26ca:	df 91       	pop	r29
    26cc:	0f 91       	pop	r16
    26ce:	ef 90       	pop	r14
    26d0:	08 95       	ret

000026d2 <timer0SwPWM>:

void timer0SwPWM(uint8_t u8_dutyCycle,uint8_t u8_frequency)
{
    26d2:	ef 92       	push	r14
    26d4:	0f 93       	push	r16
    26d6:	df 93       	push	r29
    26d8:	cf 93       	push	r28
    26da:	00 d0       	rcall	.+0      	; 0x26dc <timer0SwPWM+0xa>
    26dc:	00 d0       	rcall	.+0      	; 0x26de <timer0SwPWM+0xc>
    26de:	cd b7       	in	r28, 0x3d	; 61
    26e0:	de b7       	in	r29, 0x3e	; 62
    26e2:	8b 83       	std	Y+3, r24	; 0x03
    26e4:	6c 83       	std	Y+4, r22	; 0x04
	/* Two variables to hold the values of output compare and prescaler */
	uint8_t u8_outputCompare, u8_prescaler;

	/* Enable global interrupt */
	sei();
    26e6:	78 94       	sei
	
	/* If condition to determine the right equation to calculate prescaler and output compare values */
	if(u8_frequency <= 80)
    26e8:	8c 81       	ldd	r24, Y+4	; 0x04
    26ea:	81 35       	cpi	r24, 0x51	; 81
    26ec:	e8 f4       	brcc	.+58     	; 0x2728 <timer0SwPWM+0x56>
	{
		u8_prescaler = T0_PRESCALER_64;
    26ee:	83 e0       	ldi	r24, 0x03	; 3
    26f0:	89 83       	std	Y+1, r24	; 0x01
		u8_outputCompare = (F_CPU / (64UL * SW_PWM_DUTY_CYCLE_RESOLUTION * u8_frequency));
    26f2:	8c 81       	ldd	r24, Y+4	; 0x04
    26f4:	88 2f       	mov	r24, r24
    26f6:	90 e0       	ldi	r25, 0x00	; 0
    26f8:	a0 e0       	ldi	r26, 0x00	; 0
    26fa:	b0 e0       	ldi	r27, 0x00	; 0
    26fc:	20 e0       	ldi	r18, 0x00	; 0
    26fe:	39 e1       	ldi	r19, 0x19	; 25
    2700:	40 e0       	ldi	r20, 0x00	; 0
    2702:	50 e0       	ldi	r21, 0x00	; 0
    2704:	bc 01       	movw	r22, r24
    2706:	cd 01       	movw	r24, r26
    2708:	0e 94 25 17 	call	0x2e4a	; 0x2e4a <__mulsi3>
    270c:	9b 01       	movw	r18, r22
    270e:	ac 01       	movw	r20, r24
    2710:	80 e0       	ldi	r24, 0x00	; 0
    2712:	94 e2       	ldi	r25, 0x24	; 36
    2714:	a4 ef       	ldi	r26, 0xF4	; 244
    2716:	b0 e0       	ldi	r27, 0x00	; 0
    2718:	bc 01       	movw	r22, r24
    271a:	cd 01       	movw	r24, r26
    271c:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <__udivmodsi4>
    2720:	da 01       	movw	r26, r20
    2722:	c9 01       	movw	r24, r18
    2724:	8a 83       	std	Y+2, r24	; 0x02
    2726:	1c c0       	rjmp	.+56     	; 0x2760 <timer0SwPWM+0x8e>
	}else if(u8_frequency <= 625)
	{
		u8_prescaler = T0_PRESCALER_8;
    2728:	82 e0       	ldi	r24, 0x02	; 2
    272a:	89 83       	std	Y+1, r24	; 0x01
		u8_outputCompare = (F_CPU / (8UL * SW_PWM_DUTY_CYCLE_RESOLUTION * u8_frequency));
    272c:	8c 81       	ldd	r24, Y+4	; 0x04
    272e:	88 2f       	mov	r24, r24
    2730:	90 e0       	ldi	r25, 0x00	; 0
    2732:	a0 e0       	ldi	r26, 0x00	; 0
    2734:	b0 e0       	ldi	r27, 0x00	; 0
    2736:	20 e2       	ldi	r18, 0x20	; 32
    2738:	33 e0       	ldi	r19, 0x03	; 3
    273a:	40 e0       	ldi	r20, 0x00	; 0
    273c:	50 e0       	ldi	r21, 0x00	; 0
    273e:	bc 01       	movw	r22, r24
    2740:	cd 01       	movw	r24, r26
    2742:	0e 94 25 17 	call	0x2e4a	; 0x2e4a <__mulsi3>
    2746:	9b 01       	movw	r18, r22
    2748:	ac 01       	movw	r20, r24
    274a:	80 e0       	ldi	r24, 0x00	; 0
    274c:	94 e2       	ldi	r25, 0x24	; 36
    274e:	a4 ef       	ldi	r26, 0xF4	; 244
    2750:	b0 e0       	ldi	r27, 0x00	; 0
    2752:	bc 01       	movw	r22, r24
    2754:	cd 01       	movw	r24, r26
    2756:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <__udivmodsi4>
    275a:	da 01       	movw	r26, r20
    275c:	c9 01       	movw	r24, r18
    275e:	8a 83       	std	Y+2, r24	; 0x02
		u8_prescaler = T0_PRESCALER_NO;
		u8_outputCompare = (F_CPU / (1UL * SW_PWM_DUTY_CYCLE_RESOLUTION * u8_frequency));
	}
	
	/* Initialize the timer depending on the previously calculated values */
	timer0Init(T0_COMP_MODE, T0_OC0_DIS, u8_prescaler, 0, u8_outputCompare, T0_INTERRUPT_CMP);
    2760:	88 e0       	ldi	r24, 0x08	; 8
    2762:	60 e0       	ldi	r22, 0x00	; 0
    2764:	49 81       	ldd	r20, Y+1	; 0x01
    2766:	20 e0       	ldi	r18, 0x00	; 0
    2768:	0a 81       	ldd	r16, Y+2	; 0x02
    276a:	ee 24       	eor	r14, r14
    276c:	68 94       	set
    276e:	e1 f8       	bld	r14, 1
    2770:	0e 94 4e 12 	call	0x249c	; 0x249c <timer0Init>
	
	/* Provide the clock to the timer */
	timer0Start();
    2774:	0e 94 b0 12 	call	0x2560	; 0x2560 <timer0Start>
}
    2778:	0f 90       	pop	r0
    277a:	0f 90       	pop	r0
    277c:	0f 90       	pop	r0
    277e:	0f 90       	pop	r0
    2780:	cf 91       	pop	r28
    2782:	df 91       	pop	r29
    2784:	0f 91       	pop	r16
    2786:	ef 90       	pop	r14
    2788:	08 95       	ret

0000278a <timer1Init>:
/*
 ********************************************************************************************************************************************************
 */

void timer1Init(En_timer1Mode_t en_mode,En_timer1OC_t en_OC1,En_timer1perscaler_t en_prescal, uint16_t u16_initialValue, uint16_t u16_outputCompareA, uint16_t u16_outputCompareB,uint16_t u16_inputCapture, En_timer1Interrupt_t en_interruptMask)
{
    278a:	af 92       	push	r10
    278c:	cf 92       	push	r12
    278e:	df 92       	push	r13
    2790:	ef 92       	push	r14
    2792:	ff 92       	push	r15
    2794:	0f 93       	push	r16
    2796:	1f 93       	push	r17
    2798:	df 93       	push	r29
    279a:	cf 93       	push	r28
    279c:	cd b7       	in	r28, 0x3d	; 61
    279e:	de b7       	in	r29, 0x3e	; 62
    27a0:	2d 97       	sbiw	r28, 0x0d	; 13
    27a2:	0f b6       	in	r0, 0x3f	; 63
    27a4:	f8 94       	cli
    27a6:	de bf       	out	0x3e, r29	; 62
    27a8:	0f be       	out	0x3f, r0	; 63
    27aa:	cd bf       	out	0x3d, r28	; 61
    27ac:	89 83       	std	Y+1, r24	; 0x01
    27ae:	7b 83       	std	Y+3, r23	; 0x03
    27b0:	6a 83       	std	Y+2, r22	; 0x02
    27b2:	4c 83       	std	Y+4, r20	; 0x04
    27b4:	3e 83       	std	Y+6, r19	; 0x06
    27b6:	2d 83       	std	Y+5, r18	; 0x05
    27b8:	18 87       	std	Y+8, r17	; 0x08
    27ba:	0f 83       	std	Y+7, r16	; 0x07
    27bc:	fa 86       	std	Y+10, r15	; 0x0a
    27be:	e9 86       	std	Y+9, r14	; 0x09
    27c0:	dc 86       	std	Y+12, r13	; 0x0c
    27c2:	cb 86       	std	Y+11, r12	; 0x0b
    27c4:	ad 86       	std	Y+13, r10	; 0x0d
	/* Non-PWM mode */
	SET_BIT(TCCR1A, FOC1A);
    27c6:	af e4       	ldi	r26, 0x4F	; 79
    27c8:	b0 e0       	ldi	r27, 0x00	; 0
    27ca:	ef e4       	ldi	r30, 0x4F	; 79
    27cc:	f0 e0       	ldi	r31, 0x00	; 0
    27ce:	80 81       	ld	r24, Z
    27d0:	88 60       	ori	r24, 0x08	; 8
    27d2:	8c 93       	st	X, r24
	SET_BIT(TCCR1A, FOC1B);
    27d4:	af e4       	ldi	r26, 0x4F	; 79
    27d6:	b0 e0       	ldi	r27, 0x00	; 0
    27d8:	ef e4       	ldi	r30, 0x4F	; 79
    27da:	f0 e0       	ldi	r31, 0x00	; 0
    27dc:	80 81       	ld	r24, Z
    27de:	84 60       	ori	r24, 0x04	; 4
    27e0:	8c 93       	st	X, r24

	TCCR1 = 0x0000;
    27e2:	ee e4       	ldi	r30, 0x4E	; 78
    27e4:	f0 e0       	ldi	r31, 0x00	; 0
    27e6:	11 82       	std	Z+1, r1	; 0x01
    27e8:	10 82       	st	Z, r1

	/* Set the required operating mode */
	TCCR1 = en_mode | en_OC1;
    27ea:	ee e4       	ldi	r30, 0x4E	; 78
    27ec:	f0 e0       	ldi	r31, 0x00	; 0
    27ee:	89 81       	ldd	r24, Y+1	; 0x01
    27f0:	28 2f       	mov	r18, r24
    27f2:	30 e0       	ldi	r19, 0x00	; 0
    27f4:	8a 81       	ldd	r24, Y+2	; 0x02
    27f6:	9b 81       	ldd	r25, Y+3	; 0x03
    27f8:	82 2b       	or	r24, r18
    27fa:	93 2b       	or	r25, r19
    27fc:	91 83       	std	Z+1, r25	; 0x01
    27fe:	80 83       	st	Z, r24

	/* Set the pre-scaler */
	gu8_timer0Timer1PreScaler = en_prescal;
    2800:	8c 81       	ldd	r24, Y+4	; 0x04
    2802:	80 93 75 01 	sts	0x0175, r24

	/* Set the timer/counter0 initial value */
	TCNT1 = u16_initialValue;
    2806:	ec e4       	ldi	r30, 0x4C	; 76
    2808:	f0 e0       	ldi	r31, 0x00	; 0
    280a:	8d 81       	ldd	r24, Y+5	; 0x05
    280c:	9e 81       	ldd	r25, Y+6	; 0x06
    280e:	91 83       	std	Z+1, r25	; 0x01
    2810:	80 83       	st	Z, r24

	/* Set the timer/counter0 CTC mode compare value */
	OCR1A = u16_outputCompareA;
    2812:	ea e4       	ldi	r30, 0x4A	; 74
    2814:	f0 e0       	ldi	r31, 0x00	; 0
    2816:	8f 81       	ldd	r24, Y+7	; 0x07
    2818:	98 85       	ldd	r25, Y+8	; 0x08
    281a:	91 83       	std	Z+1, r25	; 0x01
    281c:	80 83       	st	Z, r24
	OCR1B = u16_outputCompareB;
    281e:	e8 e4       	ldi	r30, 0x48	; 72
    2820:	f0 e0       	ldi	r31, 0x00	; 0
    2822:	89 85       	ldd	r24, Y+9	; 0x09
    2824:	9a 85       	ldd	r25, Y+10	; 0x0a
    2826:	91 83       	std	Z+1, r25	; 0x01
    2828:	80 83       	st	Z, r24

	/* Enable the interrupt corresponding to the mode */
	TIMSK = (TIMSK & 0xC3) | (en_interruptMask);
    282a:	a9 e5       	ldi	r26, 0x59	; 89
    282c:	b0 e0       	ldi	r27, 0x00	; 0
    282e:	e9 e5       	ldi	r30, 0x59	; 89
    2830:	f0 e0       	ldi	r31, 0x00	; 0
    2832:	80 81       	ld	r24, Z
    2834:	98 2f       	mov	r25, r24
    2836:	93 7c       	andi	r25, 0xC3	; 195
    2838:	8d 85       	ldd	r24, Y+13	; 0x0d
    283a:	89 2b       	or	r24, r25
    283c:	8c 93       	st	X, r24
}
    283e:	2d 96       	adiw	r28, 0x0d	; 13
    2840:	0f b6       	in	r0, 0x3f	; 63
    2842:	f8 94       	cli
    2844:	de bf       	out	0x3e, r29	; 62
    2846:	0f be       	out	0x3f, r0	; 63
    2848:	cd bf       	out	0x3d, r28	; 61
    284a:	cf 91       	pop	r28
    284c:	df 91       	pop	r29
    284e:	1f 91       	pop	r17
    2850:	0f 91       	pop	r16
    2852:	ff 90       	pop	r15
    2854:	ef 90       	pop	r14
    2856:	df 90       	pop	r13
    2858:	cf 90       	pop	r12
    285a:	af 90       	pop	r10
    285c:	08 95       	ret

0000285e <timer1Set>:

void timer1Set(uint16_t u16_value)
{
    285e:	df 93       	push	r29
    2860:	cf 93       	push	r28
    2862:	00 d0       	rcall	.+0      	; 0x2864 <timer1Set+0x6>
    2864:	cd b7       	in	r28, 0x3d	; 61
    2866:	de b7       	in	r29, 0x3e	; 62
    2868:	9a 83       	std	Y+2, r25	; 0x02
    286a:	89 83       	std	Y+1, r24	; 0x01
	/* Set the timer/counter1 custom value */
	TCNT1 = u16_value;
    286c:	ec e4       	ldi	r30, 0x4C	; 76
    286e:	f0 e0       	ldi	r31, 0x00	; 0
    2870:	89 81       	ldd	r24, Y+1	; 0x01
    2872:	9a 81       	ldd	r25, Y+2	; 0x02
    2874:	91 83       	std	Z+1, r25	; 0x01
    2876:	80 83       	st	Z, r24
}
    2878:	0f 90       	pop	r0
    287a:	0f 90       	pop	r0
    287c:	cf 91       	pop	r28
    287e:	df 91       	pop	r29
    2880:	08 95       	ret

00002882 <timer1Read>:

uint16_t timer1Read(void)
{
    2882:	df 93       	push	r29
    2884:	cf 93       	push	r28
    2886:	cd b7       	in	r28, 0x3d	; 61
    2888:	de b7       	in	r29, 0x3e	; 62
	/* Read the counter register */
	return TCNT1;
    288a:	ec e4       	ldi	r30, 0x4C	; 76
    288c:	f0 e0       	ldi	r31, 0x00	; 0
    288e:	80 81       	ld	r24, Z
    2890:	91 81       	ldd	r25, Z+1	; 0x01
}
    2892:	cf 91       	pop	r28
    2894:	df 91       	pop	r29
    2896:	08 95       	ret

00002898 <timer1Start>:

void timer1Start(void)
{
    2898:	df 93       	push	r29
    289a:	cf 93       	push	r28
    289c:	cd b7       	in	r28, 0x3d	; 61
    289e:	de b7       	in	r29, 0x3e	; 62
	/* Provide suitable clock to the timer according to the chosen prescaler value */
	TCCR1B = (TCCR1B & 0xF8) | (gu8_timer0Timer1PreScaler);
    28a0:	ae e4       	ldi	r26, 0x4E	; 78
    28a2:	b0 e0       	ldi	r27, 0x00	; 0
    28a4:	ee e4       	ldi	r30, 0x4E	; 78
    28a6:	f0 e0       	ldi	r31, 0x00	; 0
    28a8:	80 81       	ld	r24, Z
    28aa:	98 2f       	mov	r25, r24
    28ac:	98 7f       	andi	r25, 0xF8	; 248
    28ae:	80 91 75 01 	lds	r24, 0x0175
    28b2:	89 2b       	or	r24, r25
    28b4:	8c 93       	st	X, r24
	/* Set the timer/counter0 initial value to zero */
	TCNT1 = 0;
    28b6:	ec e4       	ldi	r30, 0x4C	; 76
    28b8:	f0 e0       	ldi	r31, 0x00	; 0
    28ba:	11 82       	std	Z+1, r1	; 0x01
    28bc:	10 82       	st	Z, r1
}
    28be:	cf 91       	pop	r28
    28c0:	df 91       	pop	r29
    28c2:	08 95       	ret

000028c4 <timer1Stop>:

void timer1Stop(void)
{
    28c4:	df 93       	push	r29
    28c6:	cf 93       	push	r28
    28c8:	cd b7       	in	r28, 0x3d	; 61
    28ca:	de b7       	in	r29, 0x3e	; 62
	/* disable the timer clock */
	TCCR1B &= ~((1 << CS10) | (1 << CS11) | (1 << CS12));
    28cc:	ae e4       	ldi	r26, 0x4E	; 78
    28ce:	b0 e0       	ldi	r27, 0x00	; 0
    28d0:	ee e4       	ldi	r30, 0x4E	; 78
    28d2:	f0 e0       	ldi	r31, 0x00	; 0
    28d4:	80 81       	ld	r24, Z
    28d6:	88 7f       	andi	r24, 0xF8	; 248
    28d8:	8c 93       	st	X, r24
}
    28da:	cf 91       	pop	r28
    28dc:	df 91       	pop	r29
    28de:	08 95       	ret

000028e0 <timer1DelayMs>:

void timer1DelayMs(uint16_t u16_delay_in_ms)
{
    28e0:	af 92       	push	r10
    28e2:	cf 92       	push	r12
    28e4:	df 92       	push	r13
    28e6:	ef 92       	push	r14
    28e8:	ff 92       	push	r15
    28ea:	0f 93       	push	r16
    28ec:	1f 93       	push	r17
    28ee:	df 93       	push	r29
    28f0:	cf 93       	push	r28
    28f2:	00 d0       	rcall	.+0      	; 0x28f4 <timer1DelayMs+0x14>
    28f4:	00 d0       	rcall	.+0      	; 0x28f6 <timer1DelayMs+0x16>
    28f6:	00 d0       	rcall	.+0      	; 0x28f8 <timer1DelayMs+0x18>
    28f8:	cd b7       	in	r28, 0x3d	; 61
    28fa:	de b7       	in	r29, 0x3e	; 62
    28fc:	9e 83       	std	Y+6, r25	; 0x06
    28fe:	8d 83       	std	Y+5, r24	; 0x05
	uint16_t u16_msCounter = 0;
    2900:	1c 82       	std	Y+4, r1	; 0x04
    2902:	1b 82       	std	Y+3, r1	; 0x03
	uint16_t u16_outputCompare = F_CPU / TIMER_MS_DIVISION_FACTOR;
    2904:	8a ef       	ldi	r24, 0xFA	; 250
    2906:	90 e0       	ldi	r25, 0x00	; 0
    2908:	9a 83       	std	Y+2, r25	; 0x02
    290a:	89 83       	std	Y+1, r24	; 0x01

	timer1Init(T1_NORMAL_MODE, T1_OC1_DIS, T1_PRESCALER_64, 0, 0, 0, 0, T1_POLLING);
    290c:	80 e0       	ldi	r24, 0x00	; 0
    290e:	60 e0       	ldi	r22, 0x00	; 0
    2910:	70 e0       	ldi	r23, 0x00	; 0
    2912:	43 e0       	ldi	r20, 0x03	; 3
    2914:	20 e0       	ldi	r18, 0x00	; 0
    2916:	30 e0       	ldi	r19, 0x00	; 0
    2918:	00 e0       	ldi	r16, 0x00	; 0
    291a:	10 e0       	ldi	r17, 0x00	; 0
    291c:	ee 24       	eor	r14, r14
    291e:	ff 24       	eor	r15, r15
    2920:	cc 24       	eor	r12, r12
    2922:	dd 24       	eor	r13, r13
    2924:	aa 24       	eor	r10, r10
    2926:	0e 94 c5 13 	call	0x278a	; 0x278a <timer1Init>
	timer1Start();
    292a:	0e 94 4c 14 	call	0x2898	; 0x2898 <timer1Start>

	for(u16_msCounter=0 ; u16_msCounter < u16_delay_in_ms ; u16_msCounter++)
    292e:	1c 82       	std	Y+4, r1	; 0x04
    2930:	1b 82       	std	Y+3, r1	; 0x03
    2932:	12 c0       	rjmp	.+36     	; 0x2958 <timer1DelayMs+0x78>
	{
		while(TCNT1 < u16_outputCompare);
    2934:	ec e4       	ldi	r30, 0x4C	; 76
    2936:	f0 e0       	ldi	r31, 0x00	; 0
    2938:	20 81       	ld	r18, Z
    293a:	31 81       	ldd	r19, Z+1	; 0x01
    293c:	89 81       	ldd	r24, Y+1	; 0x01
    293e:	9a 81       	ldd	r25, Y+2	; 0x02
    2940:	28 17       	cp	r18, r24
    2942:	39 07       	cpc	r19, r25
    2944:	b8 f3       	brcs	.-18     	; 0x2934 <timer1DelayMs+0x54>
		TCNT1 = 0;
    2946:	ec e4       	ldi	r30, 0x4C	; 76
    2948:	f0 e0       	ldi	r31, 0x00	; 0
    294a:	11 82       	std	Z+1, r1	; 0x01
    294c:	10 82       	st	Z, r1
	uint16_t u16_outputCompare = F_CPU / TIMER_MS_DIVISION_FACTOR;

	timer1Init(T1_NORMAL_MODE, T1_OC1_DIS, T1_PRESCALER_64, 0, 0, 0, 0, T1_POLLING);
	timer1Start();

	for(u16_msCounter=0 ; u16_msCounter < u16_delay_in_ms ; u16_msCounter++)
    294e:	8b 81       	ldd	r24, Y+3	; 0x03
    2950:	9c 81       	ldd	r25, Y+4	; 0x04
    2952:	01 96       	adiw	r24, 0x01	; 1
    2954:	9c 83       	std	Y+4, r25	; 0x04
    2956:	8b 83       	std	Y+3, r24	; 0x03
    2958:	2b 81       	ldd	r18, Y+3	; 0x03
    295a:	3c 81       	ldd	r19, Y+4	; 0x04
    295c:	8d 81       	ldd	r24, Y+5	; 0x05
    295e:	9e 81       	ldd	r25, Y+6	; 0x06
    2960:	28 17       	cp	r18, r24
    2962:	39 07       	cpc	r19, r25
    2964:	38 f3       	brcs	.-50     	; 0x2934 <timer1DelayMs+0x54>
	{
		while(TCNT1 < u16_outputCompare);
		TCNT1 = 0;
	}
}
    2966:	26 96       	adiw	r28, 0x06	; 6
    2968:	0f b6       	in	r0, 0x3f	; 63
    296a:	f8 94       	cli
    296c:	de bf       	out	0x3e, r29	; 62
    296e:	0f be       	out	0x3f, r0	; 63
    2970:	cd bf       	out	0x3d, r28	; 61
    2972:	cf 91       	pop	r28
    2974:	df 91       	pop	r29
    2976:	1f 91       	pop	r17
    2978:	0f 91       	pop	r16
    297a:	ff 90       	pop	r15
    297c:	ef 90       	pop	r14
    297e:	df 90       	pop	r13
    2980:	cf 90       	pop	r12
    2982:	af 90       	pop	r10
    2984:	08 95       	ret

00002986 <timer1DelayUs>:

void timer1DelayUs(uint32_t u32_delay_in_us)
{
    2986:	af 92       	push	r10
    2988:	cf 92       	push	r12
    298a:	df 92       	push	r13
    298c:	ef 92       	push	r14
    298e:	ff 92       	push	r15
    2990:	0f 93       	push	r16
    2992:	1f 93       	push	r17
    2994:	df 93       	push	r29
    2996:	cf 93       	push	r28
    2998:	cd b7       	in	r28, 0x3d	; 61
    299a:	de b7       	in	r29, 0x3e	; 62
    299c:	2a 97       	sbiw	r28, 0x0a	; 10
    299e:	0f b6       	in	r0, 0x3f	; 63
    29a0:	f8 94       	cli
    29a2:	de bf       	out	0x3e, r29	; 62
    29a4:	0f be       	out	0x3f, r0	; 63
    29a6:	cd bf       	out	0x3d, r28	; 61
    29a8:	6f 83       	std	Y+7, r22	; 0x07
    29aa:	78 87       	std	Y+8, r23	; 0x08
    29ac:	89 87       	std	Y+9, r24	; 0x09
    29ae:	9a 87       	std	Y+10, r25	; 0x0a
	uint32_t u32_usCounter = 0;
    29b0:	1b 82       	std	Y+3, r1	; 0x03
    29b2:	1c 82       	std	Y+4, r1	; 0x04
    29b4:	1d 82       	std	Y+5, r1	; 0x05
    29b6:	1e 82       	std	Y+6, r1	; 0x06
	uint16_t u16_outputCompare = F_CPU / TIMER_US_DIVISION_FACTOR;
    29b8:	80 e1       	ldi	r24, 0x10	; 16
    29ba:	90 e0       	ldi	r25, 0x00	; 0
    29bc:	9a 83       	std	Y+2, r25	; 0x02
    29be:	89 83       	std	Y+1, r24	; 0x01

	timer1Init(T1_COMP_MODE_OCR1A_TOP, T1_OC1_DIS, T1_PRESCALER_NO, 0, u16_outputCompare, 0, 0, T1_POLLING);
    29c0:	e9 81       	ldd	r30, Y+1	; 0x01
    29c2:	fa 81       	ldd	r31, Y+2	; 0x02
    29c4:	88 e0       	ldi	r24, 0x08	; 8
    29c6:	60 e0       	ldi	r22, 0x00	; 0
    29c8:	70 e0       	ldi	r23, 0x00	; 0
    29ca:	41 e0       	ldi	r20, 0x01	; 1
    29cc:	20 e0       	ldi	r18, 0x00	; 0
    29ce:	30 e0       	ldi	r19, 0x00	; 0
    29d0:	8f 01       	movw	r16, r30
    29d2:	ee 24       	eor	r14, r14
    29d4:	ff 24       	eor	r15, r15
    29d6:	cc 24       	eor	r12, r12
    29d8:	dd 24       	eor	r13, r13
    29da:	aa 24       	eor	r10, r10
    29dc:	0e 94 c5 13 	call	0x278a	; 0x278a <timer1Init>
	timer1Start();
    29e0:	0e 94 4c 14 	call	0x2898	; 0x2898 <timer1Start>

	for(u32_usCounter=0 ; u32_usCounter < u32_delay_in_us ; u32_usCounter++)
    29e4:	1b 82       	std	Y+3, r1	; 0x03
    29e6:	1c 82       	std	Y+4, r1	; 0x04
    29e8:	1d 82       	std	Y+5, r1	; 0x05
    29ea:	1e 82       	std	Y+6, r1	; 0x06
    29ec:	1f c0       	rjmp	.+62     	; 0x2a2c <timer1DelayUs+0xa6>
	{
		while(BIT_IS_CLEAR(TIFR, OCF1A));
    29ee:	e8 e5       	ldi	r30, 0x58	; 88
    29f0:	f0 e0       	ldi	r31, 0x00	; 0
    29f2:	80 81       	ld	r24, Z
    29f4:	88 2f       	mov	r24, r24
    29f6:	90 e0       	ldi	r25, 0x00	; 0
    29f8:	80 71       	andi	r24, 0x10	; 16
    29fa:	90 70       	andi	r25, 0x00	; 0
    29fc:	00 97       	sbiw	r24, 0x00	; 0
    29fe:	b9 f3       	breq	.-18     	; 0x29ee <timer1DelayUs+0x68>
		SET_BIT(TIFR, OCF1A);
    2a00:	a8 e5       	ldi	r26, 0x58	; 88
    2a02:	b0 e0       	ldi	r27, 0x00	; 0
    2a04:	e8 e5       	ldi	r30, 0x58	; 88
    2a06:	f0 e0       	ldi	r31, 0x00	; 0
    2a08:	80 81       	ld	r24, Z
    2a0a:	80 61       	ori	r24, 0x10	; 16
    2a0c:	8c 93       	st	X, r24
		TCNT1 = 0;
    2a0e:	ec e4       	ldi	r30, 0x4C	; 76
    2a10:	f0 e0       	ldi	r31, 0x00	; 0
    2a12:	11 82       	std	Z+1, r1	; 0x01
    2a14:	10 82       	st	Z, r1
	uint16_t u16_outputCompare = F_CPU / TIMER_US_DIVISION_FACTOR;

	timer1Init(T1_COMP_MODE_OCR1A_TOP, T1_OC1_DIS, T1_PRESCALER_NO, 0, u16_outputCompare, 0, 0, T1_POLLING);
	timer1Start();

	for(u32_usCounter=0 ; u32_usCounter < u32_delay_in_us ; u32_usCounter++)
    2a16:	8b 81       	ldd	r24, Y+3	; 0x03
    2a18:	9c 81       	ldd	r25, Y+4	; 0x04
    2a1a:	ad 81       	ldd	r26, Y+5	; 0x05
    2a1c:	be 81       	ldd	r27, Y+6	; 0x06
    2a1e:	01 96       	adiw	r24, 0x01	; 1
    2a20:	a1 1d       	adc	r26, r1
    2a22:	b1 1d       	adc	r27, r1
    2a24:	8b 83       	std	Y+3, r24	; 0x03
    2a26:	9c 83       	std	Y+4, r25	; 0x04
    2a28:	ad 83       	std	Y+5, r26	; 0x05
    2a2a:	be 83       	std	Y+6, r27	; 0x06
    2a2c:	2b 81       	ldd	r18, Y+3	; 0x03
    2a2e:	3c 81       	ldd	r19, Y+4	; 0x04
    2a30:	4d 81       	ldd	r20, Y+5	; 0x05
    2a32:	5e 81       	ldd	r21, Y+6	; 0x06
    2a34:	8f 81       	ldd	r24, Y+7	; 0x07
    2a36:	98 85       	ldd	r25, Y+8	; 0x08
    2a38:	a9 85       	ldd	r26, Y+9	; 0x09
    2a3a:	ba 85       	ldd	r27, Y+10	; 0x0a
    2a3c:	28 17       	cp	r18, r24
    2a3e:	39 07       	cpc	r19, r25
    2a40:	4a 07       	cpc	r20, r26
    2a42:	5b 07       	cpc	r21, r27
    2a44:	a0 f2       	brcs	.-88     	; 0x29ee <timer1DelayUs+0x68>
	{
		while(BIT_IS_CLEAR(TIFR, OCF1A));
		SET_BIT(TIFR, OCF1A);
		TCNT1 = 0;
	}
}
    2a46:	2a 96       	adiw	r28, 0x0a	; 10
    2a48:	0f b6       	in	r0, 0x3f	; 63
    2a4a:	f8 94       	cli
    2a4c:	de bf       	out	0x3e, r29	; 62
    2a4e:	0f be       	out	0x3f, r0	; 63
    2a50:	cd bf       	out	0x3d, r28	; 61
    2a52:	cf 91       	pop	r28
    2a54:	df 91       	pop	r29
    2a56:	1f 91       	pop	r17
    2a58:	0f 91       	pop	r16
    2a5a:	ff 90       	pop	r15
    2a5c:	ef 90       	pop	r14
    2a5e:	df 90       	pop	r13
    2a60:	cf 90       	pop	r12
    2a62:	af 90       	pop	r10
    2a64:	08 95       	ret

00002a66 <timer1SwPWM>:

void timer1SwPWM(uint8_t u8_dutyCycle,uint8_t u8_frequency)
{
    2a66:	af 92       	push	r10
    2a68:	cf 92       	push	r12
    2a6a:	df 92       	push	r13
    2a6c:	ef 92       	push	r14
    2a6e:	ff 92       	push	r15
    2a70:	0f 93       	push	r16
    2a72:	1f 93       	push	r17
    2a74:	df 93       	push	r29
    2a76:	cf 93       	push	r28
    2a78:	00 d0       	rcall	.+0      	; 0x2a7a <timer1SwPWM+0x14>
    2a7a:	00 d0       	rcall	.+0      	; 0x2a7c <timer1SwPWM+0x16>
    2a7c:	cd b7       	in	r28, 0x3d	; 61
    2a7e:	de b7       	in	r29, 0x3e	; 62
    2a80:	8b 83       	std	Y+3, r24	; 0x03
    2a82:	6c 83       	std	Y+4, r22	; 0x04
	uint8_t u8_outputCompare, u8_prescaler;

	sei();
    2a84:	78 94       	sei

	if(u8_frequency <= 80)
    2a86:	8c 81       	ldd	r24, Y+4	; 0x04
    2a88:	81 35       	cpi	r24, 0x51	; 81
    2a8a:	e8 f4       	brcc	.+58     	; 0x2ac6 <timer1SwPWM+0x60>
	{
		u8_prescaler = T0_PRESCALER_64;
    2a8c:	83 e0       	ldi	r24, 0x03	; 3
    2a8e:	89 83       	std	Y+1, r24	; 0x01
		u8_outputCompare = (F_CPU / (64UL * SW_PWM_DUTY_CYCLE_RESOLUTION * u8_frequency));
    2a90:	8c 81       	ldd	r24, Y+4	; 0x04
    2a92:	88 2f       	mov	r24, r24
    2a94:	90 e0       	ldi	r25, 0x00	; 0
    2a96:	a0 e0       	ldi	r26, 0x00	; 0
    2a98:	b0 e0       	ldi	r27, 0x00	; 0
    2a9a:	20 e0       	ldi	r18, 0x00	; 0
    2a9c:	39 e1       	ldi	r19, 0x19	; 25
    2a9e:	40 e0       	ldi	r20, 0x00	; 0
    2aa0:	50 e0       	ldi	r21, 0x00	; 0
    2aa2:	bc 01       	movw	r22, r24
    2aa4:	cd 01       	movw	r24, r26
    2aa6:	0e 94 25 17 	call	0x2e4a	; 0x2e4a <__mulsi3>
    2aaa:	9b 01       	movw	r18, r22
    2aac:	ac 01       	movw	r20, r24
    2aae:	80 e0       	ldi	r24, 0x00	; 0
    2ab0:	94 e2       	ldi	r25, 0x24	; 36
    2ab2:	a4 ef       	ldi	r26, 0xF4	; 244
    2ab4:	b0 e0       	ldi	r27, 0x00	; 0
    2ab6:	bc 01       	movw	r22, r24
    2ab8:	cd 01       	movw	r24, r26
    2aba:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <__udivmodsi4>
    2abe:	da 01       	movw	r26, r20
    2ac0:	c9 01       	movw	r24, r18
    2ac2:	8a 83       	std	Y+2, r24	; 0x02
    2ac4:	1c c0       	rjmp	.+56     	; 0x2afe <timer1SwPWM+0x98>
	}else if(u8_frequency <= 625)
	{
		u8_prescaler = T0_PRESCALER_8;
    2ac6:	82 e0       	ldi	r24, 0x02	; 2
    2ac8:	89 83       	std	Y+1, r24	; 0x01
		u8_outputCompare = (F_CPU / (8UL * SW_PWM_DUTY_CYCLE_RESOLUTION * u8_frequency));
    2aca:	8c 81       	ldd	r24, Y+4	; 0x04
    2acc:	88 2f       	mov	r24, r24
    2ace:	90 e0       	ldi	r25, 0x00	; 0
    2ad0:	a0 e0       	ldi	r26, 0x00	; 0
    2ad2:	b0 e0       	ldi	r27, 0x00	; 0
    2ad4:	20 e2       	ldi	r18, 0x20	; 32
    2ad6:	33 e0       	ldi	r19, 0x03	; 3
    2ad8:	40 e0       	ldi	r20, 0x00	; 0
    2ada:	50 e0       	ldi	r21, 0x00	; 0
    2adc:	bc 01       	movw	r22, r24
    2ade:	cd 01       	movw	r24, r26
    2ae0:	0e 94 25 17 	call	0x2e4a	; 0x2e4a <__mulsi3>
    2ae4:	9b 01       	movw	r18, r22
    2ae6:	ac 01       	movw	r20, r24
    2ae8:	80 e0       	ldi	r24, 0x00	; 0
    2aea:	94 e2       	ldi	r25, 0x24	; 36
    2aec:	a4 ef       	ldi	r26, 0xF4	; 244
    2aee:	b0 e0       	ldi	r27, 0x00	; 0
    2af0:	bc 01       	movw	r22, r24
    2af2:	cd 01       	movw	r24, r26
    2af4:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <__udivmodsi4>
    2af8:	da 01       	movw	r26, r20
    2afa:	c9 01       	movw	r24, r18
    2afc:	8a 83       	std	Y+2, r24	; 0x02
	{
		u8_prescaler = T0_PRESCALER_NO;
		u8_outputCompare = (F_CPU / (1UL * SW_PWM_DUTY_CYCLE_RESOLUTION * u8_frequency));
	}

	timer1Init(T1_COMP_MODE_OCR1A_TOP, T1_OC1_DIS, u8_prescaler, 0, u8_outputCompare, 0, 0, T1_INTERRUPT_CMP_1A);
    2afe:	8a 81       	ldd	r24, Y+2	; 0x02
    2b00:	e8 2f       	mov	r30, r24
    2b02:	f0 e0       	ldi	r31, 0x00	; 0
    2b04:	88 e0       	ldi	r24, 0x08	; 8
    2b06:	60 e0       	ldi	r22, 0x00	; 0
    2b08:	70 e0       	ldi	r23, 0x00	; 0
    2b0a:	49 81       	ldd	r20, Y+1	; 0x01
    2b0c:	20 e0       	ldi	r18, 0x00	; 0
    2b0e:	30 e0       	ldi	r19, 0x00	; 0
    2b10:	8f 01       	movw	r16, r30
    2b12:	ee 24       	eor	r14, r14
    2b14:	ff 24       	eor	r15, r15
    2b16:	cc 24       	eor	r12, r12
    2b18:	dd 24       	eor	r13, r13
    2b1a:	aa 24       	eor	r10, r10
    2b1c:	68 94       	set
    2b1e:	a4 f8       	bld	r10, 4
    2b20:	0e 94 c5 13 	call	0x278a	; 0x278a <timer1Init>
	timer1Start();
    2b24:	0e 94 4c 14 	call	0x2898	; 0x2898 <timer1Start>
}
    2b28:	0f 90       	pop	r0
    2b2a:	0f 90       	pop	r0
    2b2c:	0f 90       	pop	r0
    2b2e:	0f 90       	pop	r0
    2b30:	cf 91       	pop	r28
    2b32:	df 91       	pop	r29
    2b34:	1f 91       	pop	r17
    2b36:	0f 91       	pop	r16
    2b38:	ff 90       	pop	r15
    2b3a:	ef 90       	pop	r14
    2b3c:	df 90       	pop	r13
    2b3e:	cf 90       	pop	r12
    2b40:	af 90       	pop	r10
    2b42:	08 95       	ret

00002b44 <timer2Init>:
/*
 ********************************************************************************************************************************************************
 */

void timer2Init(En_timer2Mode_t en_mode,En_timer2OC_t en_OC2,En_timer2perscaler_t en_prescal, uint8_t u8_initialValue, uint8_t u8_outputCompare, uint8_t u8_assynchronous, En_timer2Interrupt_t en_interruptMask)
{
    2b44:	cf 92       	push	r12
    2b46:	ef 92       	push	r14
    2b48:	0f 93       	push	r16
    2b4a:	df 93       	push	r29
    2b4c:	cf 93       	push	r28
    2b4e:	cd b7       	in	r28, 0x3d	; 61
    2b50:	de b7       	in	r29, 0x3e	; 62
    2b52:	27 97       	sbiw	r28, 0x07	; 7
    2b54:	0f b6       	in	r0, 0x3f	; 63
    2b56:	f8 94       	cli
    2b58:	de bf       	out	0x3e, r29	; 62
    2b5a:	0f be       	out	0x3f, r0	; 63
    2b5c:	cd bf       	out	0x3d, r28	; 61
    2b5e:	89 83       	std	Y+1, r24	; 0x01
    2b60:	6a 83       	std	Y+2, r22	; 0x02
    2b62:	4b 83       	std	Y+3, r20	; 0x03
    2b64:	2c 83       	std	Y+4, r18	; 0x04
    2b66:	0d 83       	std	Y+5, r16	; 0x05
    2b68:	ee 82       	std	Y+6, r14	; 0x06
    2b6a:	cf 82       	std	Y+7, r12	; 0x07
	/* Non-PWM mode */
	SET_BIT(TCCR2, FOC2);
    2b6c:	a5 e4       	ldi	r26, 0x45	; 69
    2b6e:	b0 e0       	ldi	r27, 0x00	; 0
    2b70:	e5 e4       	ldi	r30, 0x45	; 69
    2b72:	f0 e0       	ldi	r31, 0x00	; 0
    2b74:	80 81       	ld	r24, Z
    2b76:	80 68       	ori	r24, 0x80	; 128
    2b78:	8c 93       	st	X, r24

	/* Set the required operating mode */
	TCCR2 = (TCCR2 & 0xB7) | (en_mode);
    2b7a:	a5 e4       	ldi	r26, 0x45	; 69
    2b7c:	b0 e0       	ldi	r27, 0x00	; 0
    2b7e:	e5 e4       	ldi	r30, 0x45	; 69
    2b80:	f0 e0       	ldi	r31, 0x00	; 0
    2b82:	80 81       	ld	r24, Z
    2b84:	98 2f       	mov	r25, r24
    2b86:	97 7b       	andi	r25, 0xB7	; 183
    2b88:	89 81       	ldd	r24, Y+1	; 0x01
    2b8a:	89 2b       	or	r24, r25
    2b8c:	8c 93       	st	X, r24

	/* Set the compare match output mode */
	TCCR2 = (TCCR2 & 0xCF) | (en_OC2);
    2b8e:	a5 e4       	ldi	r26, 0x45	; 69
    2b90:	b0 e0       	ldi	r27, 0x00	; 0
    2b92:	e5 e4       	ldi	r30, 0x45	; 69
    2b94:	f0 e0       	ldi	r31, 0x00	; 0
    2b96:	80 81       	ld	r24, Z
    2b98:	98 2f       	mov	r25, r24
    2b9a:	9f 7c       	andi	r25, 0xCF	; 207
    2b9c:	8a 81       	ldd	r24, Y+2	; 0x02
    2b9e:	89 2b       	or	r24, r25
    2ba0:	8c 93       	st	X, r24

	/* Set the pre-scaler */
	gu8_timer2PreScaler = en_prescal;
    2ba2:	8b 81       	ldd	r24, Y+3	; 0x03
    2ba4:	80 93 76 01 	sts	0x0176, r24

	/* Set the timer/counter0 initial value */
	TCNT2 = u8_initialValue;
    2ba8:	e4 e4       	ldi	r30, 0x44	; 68
    2baa:	f0 e0       	ldi	r31, 0x00	; 0
    2bac:	8c 81       	ldd	r24, Y+4	; 0x04
    2bae:	80 83       	st	Z, r24

	/* Set the timer/counter0 CTC mode compare value */
	OCR2 = u8_outputCompare;
    2bb0:	e3 e4       	ldi	r30, 0x43	; 67
    2bb2:	f0 e0       	ldi	r31, 0x00	; 0
    2bb4:	8d 81       	ldd	r24, Y+5	; 0x05
    2bb6:	80 83       	st	Z, r24

	/* Enable the interrupt corresponding to the mode */
	TIMSK = (TIMSK & 0x3F) | (en_interruptMask);
    2bb8:	a9 e5       	ldi	r26, 0x59	; 89
    2bba:	b0 e0       	ldi	r27, 0x00	; 0
    2bbc:	e9 e5       	ldi	r30, 0x59	; 89
    2bbe:	f0 e0       	ldi	r31, 0x00	; 0
    2bc0:	80 81       	ld	r24, Z
    2bc2:	98 2f       	mov	r25, r24
    2bc4:	9f 73       	andi	r25, 0x3F	; 63
    2bc6:	8f 81       	ldd	r24, Y+7	; 0x07
    2bc8:	89 2b       	or	r24, r25
    2bca:	8c 93       	st	X, r24
}
    2bcc:	27 96       	adiw	r28, 0x07	; 7
    2bce:	0f b6       	in	r0, 0x3f	; 63
    2bd0:	f8 94       	cli
    2bd2:	de bf       	out	0x3e, r29	; 62
    2bd4:	0f be       	out	0x3f, r0	; 63
    2bd6:	cd bf       	out	0x3d, r28	; 61
    2bd8:	cf 91       	pop	r28
    2bda:	df 91       	pop	r29
    2bdc:	0f 91       	pop	r16
    2bde:	ef 90       	pop	r14
    2be0:	cf 90       	pop	r12
    2be2:	08 95       	ret

00002be4 <timer2Set>:

void timer2Set(uint8_t u8_value)
{
    2be4:	df 93       	push	r29
    2be6:	cf 93       	push	r28
    2be8:	0f 92       	push	r0
    2bea:	cd b7       	in	r28, 0x3d	; 61
    2bec:	de b7       	in	r29, 0x3e	; 62
    2bee:	89 83       	std	Y+1, r24	; 0x01
	/* Set the timer/counter2 custom value */
	TCNT2 = u8_value;
    2bf0:	e4 e4       	ldi	r30, 0x44	; 68
    2bf2:	f0 e0       	ldi	r31, 0x00	; 0
    2bf4:	89 81       	ldd	r24, Y+1	; 0x01
    2bf6:	80 83       	st	Z, r24
}
    2bf8:	0f 90       	pop	r0
    2bfa:	cf 91       	pop	r28
    2bfc:	df 91       	pop	r29
    2bfe:	08 95       	ret

00002c00 <timer2Read>:

uint8_t timer2Read(void)
{
    2c00:	df 93       	push	r29
    2c02:	cf 93       	push	r28
    2c04:	cd b7       	in	r28, 0x3d	; 61
    2c06:	de b7       	in	r29, 0x3e	; 62
	/* Read the counter register */
	return TCNT2;
    2c08:	e4 e4       	ldi	r30, 0x44	; 68
    2c0a:	f0 e0       	ldi	r31, 0x00	; 0
    2c0c:	80 81       	ld	r24, Z
}
    2c0e:	cf 91       	pop	r28
    2c10:	df 91       	pop	r29
    2c12:	08 95       	ret

00002c14 <timer2Start>:

void timer2Start(void)
{
    2c14:	df 93       	push	r29
    2c16:	cf 93       	push	r28
    2c18:	cd b7       	in	r28, 0x3d	; 61
    2c1a:	de b7       	in	r29, 0x3e	; 62
	/* Provide suitable clock to the timer according to the chosen prescaler value */
	TCCR2 = (TCCR2 & 0xF8) | (gu8_timer2PreScaler);
    2c1c:	a5 e4       	ldi	r26, 0x45	; 69
    2c1e:	b0 e0       	ldi	r27, 0x00	; 0
    2c20:	e5 e4       	ldi	r30, 0x45	; 69
    2c22:	f0 e0       	ldi	r31, 0x00	; 0
    2c24:	80 81       	ld	r24, Z
    2c26:	98 2f       	mov	r25, r24
    2c28:	98 7f       	andi	r25, 0xF8	; 248
    2c2a:	80 91 76 01 	lds	r24, 0x0176
    2c2e:	89 2b       	or	r24, r25
    2c30:	8c 93       	st	X, r24
	/* Set the timer/counter0 initial value to zero */
	TCNT2 = 0;
    2c32:	e4 e4       	ldi	r30, 0x44	; 68
    2c34:	f0 e0       	ldi	r31, 0x00	; 0
    2c36:	10 82       	st	Z, r1
}
    2c38:	cf 91       	pop	r28
    2c3a:	df 91       	pop	r29
    2c3c:	08 95       	ret

00002c3e <timer2Stop>:

void timer2Stop(void)
{
    2c3e:	df 93       	push	r29
    2c40:	cf 93       	push	r28
    2c42:	cd b7       	in	r28, 0x3d	; 61
    2c44:	de b7       	in	r29, 0x3e	; 62
	/* disable the timer clock */
	TCCR2 &= ~((1 << CS20) | (1 << CS21) | (1 << CS22));
    2c46:	a5 e4       	ldi	r26, 0x45	; 69
    2c48:	b0 e0       	ldi	r27, 0x00	; 0
    2c4a:	e5 e4       	ldi	r30, 0x45	; 69
    2c4c:	f0 e0       	ldi	r31, 0x00	; 0
    2c4e:	80 81       	ld	r24, Z
    2c50:	88 7f       	andi	r24, 0xF8	; 248
    2c52:	8c 93       	st	X, r24
}
    2c54:	cf 91       	pop	r28
    2c56:	df 91       	pop	r29
    2c58:	08 95       	ret

00002c5a <timer2DelayMs>:

void timer2DelayMs(uint16_t u16_delay_in_ms)
{
    2c5a:	cf 92       	push	r12
    2c5c:	ef 92       	push	r14
    2c5e:	0f 93       	push	r16
    2c60:	df 93       	push	r29
    2c62:	cf 93       	push	r28
    2c64:	00 d0       	rcall	.+0      	; 0x2c66 <timer2DelayMs+0xc>
    2c66:	00 d0       	rcall	.+0      	; 0x2c68 <timer2DelayMs+0xe>
    2c68:	0f 92       	push	r0
    2c6a:	cd b7       	in	r28, 0x3d	; 61
    2c6c:	de b7       	in	r29, 0x3e	; 62
    2c6e:	9d 83       	std	Y+5, r25	; 0x05
    2c70:	8c 83       	std	Y+4, r24	; 0x04
	uint16_t u16_msCounter = 0;
    2c72:	1b 82       	std	Y+3, r1	; 0x03
    2c74:	1a 82       	std	Y+2, r1	; 0x02
	uint8_t u8_outputCompare = F_CPU / TIMER_MS_DIVISION_FACTOR;
    2c76:	8a ef       	ldi	r24, 0xFA	; 250
    2c78:	89 83       	std	Y+1, r24	; 0x01

	timer2Init(T2_NORMAL_MODE, T2_OC2_DIS, T2_PRESCALER_64, 0, 0, 0, T2_POLLING);
    2c7a:	80 e0       	ldi	r24, 0x00	; 0
    2c7c:	60 e0       	ldi	r22, 0x00	; 0
    2c7e:	44 e0       	ldi	r20, 0x04	; 4
    2c80:	20 e0       	ldi	r18, 0x00	; 0
    2c82:	00 e0       	ldi	r16, 0x00	; 0
    2c84:	ee 24       	eor	r14, r14
    2c86:	cc 24       	eor	r12, r12
    2c88:	0e 94 a2 15 	call	0x2b44	; 0x2b44 <timer2Init>
	timer2Start();
    2c8c:	0e 94 0a 16 	call	0x2c14	; 0x2c14 <timer2Start>

	for(u16_msCounter=0 ; u16_msCounter < u16_delay_in_ms ; u16_msCounter++)
    2c90:	1b 82       	std	Y+3, r1	; 0x03
    2c92:	1a 82       	std	Y+2, r1	; 0x02
    2c94:	0e c0       	rjmp	.+28     	; 0x2cb2 <timer2DelayMs+0x58>
	{
		while(TCNT2 < u8_outputCompare);
    2c96:	e4 e4       	ldi	r30, 0x44	; 68
    2c98:	f0 e0       	ldi	r31, 0x00	; 0
    2c9a:	90 81       	ld	r25, Z
    2c9c:	89 81       	ldd	r24, Y+1	; 0x01
    2c9e:	98 17       	cp	r25, r24
    2ca0:	d0 f3       	brcs	.-12     	; 0x2c96 <timer2DelayMs+0x3c>
		TCNT2 = 0;
    2ca2:	e4 e4       	ldi	r30, 0x44	; 68
    2ca4:	f0 e0       	ldi	r31, 0x00	; 0
    2ca6:	10 82       	st	Z, r1
	uint8_t u8_outputCompare = F_CPU / TIMER_MS_DIVISION_FACTOR;

	timer2Init(T2_NORMAL_MODE, T2_OC2_DIS, T2_PRESCALER_64, 0, 0, 0, T2_POLLING);
	timer2Start();

	for(u16_msCounter=0 ; u16_msCounter < u16_delay_in_ms ; u16_msCounter++)
    2ca8:	8a 81       	ldd	r24, Y+2	; 0x02
    2caa:	9b 81       	ldd	r25, Y+3	; 0x03
    2cac:	01 96       	adiw	r24, 0x01	; 1
    2cae:	9b 83       	std	Y+3, r25	; 0x03
    2cb0:	8a 83       	std	Y+2, r24	; 0x02
    2cb2:	2a 81       	ldd	r18, Y+2	; 0x02
    2cb4:	3b 81       	ldd	r19, Y+3	; 0x03
    2cb6:	8c 81       	ldd	r24, Y+4	; 0x04
    2cb8:	9d 81       	ldd	r25, Y+5	; 0x05
    2cba:	28 17       	cp	r18, r24
    2cbc:	39 07       	cpc	r19, r25
    2cbe:	58 f3       	brcs	.-42     	; 0x2c96 <timer2DelayMs+0x3c>
	{
		while(TCNT2 < u8_outputCompare);
		TCNT2 = 0;
	}
}
    2cc0:	0f 90       	pop	r0
    2cc2:	0f 90       	pop	r0
    2cc4:	0f 90       	pop	r0
    2cc6:	0f 90       	pop	r0
    2cc8:	0f 90       	pop	r0
    2cca:	cf 91       	pop	r28
    2ccc:	df 91       	pop	r29
    2cce:	0f 91       	pop	r16
    2cd0:	ef 90       	pop	r14
    2cd2:	cf 90       	pop	r12
    2cd4:	08 95       	ret

00002cd6 <timer2DelayUs>:

void timer2DelayUs(uint32_t u32_delay_in_us)
{
    2cd6:	cf 92       	push	r12
    2cd8:	ef 92       	push	r14
    2cda:	0f 93       	push	r16
    2cdc:	df 93       	push	r29
    2cde:	cf 93       	push	r28
    2ce0:	cd b7       	in	r28, 0x3d	; 61
    2ce2:	de b7       	in	r29, 0x3e	; 62
    2ce4:	29 97       	sbiw	r28, 0x09	; 9
    2ce6:	0f b6       	in	r0, 0x3f	; 63
    2ce8:	f8 94       	cli
    2cea:	de bf       	out	0x3e, r29	; 62
    2cec:	0f be       	out	0x3f, r0	; 63
    2cee:	cd bf       	out	0x3d, r28	; 61
    2cf0:	6e 83       	std	Y+6, r22	; 0x06
    2cf2:	7f 83       	std	Y+7, r23	; 0x07
    2cf4:	88 87       	std	Y+8, r24	; 0x08
    2cf6:	99 87       	std	Y+9, r25	; 0x09
	uint32_t u32_usCounter = 0;
    2cf8:	1a 82       	std	Y+2, r1	; 0x02
    2cfa:	1b 82       	std	Y+3, r1	; 0x03
    2cfc:	1c 82       	std	Y+4, r1	; 0x04
    2cfe:	1d 82       	std	Y+5, r1	; 0x05
	uint8_t u8_outputCompare = F_CPU / TIMER_US_DIVISION_FACTOR;
    2d00:	80 e1       	ldi	r24, 0x10	; 16
    2d02:	89 83       	std	Y+1, r24	; 0x01

	timer2Init(T2_COMP_MODE, T2_OC2_DIS, T2_PRESCALER_NO, 0, u8_outputCompare, 0, T2_POLLING);
    2d04:	88 e0       	ldi	r24, 0x08	; 8
    2d06:	60 e0       	ldi	r22, 0x00	; 0
    2d08:	41 e0       	ldi	r20, 0x01	; 1
    2d0a:	20 e0       	ldi	r18, 0x00	; 0
    2d0c:	09 81       	ldd	r16, Y+1	; 0x01
    2d0e:	ee 24       	eor	r14, r14
    2d10:	cc 24       	eor	r12, r12
    2d12:	0e 94 a2 15 	call	0x2b44	; 0x2b44 <timer2Init>
	timer2Start();
    2d16:	0e 94 0a 16 	call	0x2c14	; 0x2c14 <timer2Start>

	for(u32_usCounter=0 ; u32_usCounter < u32_delay_in_us ; u32_usCounter++)
    2d1a:	1a 82       	std	Y+2, r1	; 0x02
    2d1c:	1b 82       	std	Y+3, r1	; 0x03
    2d1e:	1c 82       	std	Y+4, r1	; 0x04
    2d20:	1d 82       	std	Y+5, r1	; 0x05
    2d22:	1a c0       	rjmp	.+52     	; 0x2d58 <timer2DelayUs+0x82>
	{
		while(BIT_IS_CLEAR(TIFR, OCF2));
    2d24:	e8 e5       	ldi	r30, 0x58	; 88
    2d26:	f0 e0       	ldi	r31, 0x00	; 0
    2d28:	80 81       	ld	r24, Z
    2d2a:	88 23       	and	r24, r24
    2d2c:	dc f7       	brge	.-10     	; 0x2d24 <timer2DelayUs+0x4e>
		SET_BIT(TIFR, OCF2);
    2d2e:	a8 e5       	ldi	r26, 0x58	; 88
    2d30:	b0 e0       	ldi	r27, 0x00	; 0
    2d32:	e8 e5       	ldi	r30, 0x58	; 88
    2d34:	f0 e0       	ldi	r31, 0x00	; 0
    2d36:	80 81       	ld	r24, Z
    2d38:	80 68       	ori	r24, 0x80	; 128
    2d3a:	8c 93       	st	X, r24
		TCNT2 = 0;
    2d3c:	e4 e4       	ldi	r30, 0x44	; 68
    2d3e:	f0 e0       	ldi	r31, 0x00	; 0
    2d40:	10 82       	st	Z, r1
	uint8_t u8_outputCompare = F_CPU / TIMER_US_DIVISION_FACTOR;

	timer2Init(T2_COMP_MODE, T2_OC2_DIS, T2_PRESCALER_NO, 0, u8_outputCompare, 0, T2_POLLING);
	timer2Start();

	for(u32_usCounter=0 ; u32_usCounter < u32_delay_in_us ; u32_usCounter++)
    2d42:	8a 81       	ldd	r24, Y+2	; 0x02
    2d44:	9b 81       	ldd	r25, Y+3	; 0x03
    2d46:	ac 81       	ldd	r26, Y+4	; 0x04
    2d48:	bd 81       	ldd	r27, Y+5	; 0x05
    2d4a:	01 96       	adiw	r24, 0x01	; 1
    2d4c:	a1 1d       	adc	r26, r1
    2d4e:	b1 1d       	adc	r27, r1
    2d50:	8a 83       	std	Y+2, r24	; 0x02
    2d52:	9b 83       	std	Y+3, r25	; 0x03
    2d54:	ac 83       	std	Y+4, r26	; 0x04
    2d56:	bd 83       	std	Y+5, r27	; 0x05
    2d58:	2a 81       	ldd	r18, Y+2	; 0x02
    2d5a:	3b 81       	ldd	r19, Y+3	; 0x03
    2d5c:	4c 81       	ldd	r20, Y+4	; 0x04
    2d5e:	5d 81       	ldd	r21, Y+5	; 0x05
    2d60:	8e 81       	ldd	r24, Y+6	; 0x06
    2d62:	9f 81       	ldd	r25, Y+7	; 0x07
    2d64:	a8 85       	ldd	r26, Y+8	; 0x08
    2d66:	b9 85       	ldd	r27, Y+9	; 0x09
    2d68:	28 17       	cp	r18, r24
    2d6a:	39 07       	cpc	r19, r25
    2d6c:	4a 07       	cpc	r20, r26
    2d6e:	5b 07       	cpc	r21, r27
    2d70:	c8 f2       	brcs	.-78     	; 0x2d24 <timer2DelayUs+0x4e>
	{
		while(BIT_IS_CLEAR(TIFR, OCF2));
		SET_BIT(TIFR, OCF2);
		TCNT2 = 0;
	}
}
    2d72:	29 96       	adiw	r28, 0x09	; 9
    2d74:	0f b6       	in	r0, 0x3f	; 63
    2d76:	f8 94       	cli
    2d78:	de bf       	out	0x3e, r29	; 62
    2d7a:	0f be       	out	0x3f, r0	; 63
    2d7c:	cd bf       	out	0x3d, r28	; 61
    2d7e:	cf 91       	pop	r28
    2d80:	df 91       	pop	r29
    2d82:	0f 91       	pop	r16
    2d84:	ef 90       	pop	r14
    2d86:	cf 90       	pop	r12
    2d88:	08 95       	ret

00002d8a <timer2SwPWM>:

void timer2SwPWM(uint8_t u8_dutyCycle,uint8_t u8_frequency)
{
    2d8a:	cf 92       	push	r12
    2d8c:	ef 92       	push	r14
    2d8e:	0f 93       	push	r16
    2d90:	df 93       	push	r29
    2d92:	cf 93       	push	r28
    2d94:	00 d0       	rcall	.+0      	; 0x2d96 <timer2SwPWM+0xc>
    2d96:	00 d0       	rcall	.+0      	; 0x2d98 <timer2SwPWM+0xe>
    2d98:	cd b7       	in	r28, 0x3d	; 61
    2d9a:	de b7       	in	r29, 0x3e	; 62
    2d9c:	8b 83       	std	Y+3, r24	; 0x03
    2d9e:	6c 83       	std	Y+4, r22	; 0x04
	uint8_t u8_outputCompare, u8_prescaler;

	sei();
    2da0:	78 94       	sei

	if(u8_frequency <= 80)
    2da2:	8c 81       	ldd	r24, Y+4	; 0x04
    2da4:	81 35       	cpi	r24, 0x51	; 81
    2da6:	e8 f4       	brcc	.+58     	; 0x2de2 <timer2SwPWM+0x58>
	{
		u8_prescaler = T0_PRESCALER_64;
    2da8:	83 e0       	ldi	r24, 0x03	; 3
    2daa:	89 83       	std	Y+1, r24	; 0x01
		u8_outputCompare = (F_CPU / (64UL * SW_PWM_DUTY_CYCLE_RESOLUTION * u8_frequency));
    2dac:	8c 81       	ldd	r24, Y+4	; 0x04
    2dae:	88 2f       	mov	r24, r24
    2db0:	90 e0       	ldi	r25, 0x00	; 0
    2db2:	a0 e0       	ldi	r26, 0x00	; 0
    2db4:	b0 e0       	ldi	r27, 0x00	; 0
    2db6:	20 e0       	ldi	r18, 0x00	; 0
    2db8:	39 e1       	ldi	r19, 0x19	; 25
    2dba:	40 e0       	ldi	r20, 0x00	; 0
    2dbc:	50 e0       	ldi	r21, 0x00	; 0
    2dbe:	bc 01       	movw	r22, r24
    2dc0:	cd 01       	movw	r24, r26
    2dc2:	0e 94 25 17 	call	0x2e4a	; 0x2e4a <__mulsi3>
    2dc6:	9b 01       	movw	r18, r22
    2dc8:	ac 01       	movw	r20, r24
    2dca:	80 e0       	ldi	r24, 0x00	; 0
    2dcc:	94 e2       	ldi	r25, 0x24	; 36
    2dce:	a4 ef       	ldi	r26, 0xF4	; 244
    2dd0:	b0 e0       	ldi	r27, 0x00	; 0
    2dd2:	bc 01       	movw	r22, r24
    2dd4:	cd 01       	movw	r24, r26
    2dd6:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <__udivmodsi4>
    2dda:	da 01       	movw	r26, r20
    2ddc:	c9 01       	movw	r24, r18
    2dde:	8a 83       	std	Y+2, r24	; 0x02
    2de0:	1c c0       	rjmp	.+56     	; 0x2e1a <timer2SwPWM+0x90>
	}else if(u8_frequency <= 625)
	{
		u8_prescaler = T0_PRESCALER_8;
    2de2:	82 e0       	ldi	r24, 0x02	; 2
    2de4:	89 83       	std	Y+1, r24	; 0x01
		u8_outputCompare = (F_CPU / (8UL * SW_PWM_DUTY_CYCLE_RESOLUTION * u8_frequency));
    2de6:	8c 81       	ldd	r24, Y+4	; 0x04
    2de8:	88 2f       	mov	r24, r24
    2dea:	90 e0       	ldi	r25, 0x00	; 0
    2dec:	a0 e0       	ldi	r26, 0x00	; 0
    2dee:	b0 e0       	ldi	r27, 0x00	; 0
    2df0:	20 e2       	ldi	r18, 0x20	; 32
    2df2:	33 e0       	ldi	r19, 0x03	; 3
    2df4:	40 e0       	ldi	r20, 0x00	; 0
    2df6:	50 e0       	ldi	r21, 0x00	; 0
    2df8:	bc 01       	movw	r22, r24
    2dfa:	cd 01       	movw	r24, r26
    2dfc:	0e 94 25 17 	call	0x2e4a	; 0x2e4a <__mulsi3>
    2e00:	9b 01       	movw	r18, r22
    2e02:	ac 01       	movw	r20, r24
    2e04:	80 e0       	ldi	r24, 0x00	; 0
    2e06:	94 e2       	ldi	r25, 0x24	; 36
    2e08:	a4 ef       	ldi	r26, 0xF4	; 244
    2e0a:	b0 e0       	ldi	r27, 0x00	; 0
    2e0c:	bc 01       	movw	r22, r24
    2e0e:	cd 01       	movw	r24, r26
    2e10:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <__udivmodsi4>
    2e14:	da 01       	movw	r26, r20
    2e16:	c9 01       	movw	r24, r18
    2e18:	8a 83       	std	Y+2, r24	; 0x02
	{
		u8_prescaler = T0_PRESCALER_NO;
		u8_outputCompare = (F_CPU / (1UL * SW_PWM_DUTY_CYCLE_RESOLUTION * u8_frequency));
	}

	timer2Init(T2_COMP_MODE, T2_OC2_DIS, u8_prescaler, 0, u8_outputCompare, 0, T2_INTERRUPT_CMP);
    2e1a:	88 e0       	ldi	r24, 0x08	; 8
    2e1c:	60 e0       	ldi	r22, 0x00	; 0
    2e1e:	49 81       	ldd	r20, Y+1	; 0x01
    2e20:	20 e0       	ldi	r18, 0x00	; 0
    2e22:	0a 81       	ldd	r16, Y+2	; 0x02
    2e24:	ee 24       	eor	r14, r14
    2e26:	0f 2e       	mov	r0, r31
    2e28:	f0 e8       	ldi	r31, 0x80	; 128
    2e2a:	cf 2e       	mov	r12, r31
    2e2c:	f0 2d       	mov	r31, r0
    2e2e:	0e 94 a2 15 	call	0x2b44	; 0x2b44 <timer2Init>
	timer2Start();
    2e32:	0e 94 0a 16 	call	0x2c14	; 0x2c14 <timer2Start>
}
    2e36:	0f 90       	pop	r0
    2e38:	0f 90       	pop	r0
    2e3a:	0f 90       	pop	r0
    2e3c:	0f 90       	pop	r0
    2e3e:	cf 91       	pop	r28
    2e40:	df 91       	pop	r29
    2e42:	0f 91       	pop	r16
    2e44:	ef 90       	pop	r14
    2e46:	cf 90       	pop	r12
    2e48:	08 95       	ret

00002e4a <__mulsi3>:
    2e4a:	62 9f       	mul	r22, r18
    2e4c:	d0 01       	movw	r26, r0
    2e4e:	73 9f       	mul	r23, r19
    2e50:	f0 01       	movw	r30, r0
    2e52:	82 9f       	mul	r24, r18
    2e54:	e0 0d       	add	r30, r0
    2e56:	f1 1d       	adc	r31, r1
    2e58:	64 9f       	mul	r22, r20
    2e5a:	e0 0d       	add	r30, r0
    2e5c:	f1 1d       	adc	r31, r1
    2e5e:	92 9f       	mul	r25, r18
    2e60:	f0 0d       	add	r31, r0
    2e62:	83 9f       	mul	r24, r19
    2e64:	f0 0d       	add	r31, r0
    2e66:	74 9f       	mul	r23, r20
    2e68:	f0 0d       	add	r31, r0
    2e6a:	65 9f       	mul	r22, r21
    2e6c:	f0 0d       	add	r31, r0
    2e6e:	99 27       	eor	r25, r25
    2e70:	72 9f       	mul	r23, r18
    2e72:	b0 0d       	add	r27, r0
    2e74:	e1 1d       	adc	r30, r1
    2e76:	f9 1f       	adc	r31, r25
    2e78:	63 9f       	mul	r22, r19
    2e7a:	b0 0d       	add	r27, r0
    2e7c:	e1 1d       	adc	r30, r1
    2e7e:	f9 1f       	adc	r31, r25
    2e80:	bd 01       	movw	r22, r26
    2e82:	cf 01       	movw	r24, r30
    2e84:	11 24       	eor	r1, r1
    2e86:	08 95       	ret

00002e88 <__udivmodqi4>:
    2e88:	99 1b       	sub	r25, r25
    2e8a:	79 e0       	ldi	r23, 0x09	; 9
    2e8c:	04 c0       	rjmp	.+8      	; 0x2e96 <__udivmodqi4_ep>

00002e8e <__udivmodqi4_loop>:
    2e8e:	99 1f       	adc	r25, r25
    2e90:	96 17       	cp	r25, r22
    2e92:	08 f0       	brcs	.+2      	; 0x2e96 <__udivmodqi4_ep>
    2e94:	96 1b       	sub	r25, r22

00002e96 <__udivmodqi4_ep>:
    2e96:	88 1f       	adc	r24, r24
    2e98:	7a 95       	dec	r23
    2e9a:	c9 f7       	brne	.-14     	; 0x2e8e <__udivmodqi4_loop>
    2e9c:	80 95       	com	r24
    2e9e:	08 95       	ret

00002ea0 <__udivmodhi4>:
    2ea0:	aa 1b       	sub	r26, r26
    2ea2:	bb 1b       	sub	r27, r27
    2ea4:	51 e1       	ldi	r21, 0x11	; 17
    2ea6:	07 c0       	rjmp	.+14     	; 0x2eb6 <__udivmodhi4_ep>

00002ea8 <__udivmodhi4_loop>:
    2ea8:	aa 1f       	adc	r26, r26
    2eaa:	bb 1f       	adc	r27, r27
    2eac:	a6 17       	cp	r26, r22
    2eae:	b7 07       	cpc	r27, r23
    2eb0:	10 f0       	brcs	.+4      	; 0x2eb6 <__udivmodhi4_ep>
    2eb2:	a6 1b       	sub	r26, r22
    2eb4:	b7 0b       	sbc	r27, r23

00002eb6 <__udivmodhi4_ep>:
    2eb6:	88 1f       	adc	r24, r24
    2eb8:	99 1f       	adc	r25, r25
    2eba:	5a 95       	dec	r21
    2ebc:	a9 f7       	brne	.-22     	; 0x2ea8 <__udivmodhi4_loop>
    2ebe:	80 95       	com	r24
    2ec0:	90 95       	com	r25
    2ec2:	bc 01       	movw	r22, r24
    2ec4:	cd 01       	movw	r24, r26
    2ec6:	08 95       	ret

00002ec8 <__udivmodsi4>:
    2ec8:	a1 e2       	ldi	r26, 0x21	; 33
    2eca:	1a 2e       	mov	r1, r26
    2ecc:	aa 1b       	sub	r26, r26
    2ece:	bb 1b       	sub	r27, r27
    2ed0:	fd 01       	movw	r30, r26
    2ed2:	0d c0       	rjmp	.+26     	; 0x2eee <__udivmodsi4_ep>

00002ed4 <__udivmodsi4_loop>:
    2ed4:	aa 1f       	adc	r26, r26
    2ed6:	bb 1f       	adc	r27, r27
    2ed8:	ee 1f       	adc	r30, r30
    2eda:	ff 1f       	adc	r31, r31
    2edc:	a2 17       	cp	r26, r18
    2ede:	b3 07       	cpc	r27, r19
    2ee0:	e4 07       	cpc	r30, r20
    2ee2:	f5 07       	cpc	r31, r21
    2ee4:	20 f0       	brcs	.+8      	; 0x2eee <__udivmodsi4_ep>
    2ee6:	a2 1b       	sub	r26, r18
    2ee8:	b3 0b       	sbc	r27, r19
    2eea:	e4 0b       	sbc	r30, r20
    2eec:	f5 0b       	sbc	r31, r21

00002eee <__udivmodsi4_ep>:
    2eee:	66 1f       	adc	r22, r22
    2ef0:	77 1f       	adc	r23, r23
    2ef2:	88 1f       	adc	r24, r24
    2ef4:	99 1f       	adc	r25, r25
    2ef6:	1a 94       	dec	r1
    2ef8:	69 f7       	brne	.-38     	; 0x2ed4 <__udivmodsi4_loop>
    2efa:	60 95       	com	r22
    2efc:	70 95       	com	r23
    2efe:	80 95       	com	r24
    2f00:	90 95       	com	r25
    2f02:	9b 01       	movw	r18, r22
    2f04:	ac 01       	movw	r20, r24
    2f06:	bd 01       	movw	r22, r26
    2f08:	cf 01       	movw	r24, r30
    2f0a:	08 95       	ret

00002f0c <__prologue_saves__>:
    2f0c:	2f 92       	push	r2
    2f0e:	3f 92       	push	r3
    2f10:	4f 92       	push	r4
    2f12:	5f 92       	push	r5
    2f14:	6f 92       	push	r6
    2f16:	7f 92       	push	r7
    2f18:	8f 92       	push	r8
    2f1a:	9f 92       	push	r9
    2f1c:	af 92       	push	r10
    2f1e:	bf 92       	push	r11
    2f20:	cf 92       	push	r12
    2f22:	df 92       	push	r13
    2f24:	ef 92       	push	r14
    2f26:	ff 92       	push	r15
    2f28:	0f 93       	push	r16
    2f2a:	1f 93       	push	r17
    2f2c:	cf 93       	push	r28
    2f2e:	df 93       	push	r29
    2f30:	cd b7       	in	r28, 0x3d	; 61
    2f32:	de b7       	in	r29, 0x3e	; 62
    2f34:	ca 1b       	sub	r28, r26
    2f36:	db 0b       	sbc	r29, r27
    2f38:	0f b6       	in	r0, 0x3f	; 63
    2f3a:	f8 94       	cli
    2f3c:	de bf       	out	0x3e, r29	; 62
    2f3e:	0f be       	out	0x3f, r0	; 63
    2f40:	cd bf       	out	0x3d, r28	; 61
    2f42:	09 94       	ijmp

00002f44 <__epilogue_restores__>:
    2f44:	2a 88       	ldd	r2, Y+18	; 0x12
    2f46:	39 88       	ldd	r3, Y+17	; 0x11
    2f48:	48 88       	ldd	r4, Y+16	; 0x10
    2f4a:	5f 84       	ldd	r5, Y+15	; 0x0f
    2f4c:	6e 84       	ldd	r6, Y+14	; 0x0e
    2f4e:	7d 84       	ldd	r7, Y+13	; 0x0d
    2f50:	8c 84       	ldd	r8, Y+12	; 0x0c
    2f52:	9b 84       	ldd	r9, Y+11	; 0x0b
    2f54:	aa 84       	ldd	r10, Y+10	; 0x0a
    2f56:	b9 84       	ldd	r11, Y+9	; 0x09
    2f58:	c8 84       	ldd	r12, Y+8	; 0x08
    2f5a:	df 80       	ldd	r13, Y+7	; 0x07
    2f5c:	ee 80       	ldd	r14, Y+6	; 0x06
    2f5e:	fd 80       	ldd	r15, Y+5	; 0x05
    2f60:	0c 81       	ldd	r16, Y+4	; 0x04
    2f62:	1b 81       	ldd	r17, Y+3	; 0x03
    2f64:	aa 81       	ldd	r26, Y+2	; 0x02
    2f66:	b9 81       	ldd	r27, Y+1	; 0x01
    2f68:	ce 0f       	add	r28, r30
    2f6a:	d1 1d       	adc	r29, r1
    2f6c:	0f b6       	in	r0, 0x3f	; 63
    2f6e:	f8 94       	cli
    2f70:	de bf       	out	0x3e, r29	; 62
    2f72:	0f be       	out	0x3f, r0	; 63
    2f74:	cd bf       	out	0x3d, r28	; 61
    2f76:	ed 01       	movw	r28, r26
    2f78:	08 95       	ret

00002f7a <_exit>:
    2f7a:	f8 94       	cli

00002f7c <__stop_program>:
    2f7c:	ff cf       	rjmp	.-2      	; 0x2f7c <__stop_program>
