wb_dma_ch_pri_enc/wire_pri27_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 1.763527 -1.351444 -3.868172 1.370778 -1.098744 2.331033 1.680965 2.355309 -0.416853 -0.198500 -1.897994 1.959500 0.854128 -0.251829 0.772060 2.770611 -0.428032 -0.321346 0.707010 -2.426769
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_sel/always_5/stmt_1/expr_1 1.399703 0.562086 0.541378 -0.098452 0.376032 1.781021 2.069060 -3.045043 -1.563912 -0.803007 -3.043775 3.761615 2.213976 0.667776 1.798018 1.665470 -2.643497 0.154216 -0.534773 -0.544909
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 1.099828 -4.666955 1.152056 3.722180 -0.043707 0.124689 -0.428645 0.618955 1.033588 -1.454429 1.578379 3.501065 0.017988 -0.341577 -0.540173 -0.975066 -1.144969 0.665653 -1.055138 -0.906976
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_ch_rf/assign_1_ch_adr0 -0.879092 -1.854247 1.005669 -2.333855 2.745347 -1.653583 -2.644803 0.360602 3.886268 2.105493 0.375442 -0.120839 2.180751 1.602676 1.571077 -1.275911 1.245917 2.519378 -0.259328 -2.282156
wb_dma_ch_rf/reg_ch_busy 0.307956 -0.371577 2.183078 -2.719473 -4.281121 -1.500227 -3.756185 -3.062075 1.147146 -1.459763 2.110840 -0.795362 0.992913 1.214619 -1.828209 -0.575305 -1.104313 0.244648 1.838828 -1.023246
wb_dma_wb_slv/always_5 0.084836 3.229735 -2.311263 -1.950129 0.274336 -2.741058 0.651738 1.438862 1.488781 2.519313 -0.115325 0.059473 -0.173409 0.548819 3.101808 -2.818727 -0.670564 -0.045797 4.442974 -0.440091
wb_dma_wb_slv/always_4 -2.143344 2.916576 -5.122712 1.298759 1.695288 -4.177974 4.076511 1.535623 2.242800 3.934629 -0.683393 -1.297445 1.063857 0.177545 4.945823 -0.588862 0.222326 -1.437302 0.767697 -2.579180
wb_dma_wb_slv/always_3 0.452003 -0.527946 -0.610920 2.752590 0.808783 -2.525908 1.819880 2.000880 -0.633045 2.612611 2.270840 3.073244 1.994631 -3.348296 -0.164483 -3.881592 1.999705 1.741885 -3.592939 1.657815
wb_dma_wb_slv/always_1 -3.025244 3.381292 1.034767 1.258119 1.189110 -7.505842 3.368207 1.117655 2.590296 1.630674 -3.483877 0.025381 2.530595 -2.136263 4.463693 -0.893676 -1.550946 -1.328392 -0.802160 -1.303599
wb_dma_ch_sel/always_44/case_1/cond -0.528205 -3.919609 -1.413719 0.080776 2.117841 -2.455040 -1.607113 1.169077 2.919657 1.635482 -1.067178 0.566587 1.256021 0.500876 2.152084 -2.408335 2.851122 1.050930 0.421774 -2.166115
wb_dma_rf/wire_ch0_csr 2.647502 7.399546 4.334198 -2.660979 -1.068349 -0.497919 0.331818 -3.393921 -0.150298 0.728308 -0.047733 -0.918411 0.658878 -1.775137 2.849208 2.414439 -1.616098 2.473736 -0.135683 3.387491
wb_dma_de/wire_done 2.751115 0.687174 0.863826 1.256121 -1.426177 0.809312 0.831687 -1.197533 -1.419460 -1.002476 0.299950 2.764972 -1.158399 0.213164 1.248273 1.859770 -3.731352 1.397600 0.619608 0.260566
wb_dma_ch_pri_enc/wire_pri11_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 3.008326 2.543107 1.910201 0.621005 -1.997442 1.663562 -0.423265 -1.907529 -1.020183 -2.478098 2.021594 -0.791836 -1.349610 -0.486754 -3.130881 1.576147 -3.662710 1.371630 1.619777 2.382682
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 3.240543 -2.501114 -0.354935 2.536663 -0.517062 1.919718 -1.639825 0.676319 0.848656 -0.847168 2.670445 1.077460 -0.940650 -0.311762 -2.694306 -0.146306 -1.719231 1.697921 1.840738 0.538739
wb_dma_de/always_13/stmt_1 2.143922 0.583256 1.221724 -0.420637 0.446206 1.661732 0.624647 -1.351030 -1.316964 0.541591 -2.168734 4.331933 1.934706 -0.343371 1.495358 1.060033 -1.821452 1.670517 -0.924281 -0.091106
wb_dma_de/always_4/if_1 2.128134 1.627201 1.714589 0.532807 -1.803819 -0.393163 -0.004012 -2.135060 -0.088923 -0.649362 0.363526 3.066426 -0.176462 0.713295 1.225204 -0.144029 -4.393054 1.114311 1.741901 -0.336792
wb_dma_ch_arb/input_req 2.383918 -3.116957 -1.087308 3.406268 1.226787 -1.155573 0.945839 -1.345134 -1.194022 1.066673 4.521170 2.112612 -2.306160 -0.462558 2.194806 -1.701394 0.510291 2.078440 -0.623415 3.049795
wb_dma_wb_mast/input_mast_din 1.732479 1.707133 -1.599027 0.484101 0.908307 0.124994 2.408099 3.335346 0.696064 -0.921489 0.066361 -2.403756 -1.131987 -1.011015 -0.477627 4.282800 -1.870591 1.360110 1.493521 -0.056370
wb_dma_ch_pri_enc/wire_pri20_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
wb_dma_ch_rf/always_26/if_1/if_1 1.585820 1.769024 0.688643 -0.412968 -1.513191 0.825398 0.049034 0.799131 -2.872854 1.483802 -3.356848 5.362843 1.276922 -1.630639 0.851692 -2.411070 -1.060848 0.265889 -0.006852 0.779114
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -1.287145 -0.691441 -0.206515 -0.913277 -0.307764 -0.425971 -0.656602 2.332103 2.820263 -1.394355 -1.557486 -1.930253 -0.531005 1.348047 0.245435 1.696438 -1.164414 -1.093392 2.092063 -3.728275
wb_dma_ch_sel/assign_145_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.488664 -0.017081 -0.796259 -2.352441 0.630275 0.235791 1.913506 -0.323707 1.439607 -2.027730 -1.418938 -0.765508 0.932923 1.839627 0.917101 1.268429 -1.552302 -1.577476 3.309443 -1.986087
wb_dma_ch_sel/wire_ch_sel 1.975517 -0.214117 1.830036 0.681633 -0.388126 -1.909424 -2.428872 -5.481748 -0.970108 2.323774 1.052801 3.293920 1.649271 -0.379920 2.476423 -1.791064 0.303359 3.159665 -2.358618 2.380507
wb_dma_rf/inst_u19 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_rf/inst_u18 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_rf/inst_u17 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_rf/inst_u16 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_rf/inst_u15 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_rf/inst_u14 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_rf/inst_u13 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_rf/inst_u12 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_rf/inst_u11 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_rf/inst_u10 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -1.790575 4.438456 1.901217 1.319590 0.460333 0.224700 -2.440917 0.294622 1.062460 2.371802 2.616743 -1.432693 0.241979 3.450276 -1.835224 -1.495493 -6.471185 1.828515 -1.695763 0.204903
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -0.406391 -1.431329 -4.425375 0.233157 2.183992 2.313100 2.939640 0.653435 2.409813 1.673485 3.822193 0.590088 -0.185640 4.275811 3.826389 1.264467 -0.098265 0.596598 0.319672 -3.955731
wb_dma/input_wb1_ack_i -0.452465 1.234480 2.471480 0.137754 0.767017 -1.149491 1.724899 0.837234 -0.207735 -2.342832 0.414446 1.600170 -2.490873 0.086062 1.564851 -1.607586 -1.199808 -0.171616 0.905832 0.948847
wb_dma/wire_slv0_we 1.238530 1.444577 -0.959112 3.006913 -0.572648 -1.661142 0.017674 0.371049 -1.779860 3.726177 2.118539 2.478787 0.814639 -2.947885 -1.042904 -3.984284 1.018640 2.102655 -2.972955 2.298101
wb_dma_ch_rf/reg_ch_sz_inf 0.713122 1.648693 0.546183 -2.308827 -2.609009 0.839227 -1.884441 -0.353819 0.483182 -0.658081 -0.653213 -0.736267 0.012540 1.209216 -0.768806 1.635694 -2.127596 0.089096 2.195433 -1.791511
wb_dma_ch_rf -0.065081 2.652638 -0.365173 0.649753 0.218443 0.309971 -0.883121 -2.380210 -0.156805 3.477226 -0.039054 1.108655 2.805620 -0.630378 -0.152752 -2.464573 0.775892 1.202075 -2.689759 0.647484
wb_dma_ch_sel/wire_gnt_p1_d -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 3.558603 0.168337 -3.430871 1.800325 -3.367191 3.044235 -1.431302 -0.942722 -2.100810 0.675138 -0.167534 0.968354 -0.209975 0.302661 -0.966353 2.568388 -1.556093 1.449962 0.316972 -0.386626
wb_dma_ch_sel/input_ch1_txsz 0.317452 -0.836129 0.292679 1.201372 0.240602 -0.369358 3.377212 3.482226 0.712920 -3.007129 -2.013188 1.139953 0.405580 -1.341436 0.543907 3.358461 -2.071969 -0.668128 0.090580 -1.893976
wb_dma/wire_ch3_txsz 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_sel/assign_7_pri2 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_ch_pri_enc/inst_u30 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma/assign_3_dma_nd 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
wb_dma_ch_rf/assign_6_pointer -0.073087 -2.004030 -2.994561 6.094434 -0.380579 -0.333189 -2.155741 -1.148975 2.058669 0.357038 -1.089400 -1.967284 -1.534836 2.833919 0.510179 1.008316 -3.200062 0.156983 -0.450376 -2.435530
wb_dma_ch_rf/wire_ch_adr0_dewe -0.029452 -0.954221 -0.722352 -2.197531 1.393573 -1.963415 -0.395449 1.100815 2.208988 1.311248 -0.356325 1.077094 1.066285 0.913589 2.735235 -1.796723 0.551362 0.859857 2.243629 -1.639541
wb_dma_ch_pri_enc/always_2/if_1/cond 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_sel/input_ch0_txsz 2.883481 2.050484 -2.982253 -0.035575 -3.080350 2.843066 -0.116636 -0.327978 -2.021716 0.571039 -0.993500 0.815732 -0.524883 0.691777 0.425045 3.216649 -2.090388 0.883047 1.228851 -1.075947
wb_dma_ch_sel/always_2 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
wb_dma_ch_sel/always_3 4.439580 -0.868781 -2.077017 3.062811 0.737284 2.328398 -0.237349 1.019241 -0.526140 1.200835 2.633046 1.388200 -1.968995 -0.569571 -0.294508 1.180122 -1.499752 3.271463 0.976248 1.605610
wb_dma_rf/input_de_txsz_we 2.559982 2.758714 -2.424107 -0.348437 -2.872141 0.116754 0.448652 1.072718 -1.377378 0.092155 -0.144398 -1.014260 -2.471184 0.111649 1.345253 3.452424 -2.548173 0.792947 2.872896 -0.231853
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_ch_sel/assign_145_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_de/always_3/if_1/if_1/cond 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_rf/always_1/case_1 -0.905076 1.940211 1.718292 1.003495 -0.267590 -1.256737 -2.429952 -0.358524 2.632231 -1.547023 -4.682929 -2.708074 -0.512431 1.136406 -2.580806 -2.061955 -1.100957 0.415733 1.824519 -1.629484
wb_dma_rf/always_2/if_1/if_1/stmt_1 -1.278482 0.635461 -0.702641 -2.963013 -1.886941 -2.205677 1.489587 0.005544 1.158368 -1.151285 -1.261434 0.905094 2.398687 1.319535 0.642989 -1.942553 -2.096234 -2.116959 3.112202 -3.306249
wb_dma_ch_sel/assign_99_valid/expr_1 0.986427 0.885559 -2.806429 0.252553 1.842208 1.233397 -1.712110 -1.905686 1.002696 4.900939 0.780643 1.840902 2.668754 0.885779 0.736431 -3.845850 1.464979 1.718614 0.162334 0.408630
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
wb_dma_wb_slv/reg_slv_adr -3.025244 3.381292 1.034767 1.258119 1.189110 -7.505842 3.368207 1.117655 2.590296 1.630674 -3.483877 0.025381 2.530595 -2.136263 4.463693 -0.893676 -1.550946 -1.328392 -0.802160 -1.303599
wb_dma_ch_sel/assign_8_pri2 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 0.713122 1.648693 0.546183 -2.308827 -2.609009 0.839227 -1.884441 -0.353819 0.483182 -0.658081 -0.653213 -0.736267 0.012540 1.209216 -0.768806 1.635694 -2.127596 0.089096 2.195433 -1.791511
wb_dma_wb_mast/wire_wb_cyc_o -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -0.095042 -2.337908 -0.937407 0.154519 -1.281168 0.245529 -0.585961 4.139413 1.909622 -1.180952 0.971867 -0.394886 -0.314511 -0.605391 -1.844037 0.045152 0.321196 -0.493638 1.090847 -2.976418
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma/wire_paused -0.488664 -0.017081 -0.796259 -2.352441 0.630275 0.235791 1.913506 -0.323707 1.439607 -2.027730 -1.418938 -0.765508 0.932923 1.839627 0.917101 1.268429 -1.552302 -1.577476 3.309443 -1.986087
wb_dma_ch_rf/always_8/stmt_1/expr_1 0.307956 -0.371577 2.183078 -2.719473 -4.281121 -1.500227 -3.756185 -3.062075 1.147146 -1.459763 2.110840 -0.795362 0.992913 1.214619 -1.828209 -0.575305 -1.104313 0.244648 1.838828 -1.023246
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_de/assign_67_dma_done_all 3.521020 1.266820 -1.623671 0.169457 -1.446318 2.048652 -0.530425 -0.155725 -1.352580 0.811230 0.788871 0.776908 -1.691626 0.709034 0.893450 2.581554 -2.436052 2.295449 1.539449 0.209143
wb_dma_ch_rf/always_6/if_1/if_1/block_1 1.497506 -0.659801 -0.279328 1.388636 4.231226 0.592894 2.391364 -4.950958 -0.281255 0.163993 1.172476 1.058043 1.199253 0.752000 1.461736 -0.082045 0.099451 1.662528 -0.432873 3.436564
wb_dma_ch_arb/always_2/block_1/case_1/if_3 2.312987 -4.672066 -1.410746 3.392449 0.628531 1.252244 -1.244272 1.753679 1.207850 0.502863 2.013204 2.730618 -0.031995 -0.128920 -0.548607 -0.771454 -0.154545 1.873590 -0.229306 -0.782527
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_ch_arb/always_2/block_1/case_1/if_1 2.226120 -0.811960 -3.017725 3.231601 0.943469 -0.290242 -0.282224 1.094917 0.134824 3.254079 3.368502 1.721126 -1.949799 -0.722041 1.484947 -3.572711 0.932891 1.339477 1.491346 2.068498
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_ch_sel/always_39/case_1/stmt_4 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_ch_pri_enc/wire_pri14_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/always_39/case_1/stmt_1 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
wb_dma_rf/wire_ch6_csr 1.998489 1.394120 -0.455206 1.290296 2.459104 2.450912 0.070624 -1.322129 -0.686348 3.091374 0.691509 1.455485 0.418034 -0.311039 1.191520 0.750802 0.106617 2.575063 -1.905359 1.812992
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 0.758724 4.372929 0.498006 -0.734021 -0.189939 -3.267527 0.587898 0.900121 1.924298 0.823419 0.605240 -0.784746 -1.792515 -0.009485 2.266425 -0.602953 -2.887715 1.073880 3.855525 -0.195188
wb_dma_wb_if/input_wb_we_i -2.746367 4.479377 1.627952 -3.217160 3.420703 -0.933760 3.997631 4.171841 0.945091 1.218694 1.975931 0.899304 0.318443 1.725057 2.633904 -0.868997 -3.923259 -0.417409 0.995133 -0.130434
wb_dma_ch_sel/assign_141_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.556103 0.848770 2.614769 -2.040052 3.620280 -2.495398 -0.612533 -0.204234 1.933806 1.167297 1.366555 -0.277168 -1.752023 -1.641041 2.340909 -0.725472 0.763602 3.358381 3.030284 2.660688
wb_dma_ch_sel_checker -0.392857 -1.757794 -1.714396 1.241657 0.359491 -1.089729 1.347829 3.252576 1.476193 0.044076 -1.209231 1.459375 0.542119 0.177415 1.903871 0.662119 -0.753727 -0.310164 0.186790 -2.898766
wb_dma_ch_rf/reg_ch_dis 2.331302 2.043316 -0.546704 -0.429255 -0.297435 1.544193 0.646467 -1.823133 -2.190966 2.162289 -1.699865 4.791311 1.817470 -0.003156 2.167398 -0.965372 -1.705600 1.312838 0.051559 0.688968
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 2.989197 -2.930366 -1.672663 4.099787 -0.171289 1.512317 -0.697791 1.424117 1.046451 -0.011003 2.034287 2.325917 -0.226343 -0.145881 -1.449707 -0.238143 -2.207165 1.661839 0.866524 -0.513682
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_ch_rf/wire_pointer_we -0.095042 -2.337908 -0.937407 0.154519 -1.281168 0.245529 -0.585961 4.139413 1.909622 -1.180952 0.971867 -0.394886 -0.314511 -0.605391 -1.844037 0.045152 0.321196 -0.493638 1.090847 -2.976418
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma_wb_slv/always_3/stmt_1 0.452003 -0.527946 -0.610920 2.752590 0.808783 -2.525908 1.819880 2.000880 -0.633045 2.612611 2.270840 3.073244 1.994631 -3.348296 -0.164483 -3.881592 1.999705 1.741885 -3.592939 1.657815
wb_dma_ch_rf/always_2/if_1/if_1 2.989197 -2.930366 -1.672663 4.099787 -0.171289 1.512317 -0.697791 1.424117 1.046451 -0.011003 2.034287 2.325917 -0.226343 -0.145881 -1.449707 -0.238143 -2.207165 1.661839 0.866524 -0.513682
wb_dma_pri_enc_sub/assign_1_pri_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/input_ch0_adr0 0.170831 0.099707 -0.510702 -1.136887 2.217930 -1.423265 -0.608882 1.557951 2.991484 1.683260 -3.334571 0.429175 2.109681 -0.714503 1.815483 -1.022487 1.614343 1.000409 1.479874 -2.193815
wb_dma_ch_sel/input_ch0_adr1 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_wb_slv/assign_4 -0.856949 -0.619694 0.025005 -1.080082 0.609110 -2.701382 0.764041 2.157355 4.020977 -3.706024 2.915778 -3.239753 -1.336147 1.090267 0.381782 -1.777962 2.129884 0.282454 3.146069 0.420743
wb_dma_wb_mast/input_wb_data_i 1.062028 -2.267737 -2.214748 -0.376752 2.904658 -2.064438 2.043218 4.699543 -0.918495 1.226892 -0.614903 -0.119758 -2.212280 0.394842 4.609341 3.296333 -0.373231 2.798634 -0.897644 -0.451938
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 2.312987 -4.672066 -1.410746 3.392449 0.628531 1.252244 -1.244272 1.753679 1.207850 0.502863 2.013204 2.730618 -0.031995 -0.128920 -0.548607 -0.771454 -0.154545 1.873590 -0.229306 -0.782527
wb_dma_de/wire_adr1_cnt_next1 2.258793 1.051672 1.256640 1.265655 2.623310 1.735692 0.195929 2.188980 2.153482 -0.982069 -0.128071 -0.955200 0.677368 -2.926664 -4.490817 -0.153575 -1.046688 0.463919 2.820164 2.208232
wb_dma_ch_sel/inst_u2 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_sel/inst_u1 3.839622 -1.985364 -1.770955 2.665735 3.335724 0.814633 -1.035894 1.447675 -0.507076 3.143850 1.376993 1.641930 -0.389961 -2.286974 -0.286497 -1.550194 1.273734 3.550646 0.019522 3.701669
wb_dma_ch_sel/inst_u0 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma/wire_adr0 -0.528205 -3.919609 -1.413719 0.080776 2.117841 -2.455040 -1.607113 1.169077 2.919657 1.635482 -1.067178 0.566587 1.256021 0.500876 2.152084 -2.408335 2.851122 1.050930 0.421774 -2.166115
wb_dma/wire_adr1 1.029950 -0.311905 -3.274595 2.223208 -1.400272 0.952610 -0.235321 1.366165 0.394920 0.168514 1.669540 -0.073571 -0.322620 -0.241791 -2.655992 -2.933042 -0.594987 -1.551112 3.440298 0.611551
wb_dma_ch_sel/assign_131_req_p0/expr_1 2.206808 0.393471 -2.477227 1.844893 -1.474813 -0.286404 -2.416026 -1.590518 -0.951592 3.812661 3.430357 1.466263 -2.011172 0.341260 1.595477 -3.997142 0.687165 1.348675 1.414382 2.176237
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_ch_rf/assign_18_pointer_we -0.095042 -2.337908 -0.937407 0.154519 -1.281168 0.245529 -0.585961 4.139413 1.909622 -1.180952 0.971867 -0.394886 -0.314511 -0.605391 -1.844037 0.045152 0.321196 -0.493638 1.090847 -2.976418
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma_ch_sel/wire_req_p0 3.554988 -3.494030 -2.475533 2.116277 1.037599 -0.242943 -0.819190 -0.392623 -1.455233 1.876288 4.022427 1.003971 -2.400913 -0.587681 1.372986 -1.142969 1.711598 3.116646 0.318608 3.380146
wb_dma_ch_sel/wire_req_p1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma/wire_ndnr 4.439580 -0.868781 -2.077017 3.062811 0.737284 2.328398 -0.237349 1.019241 -0.526140 1.200835 2.633046 1.388200 -1.968995 -0.569571 -0.294508 1.180122 -1.499752 3.271463 0.976248 1.605610
wb_dma_de/reg_mast0_drdy_r 2.256080 -2.743815 -2.748858 -0.084558 2.275080 0.212105 1.970676 3.021271 -0.049112 0.948299 -0.469295 1.964448 -0.580838 -0.097567 4.019899 2.512169 0.603825 2.086687 0.629176 -0.799310
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -0.879092 -1.854247 1.005669 -2.333855 2.745347 -1.653583 -2.644803 0.360602 3.886268 2.105493 0.375442 -0.120839 2.180751 1.602676 1.571077 -1.275911 1.245917 2.519378 -0.259328 -2.282156
wb_dma_ch_sel/assign_137_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_rf/wire_pointer2 -0.392857 -1.757794 -1.714396 1.241657 0.359491 -1.089729 1.347829 3.252576 1.476193 0.044076 -1.209231 1.459375 0.542119 0.177415 1.903871 0.662119 -0.753727 -0.310164 0.186790 -2.898766
wb_dma_rf/wire_pointer3 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_rf/wire_pointer0 -0.073087 -2.004030 -2.994561 6.094434 -0.380579 -0.333189 -2.155741 -1.148975 2.058669 0.357038 -1.089400 -1.967284 -1.534836 2.833919 0.510179 1.008316 -3.200062 0.156983 -0.450376 -2.435530
wb_dma_rf/wire_pointer1 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_rf/wire_sw_pointer0 -0.296469 -1.125520 1.653013 -0.348274 -1.223080 -1.141796 -1.308658 2.825351 1.090428 -1.243220 -2.031774 1.510354 0.784086 -1.263507 -1.877178 -2.310729 -0.515460 -1.034443 1.934935 -0.978401
wb_dma_de/always_21/stmt_1 2.256080 -2.743815 -2.748858 -0.084558 2.275080 0.212105 1.970676 3.021271 -0.049112 0.948299 -0.469295 1.964448 -0.580838 -0.097567 4.019899 2.512169 0.603825 2.086687 0.629176 -0.799310
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 4.626569 -0.686105 -5.004457 4.409472 0.098282 3.389108 1.931632 2.006145 -1.279853 0.772026 0.177611 2.033339 -1.041701 -1.400539 0.276397 3.006644 -0.543657 2.411898 0.209871 0.139548
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 0.330844 4.178059 -1.264401 -0.322721 -1.837528 -1.893780 0.935134 1.354606 0.621323 1.321118 -1.293219 0.303821 -0.403519 0.803889 2.943087 1.590808 -3.772555 0.224938 1.955506 -2.153750
wb_dma_ch_arb/input_advance 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
wb_dma_de/always_7/stmt_1 3.640801 2.275700 -0.511671 -1.572096 -1.797939 2.319645 -1.143077 -0.972710 -1.563720 -0.134636 1.032897 -0.851740 -2.142784 0.342073 -0.566296 2.763857 -1.944868 2.028688 2.799366 1.350242
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_de/always_3/if_1/cond 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 2.556103 0.848770 2.614769 -2.040052 3.620280 -2.495398 -0.612533 -0.204234 1.933806 1.167297 1.366555 -0.277168 -1.752023 -1.641041 2.340909 -0.725472 0.763602 3.358381 3.030284 2.660688
wb_dma_ch_sel/assign_101_valid 0.986427 0.885559 -2.806429 0.252553 1.842208 1.233397 -1.712110 -1.905686 1.002696 4.900939 0.780643 1.840902 2.668754 0.885779 0.736431 -3.845850 1.464979 1.718614 0.162334 0.408630
wb_dma_ch_sel/assign_98_valid 0.986427 0.885559 -2.806429 0.252553 1.842208 1.233397 -1.712110 -1.905686 1.002696 4.900939 0.780643 1.840902 2.668754 0.885779 0.736431 -3.845850 1.464979 1.718614 0.162334 0.408630
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_rf/wire_ch7_csr 1.998489 1.394120 -0.455206 1.290296 2.459104 2.450912 0.070624 -1.322129 -0.686348 3.091374 0.691509 1.455485 0.418034 -0.311039 1.191520 0.750802 0.106617 2.575063 -1.905359 1.812992
wb_dma_ch_sel/reg_csr 1.330581 4.429848 4.077991 -0.792641 2.809048 0.153766 -0.596863 0.125429 0.894034 2.283992 0.437774 -1.191887 -2.511080 -0.276907 3.768337 4.139042 -2.269162 3.838185 -1.707427 1.318050
wb_dma_de/reg_next_state 1.960680 3.771724 0.525416 0.740324 0.326268 0.039828 2.046057 -6.567066 -2.722966 0.858362 1.356542 1.224398 0.797730 0.816793 1.073899 0.187492 -3.145911 1.796715 -1.028782 3.495019
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 0.544331 2.561531 0.321820 4.351352 2.546041 -0.650601 -2.271959 1.330716 4.123027 3.364548 2.949541 -2.770348 -0.907556 2.333354 0.269656 2.395290 -4.344738 5.796905 -3.461729 -1.777326
wb_dma_de/always_11/stmt_1/expr_1 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_ch_rf/input_ptr_set 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 1.029950 -0.311905 -3.274595 2.223208 -1.400272 0.952610 -0.235321 1.366165 0.394920 0.168514 1.669540 -0.073571 -0.322620 -0.241791 -2.655992 -2.933042 -0.594987 -1.551112 3.440298 0.611551
wb_dma_ch_sel/assign_12_pri3 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_de/assign_65_done/expr_1/expr_1 2.128134 1.627201 1.714589 0.532807 -1.803819 -0.393163 -0.004012 -2.135060 -0.088923 -0.649362 0.363526 3.066426 -0.176462 0.713295 1.225204 -0.144029 -4.393054 1.114311 1.741901 -0.336792
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.556103 0.848770 2.614769 -2.040052 3.620280 -2.495398 -0.612533 -0.204234 1.933806 1.167297 1.366555 -0.277168 -1.752023 -1.641041 2.340909 -0.725472 0.763602 3.358381 3.030284 2.660688
assert_wb_dma_ch_sel/input_valid 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma/input_wb0_stb_i 0.084836 3.229735 -2.311263 -1.950129 0.274336 -2.741058 0.651738 1.438862 1.488781 2.519313 -0.115325 0.059473 -0.173409 0.548819 3.101808 -2.818727 -0.670564 -0.045797 4.442974 -0.440091
wb_dma/wire_ch1_csr 1.361817 5.025751 0.123404 -1.157552 2.014241 2.995163 0.840686 0.269278 -0.473987 4.152307 -0.915443 1.875202 0.505104 0.106779 3.435879 2.642217 -0.867389 2.545943 -1.686053 -0.087965
wb_dma_rf/assign_5_pause_req -0.122089 0.667874 2.843042 -1.419113 -1.875813 -3.033357 0.027651 -5.325369 -0.284659 -1.418282 0.278718 2.176252 0.925879 1.693393 2.505804 -1.698699 -2.600641 0.039635 0.764221 0.071800
wb_dma_de/always_12/stmt_1 2.128134 1.627201 1.714589 0.532807 -1.803819 -0.393163 -0.004012 -2.135060 -0.088923 -0.649362 0.363526 3.066426 -0.176462 0.713295 1.225204 -0.144029 -4.393054 1.114311 1.741901 -0.336792
wb_dma_wb_if/wire_wb_ack_o -0.220600 -0.793072 -0.377654 -0.633640 -1.997402 -1.077117 0.857099 2.068745 0.500307 -3.473042 0.296330 -0.458391 -2.179203 0.729412 0.525173 0.158864 -0.710377 -1.360288 2.966317 -1.112502
wb_dma_ch_rf/always_5/if_1/block_1 -0.095042 -2.337908 -0.937407 0.154519 -1.281168 0.245529 -0.585961 4.139413 1.909622 -1.180952 0.971867 -0.394886 -0.314511 -0.605391 -1.844037 0.045152 0.321196 -0.493638 1.090847 -2.976418
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_arb/assign_1_gnt 2.633216 -2.246019 -0.172210 4.007399 3.384546 0.062983 0.521615 0.425557 -0.409659 1.950219 2.041914 3.025655 -0.446429 -2.181461 0.295590 -2.411574 0.480947 2.406006 -1.041280 3.485297
wb_dma_rf/input_dma_err 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma/wire_wb0_addr_o 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_de/assign_73_dma_busy/expr_1 1.146820 -3.177865 0.180413 -1.590093 -5.896147 -1.888609 -3.420559 -4.000303 0.028491 -1.940352 1.957547 0.472818 1.457530 2.095470 -0.209496 0.757030 -0.781818 0.912217 0.422393 -1.912952
wb_dma/input_dma_nd_i 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 0.392749 -0.020688 -1.209871 -5.055544 -1.525347 0.260913 -2.707882 -0.266331 0.645474 1.739158 -2.124235 0.967637 2.057152 2.349561 2.363561 0.259492 0.078372 0.666880 2.297585 -3.032304
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 0.392749 -0.020688 -1.209871 -5.055544 -1.525347 0.260913 -2.707882 -0.266331 0.645474 1.739158 -2.124235 0.967637 2.057152 2.349561 2.363561 0.259492 0.078372 0.666880 2.297585 -3.032304
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_de/always_14/stmt_1/expr_1/expr_1 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_sel/assign_3_pri0 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
wb_dma_de/always_23/block_1/stmt_8 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_ch_arb/always_2/block_1/stmt_1 2.633216 -2.246019 -0.172210 4.007399 3.384546 0.062983 0.521615 0.425557 -0.409659 1.950219 2.041914 3.025655 -0.446429 -2.181461 0.295590 -2.411574 0.480947 2.406006 -1.041280 3.485297
wb_dma_de/always_23/block_1/stmt_1 1.960680 3.771724 0.525416 0.740324 0.326268 0.039828 2.046057 -6.567066 -2.722966 0.858362 1.356542 1.224398 0.797730 0.816793 1.073899 0.187492 -3.145911 1.796715 -1.028782 3.495019
wb_dma_de/always_23/block_1/stmt_2 3.521020 1.266820 -1.623671 0.169457 -1.446318 2.048652 -0.530425 -0.155725 -1.352580 0.811230 0.788871 0.776908 -1.691626 0.709034 0.893450 2.581554 -2.436052 2.295449 1.539449 0.209143
wb_dma_de/always_23/block_1/stmt_4 2.315688 0.664156 -2.861646 -1.276236 -1.384820 1.500434 -0.250926 -0.356466 -1.393205 1.671842 -1.615752 1.787760 0.524174 1.184524 2.795813 2.420450 -0.790783 1.760942 0.459932 -1.606700
wb_dma_de/always_23/block_1/stmt_5 1.012584 2.850451 -0.090298 2.417773 1.507778 -1.534039 0.219259 2.933462 1.152787 2.635742 3.110337 -1.614284 -4.378984 1.308508 2.916553 1.890100 -3.685299 3.704506 -0.709044 -0.290365
wb_dma_de/always_23/block_1/stmt_6 0.758724 4.372929 0.498006 -0.734021 -0.189939 -3.267527 0.587898 0.900121 1.924298 0.823419 0.605240 -0.784746 -1.792515 -0.009485 2.266425 -0.602953 -2.887715 1.073880 3.855525 -0.195188
wb_dma_rf/inst_u25 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_wb_mast/input_mast_go -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.588514 3.375254 0.258648 -2.191243 -1.966517 -0.555701 -1.115097 -0.044044 0.614469 0.274716 -0.525537 -0.986600 -0.614505 0.697814 0.395695 0.621100 -2.086177 0.164739 2.970228 -0.880097
wb_dma_ch_sel/assign_125_de_start/expr_1 1.806299 2.172412 -0.762090 -0.111100 0.004380 1.526908 2.282489 -3.375111 -2.550777 0.516114 -2.755808 4.027929 1.741403 0.568204 2.437863 -0.101251 -2.600484 -0.162296 0.704518 0.886192
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -1.088635 -1.690196 1.250162 -3.009914 -0.896452 -1.995834 -0.579027 -2.836954 2.321971 -2.555949 0.482465 -0.726992 2.193002 1.924877 -0.474299 -1.431994 -0.825435 -1.385332 3.025659 -1.545087
wb_dma_ch_sel/assign_151_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 2.584353 -1.176444 -0.477990 1.825678 2.045489 -0.136208 2.271918 0.754247 -0.576869 0.698266 0.575518 3.717278 -0.849545 -0.411299 3.539587 0.718489 -1.481637 2.332974 -0.100559 0.644308
wb_dma_wb_mast/reg_mast_dout 1.062028 -2.267737 -2.214748 -0.376752 2.904658 -2.064438 2.043218 4.699543 -0.918495 1.226892 -0.614903 -0.119758 -2.212280 0.394842 4.609341 3.296333 -0.373231 2.798634 -0.897644 -0.451938
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -0.879092 -1.854247 1.005669 -2.333855 2.745347 -1.653583 -2.644803 0.360602 3.886268 2.105493 0.375442 -0.120839 2.180751 1.602676 1.571077 -1.275911 1.245917 2.519378 -0.259328 -2.282156
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_sel/assign_100_valid 0.986427 0.885559 -2.806429 0.252553 1.842208 1.233397 -1.712110 -1.905686 1.002696 4.900939 0.780643 1.840902 2.668754 0.885779 0.736431 -3.845850 1.464979 1.718614 0.162334 0.408630
wb_dma_ch_sel/assign_131_req_p0 2.206808 0.393471 -2.477227 1.844893 -1.474813 -0.286404 -2.416026 -1.590518 -0.951592 3.812661 3.430357 1.466263 -2.011172 0.341260 1.595477 -3.997142 0.687165 1.348675 1.414382 2.176237
wb_dma_ch_sel/assign_135_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
wb_dma_ch_rf/input_dma_done_all 3.521020 1.266820 -1.623671 0.169457 -1.446318 2.048652 -0.530425 -0.155725 -1.352580 0.811230 0.788871 0.776908 -1.691626 0.709034 0.893450 2.581554 -2.436052 2.295449 1.539449 0.209143
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 2.919245 1.898784 -1.366020 1.445425 1.888160 0.610676 1.612670 3.157440 -0.355372 1.422907 1.835641 -1.069337 -3.813085 -0.067788 2.373464 4.173023 -2.266905 3.780345 0.168370 0.782864
wb_dma_pri_enc_sub/wire_pri_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_rf/input_wb_rf_din -0.495020 4.670059 -4.801879 3.627129 -0.659675 -1.695364 -0.097217 2.146755 3.211306 5.416603 -0.578598 -1.234245 1.132254 -0.552764 1.417100 2.095141 0.126940 0.319122 0.356322 -2.492203
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 2.751115 0.687174 0.863826 1.256121 -1.426177 0.809312 0.831687 -1.197533 -1.419460 -1.002476 0.299950 2.764972 -1.158399 0.213164 1.248273 1.859770 -3.731352 1.397600 0.619608 0.260566
wb_dma_ch_sel/assign_157_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_sel/assign_139_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_sel/always_38/case_1 1.806299 2.172412 -0.762090 -0.111100 0.004380 1.526908 2.282489 -3.375111 -2.550777 0.516114 -2.755808 4.027929 1.741403 0.568204 2.437863 -0.101251 -2.600484 -0.162296 0.704518 0.886192
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 0.475272 -3.842843 -1.251541 1.592176 4.527633 1.108559 2.671272 -3.777511 1.153035 -0.695347 0.579745 2.257677 2.955409 0.716874 1.231736 -1.514865 2.011798 0.030108 -0.287707 1.582674
wb_dma/constraint_wb0_cyc_o -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma/input_wb0_addr_i -3.586885 3.803612 1.353498 0.956519 0.921476 -7.172986 3.533497 1.331548 1.976636 -1.167982 -3.904042 0.530458 0.858132 -1.074995 5.453777 -1.942847 -0.200940 -1.138944 -0.828244 -0.214752
wb_dma_de/input_mast1_drdy -0.361768 1.498337 3.018330 0.738705 1.194762 -1.331416 1.368221 0.063118 1.213149 -0.977800 0.074058 1.467437 -0.286338 -0.679456 0.466034 -1.151019 -2.106959 -0.079839 0.543996 0.120425
wb_dma_ch_rf/always_19/if_1/block_1/if_1 0.713122 1.648693 0.546183 -2.308827 -2.609009 0.839227 -1.884441 -0.353819 0.483182 -0.658081 -0.653213 -0.736267 0.012540 1.209216 -0.768806 1.635694 -2.127596 0.089096 2.195433 -1.791511
wb_dma_wb_if/input_wb_ack_i 0.925580 -0.916189 -3.142713 1.015571 1.717584 1.045083 5.493599 1.083210 -1.572538 -1.573490 2.600703 1.446167 -2.878536 2.193679 5.195407 3.576166 0.328104 1.834334 -1.649202 -0.550936
wb_dma_ch_sel/wire_pri_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_rf/assign_3_ch_am0 -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma_rf/input_ch_sel 2.389727 -3.400183 -1.249774 -3.003684 -4.427092 -4.730010 -0.314803 -2.363034 0.016678 -0.893280 0.977433 0.014007 2.379465 -0.670696 4.035425 4.944739 1.830311 2.462740 -0.022381 -1.097435
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -0.464584 -2.631099 1.522097 -4.300049 1.058461 -0.003922 -3.024905 -1.278185 2.339782 0.608931 0.801262 0.484068 1.587717 3.648014 1.571499 -0.497728 0.875770 3.032038 -0.436117 -2.889299
wb_dma_de/always_23/block_1/case_1 1.960680 3.771724 0.525416 0.740324 0.326268 0.039828 2.046057 -6.567066 -2.722966 0.858362 1.356542 1.224398 0.797730 0.816793 1.073899 0.187492 -3.145911 1.796715 -1.028782 3.495019
wb_dma/wire_pause_req -0.122089 0.667874 2.843042 -1.419113 -1.875813 -3.033357 0.027651 -5.325369 -0.284659 -1.418282 0.278718 2.176252 0.925879 1.693393 2.505804 -1.698699 -2.600641 0.039635 0.764221 0.071800
wb_dma_wb_if/input_mast_go -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_rf/input_de_csr 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_de/input_mast0_din 1.563041 -0.632077 -2.158342 0.969916 3.488901 -1.069904 3.184977 4.416455 1.423961 1.657108 -0.175038 0.260260 -0.981459 -1.025070 4.532641 4.043282 0.194164 2.743571 -0.320247 -0.906988
wb_dma_pri_enc_sub/always_3 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_pri_enc_sub/always_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/reg_adr0 -0.528205 -3.919609 -1.413719 0.080776 2.117841 -2.455040 -1.607113 1.169077 2.919657 1.635482 -1.067178 0.566587 1.256021 0.500876 2.152084 -2.408335 2.851122 1.050930 0.421774 -2.166115
wb_dma_ch_sel/reg_adr1 1.029950 -0.311905 -3.274595 2.223208 -1.400272 0.952610 -0.235321 1.366165 0.394920 0.168514 1.669540 -0.073571 -0.322620 -0.241791 -2.655992 -2.933042 -0.594987 -1.551112 3.440298 0.611551
wb_dma_ch_sel/assign_1_pri0 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
wb_dma_ch_pri_enc/wire_pri26_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 2.128134 1.627201 1.714589 0.532807 -1.803819 -0.393163 -0.004012 -2.135060 -0.088923 -0.649362 0.363526 3.066426 -0.176462 0.713295 1.225204 -0.144029 -4.393054 1.114311 1.741901 -0.336792
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 0.024115 0.633388 -1.618134 -0.741650 1.918487 -2.970275 -0.241014 1.906158 0.480478 3.617931 -0.291113 -1.624417 2.887240 -0.086915 1.053443 2.139855 -3.928677 0.182099 0.502599 1.464411
wb_dma/wire_ptr_set 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 2.751115 0.687174 0.863826 1.256121 -1.426177 0.809312 0.831687 -1.197533 -1.419460 -1.002476 0.299950 2.764972 -1.158399 0.213164 1.248273 1.859770 -3.731352 1.397600 0.619608 0.260566
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.402700 3.199917 1.406661 -0.830968 0.773233 -1.463856 -0.820836 -0.377150 2.067056 1.062051 2.213572 0.173218 -1.391651 -0.042015 0.608573 -1.910243 -2.673681 2.382396 4.363129 1.261407
wb_dma_de/reg_ptr_set 2.502638 -1.929277 -3.231956 -2.087757 -0.305742 2.510335 -0.353834 0.339844 -0.464350 0.914200 -4.577268 3.278759 5.356304 -0.127558 -0.075470 2.300654 -0.051146 0.845645 0.794878 -2.275597
wb_dma/wire_dma_nd 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
wb_dma_rf/assign_3_csr -0.488664 -0.017081 -0.796259 -2.352441 0.630275 0.235791 1.913506 -0.323707 1.439607 -2.027730 -1.418938 -0.765508 0.932923 1.839627 0.917101 1.268429 -1.552302 -1.577476 3.309443 -1.986087
wb_dma_rf/assign_4_dma_abort 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_sel/assign_123_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 2.718217 2.264122 3.154724 -0.708906 2.606907 -1.146732 -0.985696 -0.365618 2.086065 0.532818 2.445837 -1.279356 -2.275274 -1.765815 -0.275703 -0.297205 -0.706971 3.005029 3.127199 3.020827
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 0.713122 1.648693 0.546183 -2.308827 -2.609009 0.839227 -1.884441 -0.353819 0.483182 -0.658081 -0.653213 -0.736267 0.012540 1.209216 -0.768806 1.635694 -2.127596 0.089096 2.195433 -1.791511
wb_dma_rf/wire_ch4_csr 1.998489 1.394120 -0.455206 1.290296 2.459104 2.450912 0.070624 -1.322129 -0.686348 3.091374 0.691509 1.455485 0.418034 -0.311039 1.191520 0.750802 0.106617 2.575063 -1.905359 1.812992
wb_dma_ch_rf/always_1/stmt_1/expr_1 0.392749 -0.020688 -1.209871 -5.055544 -1.525347 0.260913 -2.707882 -0.266331 0.645474 1.739158 -2.124235 0.967637 2.057152 2.349561 2.363561 0.259492 0.078372 0.666880 2.297585 -3.032304
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -0.879092 -1.854247 1.005669 -2.333855 2.745347 -1.653583 -2.644803 0.360602 3.886268 2.105493 0.375442 -0.120839 2.180751 1.602676 1.571077 -1.275911 1.245917 2.519378 -0.259328 -2.282156
wb_dma_ch_pri_enc/wire_pri0_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_rf/assign_10_ch_enable 0.475272 -3.842843 -1.251541 1.592176 4.527633 1.108559 2.671272 -3.777511 1.153035 -0.695347 0.579745 2.257677 2.955409 0.716874 1.231736 -1.514865 2.011798 0.030108 -0.287707 1.582674
wb_dma_wb_slv/reg_slv_we 0.452003 -0.527946 -0.610920 2.752590 0.808783 -2.525908 1.819880 2.000880 -0.633045 2.612611 2.270840 3.073244 1.994631 -3.348296 -0.164483 -3.881592 1.999705 1.741885 -3.592939 1.657815
wb_dma_de/input_txsz 2.199190 -0.260136 -0.943407 3.374779 -2.597955 1.819809 1.178082 -1.428687 -2.117511 -1.173803 0.485875 2.490171 -0.756618 0.120282 0.282891 2.414560 -2.835438 0.388200 -1.258783 -0.296093
wb_dma_wb_if/wire_mast_dout 1.062028 -2.267737 -2.214748 -0.376752 2.904658 -2.064438 2.043218 4.699543 -0.918495 1.226892 -0.614903 -0.119758 -2.212280 0.394842 4.609341 3.296333 -0.373231 2.798634 -0.897644 -0.451938
wb_dma_ch_rf/wire_ch_enable 0.475272 -3.842843 -1.251541 1.592176 4.527633 1.108559 2.671272 -3.777511 1.153035 -0.695347 0.579745 2.257677 2.955409 0.716874 1.231736 -1.514865 2.011798 0.030108 -0.287707 1.582674
wb_dma_rf/wire_csr_we 0.089626 2.121537 1.739436 -0.331813 -3.044342 -3.562086 -1.070021 -1.782703 -0.247926 1.163305 -0.159737 2.801797 0.203762 0.577803 2.838662 -1.985423 -2.635311 1.128260 -0.338180 -1.499158
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_sel_checker/input_dma_busy -0.392857 -1.757794 -1.714396 1.241657 0.359491 -1.089729 1.347829 3.252576 1.476193 0.044076 -1.209231 1.459375 0.542119 0.177415 1.903871 0.662119 -0.753727 -0.310164 0.186790 -2.898766
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_rf/assign_9_ch_txsz 1.341922 2.417773 -1.578073 5.431379 -4.446253 -0.426278 1.340661 -0.290447 -0.895189 0.209884 0.805411 2.336749 -0.321419 -1.215711 -0.255055 1.742593 -3.437415 -0.229113 -1.509483 -1.719166
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_de/assign_65_done 2.751115 0.687174 0.863826 1.256121 -1.426177 0.809312 0.831687 -1.197533 -1.419460 -1.002476 0.299950 2.764972 -1.158399 0.213164 1.248273 1.859770 -3.731352 1.397600 0.619608 0.260566
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 1.596935 -0.013798 -2.048722 1.207366 2.372450 1.370975 3.898850 1.631730 -0.894644 0.741284 -2.326698 5.018307 2.186280 -1.304351 1.770846 -1.511783 -0.788981 -0.337339 1.080772 0.386953
wb_dma_de/always_2/if_1/if_1 0.028011 -2.044345 2.512044 -2.092279 4.385426 1.425193 -0.715425 2.364111 3.869353 -0.031521 0.079578 1.053482 3.614207 -0.986206 -2.603664 -0.438967 0.552831 1.101358 0.876345 -0.747098
wb_dma_ch_sel/assign_154_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_sel/assign_156_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_rf/always_9/stmt_1/expr_1 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_sel/assign_112_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma_de/always_23/block_1/case_1/block_8 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_de/always_23/block_1/case_1/block_9 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_ch_rf/assign_28_this_ptr_set 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_rf/always_22 -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma_de/always_23/block_1/case_1/block_1 2.484004 3.668905 -0.602523 1.765190 3.674420 1.081676 2.903790 -4.502699 -2.399555 1.903713 -0.715475 1.392722 0.421239 0.641547 1.497707 0.474511 -3.226433 2.773445 -0.937972 3.576828
wb_dma_de/always_23/block_1/case_1/block_2 -1.088635 -1.690196 1.250162 -3.009914 -0.896452 -1.995834 -0.579027 -2.836954 2.321971 -2.555949 0.482465 -0.726992 2.193002 1.924877 -0.474299 -1.431994 -0.825435 -1.385332 3.025659 -1.545087
wb_dma_de/always_23/block_1/case_1/block_3 1.831938 3.866378 2.687349 3.420295 2.552683 -0.261346 -0.248365 -0.784509 0.700184 1.021233 1.242813 -1.286778 0.175228 -1.631216 -3.293514 0.527685 -4.227441 3.232600 -1.442682 3.581279
wb_dma_de/always_23/block_1/case_1/block_4 1.686867 2.618294 3.506609 2.604652 2.794641 -0.573161 0.097397 -1.431232 1.451009 0.092669 0.956105 -0.838216 0.809839 -1.063679 -2.400551 2.354364 -3.974705 3.996407 -2.322686 1.843063
wb_dma_ch_rf/always_27 2.331302 2.043316 -0.546704 -0.429255 -0.297435 1.544193 0.646467 -1.823133 -2.190966 2.162289 -1.699865 4.791311 1.817470 -0.003156 2.167398 -0.965372 -1.705600 1.312838 0.051559 0.688968
wb_dma_de/always_23/block_1/case_1/block_7 1.049908 -1.552587 -5.313085 0.082386 1.174354 2.964105 3.638209 1.170478 0.924717 0.824219 0.374362 1.801261 1.823784 1.604225 2.743968 2.988397 0.970135 0.162747 0.531624 -3.322755
wb_dma_de/assign_6_adr0_cnt_next 0.300847 0.168845 3.742039 -1.468491 -0.038148 1.144327 -3.487197 -0.167971 2.982210 -1.504281 -0.684357 -1.089742 0.852868 0.685609 -3.073457 0.076995 -1.187936 1.459351 1.102373 -1.242709
wb_dma_ch_rf/always_23/if_1 1.029950 -0.311905 -3.274595 2.223208 -1.400272 0.952610 -0.235321 1.366165 0.394920 0.168514 1.669540 -0.073571 -0.322620 -0.241791 -2.655992 -2.933042 -0.594987 -1.551112 3.440298 0.611551
wb_dma_ch_sel/reg_ndr_r 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
wb_dma_de/assign_66_dma_done/expr_1 2.143922 0.583256 1.221724 -0.420637 0.446206 1.661732 0.624647 -1.351030 -1.316964 0.541591 -2.168734 4.331933 1.934706 -0.343371 1.495358 1.060033 -1.821452 1.670517 -0.924281 -0.091106
wb_dma_ch_sel/reg_req_r 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_ch_rf/reg_pointer_r -1.413659 -2.419249 -0.789821 -0.346446 -0.747982 0.331454 -1.007054 2.724238 3.839247 -1.868485 -0.029946 -2.039120 0.476149 0.788460 -1.578371 0.771943 0.141523 -1.071734 1.143733 -4.892665
wb_dma_ch_sel/assign_105_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma_ch_pri_enc/wire_pri5_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/always_39/case_1 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
wb_dma_ch_sel/always_6 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_ch_sel/always_7 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_ch_sel/always_4 2.331302 2.043316 -0.546704 -0.429255 -0.297435 1.544193 0.646467 -1.823133 -2.190966 2.162289 -1.699865 4.791311 1.817470 -0.003156 2.167398 -0.965372 -1.705600 1.312838 0.051559 0.688968
wb_dma_ch_sel/always_5 1.399703 0.562086 0.541378 -0.098452 0.376032 1.781021 2.069060 -3.045043 -1.563912 -0.803007 -3.043775 3.761615 2.213976 0.667776 1.798018 1.665470 -2.643497 0.154216 -0.534773 -0.544909
wb_dma_ch_sel/assign_126_ch_sel/expr_1 1.975517 -0.214117 1.830036 0.681633 -0.388126 -1.909424 -2.428872 -5.481748 -0.970108 2.323774 1.052801 3.293920 1.649271 -0.379920 2.476423 -1.791064 0.303359 3.159665 -2.358618 2.380507
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_ch_sel/always_1 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_ch_arb/always_2/block_1/case_1/cond 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_sel/always_8 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_sel/always_9 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma/wire_ch1_adr1 1.278564 -1.548111 -0.067349 2.087635 0.041564 0.747244 -0.773764 1.375172 1.598233 -1.367359 1.692233 -0.663904 -0.519714 -0.622093 -3.073756 -0.268346 -1.108374 0.166385 1.803711 0.289377
wb_dma_ch_rf/wire_ch_txsz 1.341922 2.417773 -1.578073 5.431379 -4.446253 -0.426278 1.340661 -0.290447 -0.895189 0.209884 0.805411 2.336749 -0.321419 -1.215711 -0.255055 1.742593 -3.437415 -0.229113 -1.509483 -1.719166
wb_dma_ch_sel/assign_99_valid 0.986427 0.885559 -2.806429 0.252553 1.842208 1.233397 -1.712110 -1.905686 1.002696 4.900939 0.780643 1.840902 2.668754 0.885779 0.736431 -3.845850 1.464979 1.718614 0.162334 0.408630
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond 1.029950 -0.311905 -3.274595 2.223208 -1.400272 0.952610 -0.235321 1.366165 0.394920 0.168514 1.669540 -0.073571 -0.322620 -0.241791 -2.655992 -2.933042 -0.594987 -1.551112 3.440298 0.611551
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 2.316996 2.151592 -0.086213 2.904447 3.093371 -1.395126 1.593728 -2.082201 0.478231 3.038497 2.610566 0.596960 0.108401 -2.471432 1.413679 -1.217216 1.973014 3.273800 -1.258442 4.313128
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -1.347679 3.069639 0.469717 -1.275442 -0.559447 -0.553405 1.462438 2.093781 0.450068 2.002141 -0.117264 2.996204 1.648368 0.032565 2.462685 -1.042471 -3.155074 -2.810377 2.065018 -0.586374
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 2.312987 -4.672066 -1.410746 3.392449 0.628531 1.252244 -1.244272 1.753679 1.207850 0.502863 2.013204 2.730618 -0.031995 -0.128920 -0.548607 -0.771454 -0.154545 1.873590 -0.229306 -0.782527
wb_dma/wire_ch2_txsz 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.686867 2.618294 3.506609 2.604652 2.794641 -0.573161 0.097397 -1.431232 1.451009 0.092669 0.956105 -0.838216 0.809839 -1.063679 -2.400551 2.354364 -3.974705 3.996407 -2.322686 1.843063
wb_dma_de/always_23/block_1 1.960680 3.771724 0.525416 0.740324 0.326268 0.039828 2.046057 -6.567066 -2.722966 0.858362 1.356542 1.224398 0.797730 0.816793 1.073899 0.187492 -3.145911 1.796715 -1.028782 3.495019
wb_dma_ch_rf/always_22/if_1 -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma_de/wire_mast1_dout 1.732479 1.707133 -1.599027 0.484101 0.908307 0.124994 2.408099 3.335346 0.696064 -0.921489 0.066361 -2.403756 -1.131987 -1.011015 -0.477627 4.282800 -1.870591 1.360110 1.493521 -0.056370
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -0.095042 -2.337908 -0.937407 0.154519 -1.281168 0.245529 -0.585961 4.139413 1.909622 -1.180952 0.971867 -0.394886 -0.314511 -0.605391 -1.844037 0.045152 0.321196 -0.493638 1.090847 -2.976418
wb_dma_de/always_8/stmt_1 2.128134 1.627201 1.714589 0.532807 -1.803819 -0.393163 -0.004012 -2.135060 -0.088923 -0.649362 0.363526 3.066426 -0.176462 0.713295 1.225204 -0.144029 -4.393054 1.114311 1.741901 -0.336792
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -0.095042 -2.337908 -0.937407 0.154519 -1.281168 0.245529 -0.585961 4.139413 1.909622 -1.180952 0.971867 -0.394886 -0.314511 -0.605391 -1.844037 0.045152 0.321196 -0.493638 1.090847 -2.976418
wb_dma_ch_rf/wire_ch_done_we 3.009955 0.517007 0.413915 0.881553 0.313785 0.151582 0.754378 -1.638445 -1.189732 0.879075 0.679244 3.490770 -0.647805 0.384008 2.979753 0.695734 -2.733066 2.662968 0.188401 0.933402
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
wb_dma_wb_slv/wire_wb_ack_o -0.220600 -0.793072 -0.377654 -0.633640 -1.997402 -1.077117 0.857099 2.068745 0.500307 -3.473042 0.296330 -0.458391 -2.179203 0.729412 0.525173 0.158864 -0.710377 -1.360288 2.966317 -1.112502
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 2.312987 -4.672066 -1.410746 3.392449 0.628531 1.252244 -1.244272 1.753679 1.207850 0.502863 2.013204 2.730618 -0.031995 -0.128920 -0.548607 -0.771454 -0.154545 1.873590 -0.229306 -0.782527
wb_dma_de/reg_ld_desc_sel 2.345369 1.113250 0.502670 -2.205801 -0.378013 0.539625 -5.166002 -5.044788 0.534219 2.063479 3.000871 -2.020625 0.455412 3.916222 -1.177987 -0.572810 -2.312031 5.308906 0.163279 0.637245
wb_dma_wb_mast/assign_2_mast_pt_out -0.220600 -0.793072 -0.377654 -0.633640 -1.997402 -1.077117 0.857099 2.068745 0.500307 -3.473042 0.296330 -0.458391 -2.179203 0.729412 0.525173 0.158864 -0.710377 -1.360288 2.966317 -1.112502
wb_dma_de/assign_83_wr_ack 2.751115 0.687174 0.863826 1.256121 -1.426177 0.809312 0.831687 -1.197533 -1.419460 -1.002476 0.299950 2.764972 -1.158399 0.213164 1.248273 1.859770 -3.731352 1.397600 0.619608 0.260566
wb_dma/wire_dma_done_all 3.521020 1.266820 -1.623671 0.169457 -1.446318 2.048652 -0.530425 -0.155725 -1.352580 0.811230 0.788871 0.776908 -1.691626 0.709034 0.893450 2.581554 -2.436052 2.295449 1.539449 0.209143
assert_wb_dma_rf/input_ch0_am1 -0.296469 -1.125520 1.653013 -0.348274 -1.223080 -1.141796 -1.308658 2.825351 1.090428 -1.243220 -2.031774 1.510354 0.784086 -1.263507 -1.877178 -2.310729 -0.515460 -1.034443 1.934935 -0.978401
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_ch_sel/input_ch0_csr 1.656996 5.121757 3.117800 -1.748887 2.856777 0.863849 0.291251 -1.770069 -1.543980 1.668037 -3.638596 0.257008 -0.165051 -0.585052 2.747185 2.189737 -3.319638 1.729584 0.054820 3.061011
wb_dma_ch_arb/reg_state 2.633216 -2.246019 -0.172210 4.007399 3.384546 0.062983 0.521615 0.425557 -0.409659 1.950219 2.041914 3.025655 -0.446429 -2.181461 0.295590 -2.411574 0.480947 2.406006 -1.041280 3.485297
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 1.831938 3.866378 2.687349 3.420295 2.552683 -0.261346 -0.248365 -0.784509 0.700184 1.021233 1.242813 -1.286778 0.175228 -1.631216 -3.293514 0.527685 -4.227441 3.232600 -1.442682 3.581279
wb_dma/wire_pt0_sel_i -0.197817 -1.639416 3.746071 1.059456 0.387206 -0.069804 1.061632 1.008294 1.524399 -2.711153 -0.273834 0.475581 -1.037360 -1.743271 -1.691269 2.591865 -1.992956 -1.686820 1.437371 -1.274510
wb_dma_wb_mast 1.016933 0.408732 -3.473298 0.726348 3.028953 0.860421 5.645145 2.534015 -2.241072 -0.139336 1.807123 1.394048 -2.744081 0.878948 4.518855 0.856861 0.113875 0.741155 -0.022944 1.818384
wb_dma_ch_sel/assign_124_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma_de/always_18/stmt_1 0.620702 0.239556 -5.242480 -0.715826 0.428470 2.848001 1.389729 1.762988 1.470566 1.136256 2.555857 -1.555866 -0.203501 1.666796 -0.515408 -0.265001 0.994393 -1.122619 3.983574 -1.198196
wb_dma_ch_rf/wire_ch_csr_dewe 2.919245 1.898784 -1.366020 1.445425 1.888160 0.610676 1.612670 3.157440 -0.355372 1.422907 1.835641 -1.069337 -3.813085 -0.067788 2.373464 4.173023 -2.266905 3.780345 0.168370 0.782864
wb_dma_ch_pri_enc/input_pri2 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_pri_enc/input_pri3 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_pri_enc/input_pri0 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_ch_pri_enc/input_pri1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_wb_if/input_slv_pt_in -0.220600 -0.793072 -0.377654 -0.633640 -1.997402 -1.077117 0.857099 2.068745 0.500307 -3.473042 0.296330 -0.458391 -2.179203 0.729412 0.525173 0.158864 -0.710377 -1.360288 2.966317 -1.112502
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.029452 -0.954221 -0.722352 -2.197531 1.393573 -1.963415 -0.395449 1.100815 2.208988 1.311248 -0.356325 1.077094 1.066285 0.913589 2.735235 -1.796723 0.551362 0.859857 2.243629 -1.639541
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma/wire_de_adr1_we 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_ch_sel/assign_6_pri1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_ch_sel/assign_129_req_p0/expr_1 3.159585 4.715993 0.822681 0.369642 0.139037 0.447426 -0.131173 -0.720075 -0.063208 1.717459 2.701061 -0.365680 -3.111377 -1.194606 0.037480 -0.875099 -2.229584 1.468769 3.910734 3.500361
wb_dma_rf/wire_csr -0.488664 -0.017081 -0.796259 -2.352441 0.630275 0.235791 1.913506 -0.323707 1.439607 -2.027730 -1.418938 -0.765508 0.932923 1.839627 0.917101 1.268429 -1.552302 -1.577476 3.309443 -1.986087
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.029452 -0.954221 -0.722352 -2.197531 1.393573 -1.963415 -0.395449 1.100815 2.208988 1.311248 -0.356325 1.077094 1.066285 0.913589 2.735235 -1.796723 0.551362 0.859857 2.243629 -1.639541
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.482700 -1.812383 -1.875887 0.960486 0.687160 0.201758 3.221827 2.134283 -0.078290 -0.155961 -2.224847 3.794271 1.438705 -0.405166 3.530784 1.857001 -0.249848 -0.258766 -0.702493 -2.470938
wb_dma_ch_sel/always_37/if_1 1.917070 -1.757165 2.691500 1.552069 -0.051244 -1.969261 -2.191545 -5.451789 0.285549 1.109820 0.826634 3.227443 2.427710 -0.995622 1.891132 0.149698 0.555652 3.470615 -3.701776 0.947004
wb_dma_de/always_6/if_1/cond 1.905044 2.996140 -3.735770 0.079433 -2.853176 0.831501 1.597238 1.406067 -1.219888 0.659977 -1.921274 0.678059 -0.394145 0.232678 2.180249 3.494082 -2.397656 -0.019666 1.922223 -1.874393
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 1.831938 3.866378 2.687349 3.420295 2.552683 -0.261346 -0.248365 -0.784509 0.700184 1.021233 1.242813 -1.286778 0.175228 -1.631216 -3.293514 0.527685 -4.227441 3.232600 -1.442682 3.581279
wb_dma_ch_rf/always_8/stmt_1 0.307956 -0.371577 2.183078 -2.719473 -4.281121 -1.500227 -3.756185 -3.062075 1.147146 -1.459763 2.110840 -0.795362 0.992913 1.214619 -1.828209 -0.575305 -1.104313 0.244648 1.838828 -1.023246
wb_dma_ch_sel/assign_108_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma_ch_pri_enc/wire_pri9_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_ch_sel/wire_pri2 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_sel/wire_pri3 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_sel/wire_pri0 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
wb_dma_ch_sel/wire_pri1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_de/always_4/if_1/if_1/cond/expr_1 3.336180 1.592338 -0.873226 0.146224 -2.053462 0.879799 -1.258560 -1.204449 -0.091740 1.148390 0.836508 2.260661 -0.534453 1.348701 1.356866 0.535256 -3.705678 2.281587 2.441964 -0.766958
wb_dma_rf/input_ptr_set 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_rf/always_2/if_1/if_1 -0.716703 3.077079 1.492280 -1.445142 -1.524190 -3.117423 1.377329 -2.647439 -0.259056 0.036890 -1.575672 2.186434 0.493838 1.956042 3.697183 -1.269448 -4.311957 -0.278966 1.071666 -1.895303
wb_dma_de/assign_77_read_hold -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_pri_enc_sub/input_valid -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 3.891946 1.702164 2.479004 0.153883 3.242776 0.075648 -0.386197 0.097666 1.598575 1.246809 2.940842 -0.210624 -2.843458 -1.963191 0.689963 0.719531 -0.673972 3.794628 2.643895 3.378327
wb_dma_ch_rf/always_27/stmt_1 2.331302 2.043316 -0.546704 -0.429255 -0.297435 1.544193 0.646467 -1.823133 -2.190966 2.162289 -1.699865 4.791311 1.817470 -0.003156 2.167398 -0.965372 -1.705600 1.312838 0.051559 0.688968
wb_dma_wb_slv/assign_2_pt_sel/expr_1 1.700742 1.736296 3.303764 0.823539 0.597728 -2.313026 3.718329 0.844459 1.137245 -4.162516 1.600230 -2.199788 -3.721141 -4.091793 0.469105 4.082542 0.924729 -0.031130 2.923641 3.427456
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_ch_sel/wire_valid 0.475272 -3.842843 -1.251541 1.592176 4.527633 1.108559 2.671272 -3.777511 1.153035 -0.695347 0.579745 2.257677 2.955409 0.716874 1.231736 -1.514865 2.011798 0.030108 -0.287707 1.582674
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_de/wire_chunk_cnt_is_0_d 2.128134 1.627201 1.714589 0.532807 -1.803819 -0.393163 -0.004012 -2.135060 -0.088923 -0.649362 0.363526 3.066426 -0.176462 0.713295 1.225204 -0.144029 -4.393054 1.114311 1.741901 -0.336792
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_ch_sel/assign_109_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.805089 1.996107 -0.927444 -2.745771 -1.140909 -4.726913 -0.660790 -0.190395 1.405832 2.016102 0.601609 0.643899 0.813767 0.701002 2.410055 -5.433027 -0.595136 -0.560373 4.140695 -0.462909
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_de/assign_75_mast1_dout 1.732479 1.707133 -1.599027 0.484101 0.908307 0.124994 2.408099 3.335346 0.696064 -0.921489 0.066361 -2.403756 -1.131987 -1.011015 -0.477627 4.282800 -1.870591 1.360110 1.493521 -0.056370
wb_dma/constraint_csr 0.713122 1.648693 0.546183 -2.308827 -2.609009 0.839227 -1.884441 -0.353819 0.483182 -0.658081 -0.653213 -0.736267 0.012540 1.209216 -0.768806 1.635694 -2.127596 0.089096 2.195433 -1.791511
wb_dma_ch_rf/always_5/if_1 -0.095042 -2.337908 -0.937407 0.154519 -1.281168 0.245529 -0.585961 4.139413 1.909622 -1.180952 0.971867 -0.394886 -0.314511 -0.605391 -1.844037 0.045152 0.321196 -0.493638 1.090847 -2.976418
wb_dma_ch_pri_enc/wire_pri21_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/assign_157_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_wb_mast/assign_1/expr_1 0.858641 2.877534 -0.819109 1.536121 3.705799 0.075169 6.278500 4.969621 0.438199 -1.527646 0.369813 -0.862462 -0.672150 -2.571240 -0.351256 1.072117 -3.089748 -1.258284 2.597124 2.624321
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
wb_dma_de/reg_mast1_adr 2.212651 -2.099178 1.886243 -4.462322 4.967099 -1.351147 1.575890 0.285369 0.794959 -1.511611 -1.661441 0.823914 1.939966 -2.307337 -0.164303 -1.286375 1.817837 1.284478 4.095363 3.027481
wb_dma_ch_pri_enc/wire_pri17_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/assign_141_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_sel/input_ch2_csr 1.361817 5.025751 0.123404 -1.157552 2.014241 2.995163 0.840686 0.269278 -0.473987 4.152307 -0.915443 1.875202 0.505104 0.106779 3.435879 2.642217 -0.867389 2.545943 -1.686053 -0.087965
wb_dma_ch_rf/assign_13_ch_txsz_we 3.558603 0.168337 -3.430871 1.800325 -3.367191 3.044235 -1.431302 -0.942722 -2.100810 0.675138 -0.167534 0.968354 -0.209975 0.302661 -0.966353 2.568388 -1.556093 1.449962 0.316972 -0.386626
wb_dma_ch_sel/assign_130_req_p0 3.159585 4.715993 0.822681 0.369642 0.139037 0.447426 -0.131173 -0.720075 -0.063208 1.717459 2.701061 -0.365680 -3.111377 -1.194606 0.037480 -0.875099 -2.229584 1.468769 3.910734 3.500361
wb_dma_ch_arb/always_1/if_1/stmt_2 2.633216 -2.246019 -0.172210 4.007399 3.384546 0.062983 0.521615 0.425557 -0.409659 1.950219 2.041914 3.025655 -0.446429 -2.181461 0.295590 -2.411574 0.480947 2.406006 -1.041280 3.485297
wb_dma_ch_sel/assign_106_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma_ch_pri_enc/wire_pri28_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_ch_rf/always_10/if_1/if_1/block_1 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_rf/always_11/if_1/if_1 2.353776 1.632126 3.413420 0.760778 0.780798 -1.239952 0.436010 -1.359429 1.061868 -1.158401 2.586262 1.738064 -1.622594 -0.855681 -0.132636 -1.967860 -3.205989 1.578972 3.132703 2.366081
wb_dma_wb_if/wire_slv_adr -3.025244 3.381292 1.034767 1.258119 1.189110 -7.505842 3.368207 1.117655 2.590296 1.630674 -3.483877 0.025381 2.530595 -2.136263 4.463693 -0.893676 -1.550946 -1.328392 -0.802160 -1.303599
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma_ch_sel/input_ch1_csr 1.361817 5.025751 0.123404 -1.157552 2.014241 2.995163 0.840686 0.269278 -0.473987 4.152307 -0.915443 1.875202 0.505104 0.106779 3.435879 2.642217 -0.867389 2.545943 -1.686053 -0.087965
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma/wire_pt1_sel_i 2.726720 1.257850 -1.133291 0.542323 3.487802 -0.340098 2.736560 4.406339 1.153108 -0.373420 0.076442 -2.334779 -1.119814 -2.635328 -0.267728 3.372863 -0.622785 2.444752 1.697002 1.974251
wb_dma_ch_sel/always_47/case_1/stmt_1 1.354734 -0.214487 0.721914 -1.507583 2.006335 2.131066 -0.118441 0.951820 1.667931 -0.590403 -1.873462 1.131610 2.771649 -1.004720 -2.564257 -0.457482 -0.522633 -0.001733 2.650272 -0.058122
wb_dma/wire_pt1_sel_o -0.197817 -1.639416 3.746071 1.059456 0.387206 -0.069804 1.061632 1.008294 1.524399 -2.711153 -0.273834 0.475581 -1.037360 -1.743271 -1.691269 2.591865 -1.992956 -1.686820 1.437371 -1.274510
wb_dma_ch_sel/assign_127_req_p0/expr_1 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
wb_dma_ch_pri_enc/inst_u16 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 1.029950 -0.311905 -3.274595 2.223208 -1.400272 0.952610 -0.235321 1.366165 0.394920 0.168514 1.669540 -0.073571 -0.322620 -0.241791 -2.655992 -2.933042 -0.594987 -1.551112 3.440298 0.611551
wb_dma_ch_sel/always_48/case_1 2.633216 -2.246019 -0.172210 4.007399 3.384546 0.062983 0.521615 0.425557 -0.409659 1.950219 2.041914 3.025655 -0.446429 -2.181461 0.295590 -2.411574 0.480947 2.406006 -1.041280 3.485297
wb_dma_ch_sel/input_ch7_csr 1.998489 1.394120 -0.455206 1.290296 2.459104 2.450912 0.070624 -1.322129 -0.686348 3.091374 0.691509 1.455485 0.418034 -0.311039 1.191520 0.750802 0.106617 2.575063 -1.905359 1.812992
assert_wb_dma_rf/input_ch0_txsz -0.323976 1.255291 -1.506047 1.224843 -2.842162 -2.098136 0.165388 3.941203 1.028688 0.540107 0.623930 0.462480 -0.664978 -1.124782 -0.618771 -1.035998 -1.299489 -1.176634 1.968129 -2.214528
assert_wb_dma_rf -0.545325 0.901416 -0.008315 0.745250 -2.170432 -1.744881 -0.364647 4.158000 0.766251 0.186953 -2.058001 1.735041 0.514247 -1.763543 -1.345128 -2.304200 -1.124164 -1.566271 1.944923 -1.673412
wb_dma_ch_rf/reg_ch_am0_r -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma_ch_rf/always_4/if_1 -1.413659 -2.419249 -0.789821 -0.346446 -0.747982 0.331454 -1.007054 2.724238 3.839247 -1.868485 -0.029946 -2.039120 0.476149 0.788460 -1.578371 0.771943 0.141523 -1.071734 1.143733 -4.892665
wb_dma_de/always_4/if_1/if_1/stmt_1 3.336180 1.592338 -0.873226 0.146224 -2.053462 0.879799 -1.258560 -1.204449 -0.091740 1.148390 0.836508 2.260661 -0.534453 1.348701 1.356866 0.535256 -3.705678 2.281587 2.441964 -0.766958
wb_dma_de/always_14/stmt_1/expr_1 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_de/wire_use_ed 0.918189 2.709718 1.368800 2.135350 3.615041 -1.013308 -1.484464 1.186823 4.321257 3.217345 2.415593 -2.457016 -0.735540 1.973273 1.452538 3.668038 -3.676912 6.524150 -2.983042 -1.859755
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -1.088635 -1.690196 1.250162 -3.009914 -0.896452 -1.995834 -0.579027 -2.836954 2.321971 -2.555949 0.482465 -0.726992 2.193002 1.924877 -0.474299 -1.431994 -0.825435 -1.385332 3.025659 -1.545087
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
wb_dma_ch_sel/always_7/stmt_1/expr_1 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_ch_sel/input_nd_i 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
assert_wb_dma_ch_sel/input_req_i 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_ch_rf/reg_ch_rl 0.392749 -0.020688 -1.209871 -5.055544 -1.525347 0.260913 -2.707882 -0.266331 0.645474 1.739158 -2.124235 0.967637 2.057152 2.349561 2.363561 0.259492 0.078372 0.666880 2.297585 -3.032304
wb_dma_de/reg_paused -0.488664 -0.017081 -0.796259 -2.352441 0.630275 0.235791 1.913506 -0.323707 1.439607 -2.027730 -1.418938 -0.765508 0.932923 1.839627 0.917101 1.268429 -1.552302 -1.577476 3.309443 -1.986087
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 2.751115 0.687174 0.863826 1.256121 -1.426177 0.809312 0.831687 -1.197533 -1.419460 -1.002476 0.299950 2.764972 -1.158399 0.213164 1.248273 1.859770 -3.731352 1.397600 0.619608 0.260566
wb_dma_wb_if/wire_mast_drdy 0.400732 -0.735055 -1.446262 0.704832 2.571298 3.176497 4.655027 -1.865221 1.082790 -0.214762 5.505087 1.882349 -1.797542 3.353879 3.802175 1.547652 -0.341635 0.670608 -0.105975 -1.775889
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 2.373846 -2.928083 -1.642684 -1.764680 1.266665 -0.013835 -1.257843 0.642264 1.470232 1.535461 0.887796 2.628525 0.801436 1.187847 2.523159 -1.544252 0.541223 2.373991 2.716376 -0.979133
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_ch_sel/assign_100_valid/expr_1 0.986427 0.885559 -2.806429 0.252553 1.842208 1.233397 -1.712110 -1.905686 1.002696 4.900939 0.780643 1.840902 2.668754 0.885779 0.736431 -3.845850 1.464979 1.718614 0.162334 0.408630
wb_dma_wb_if/inst_u1 -0.517735 0.112182 -0.548075 4.486443 1.364934 -1.993091 3.348034 -0.531008 0.704539 -0.124383 0.888403 1.481515 0.965868 -3.068860 -0.351228 -2.496229 1.670963 -0.902192 -1.280022 1.748514
wb_dma_wb_if/inst_u0 1.016933 0.408732 -3.473298 0.726348 3.028953 0.860421 5.645145 2.534015 -2.241072 -0.139336 1.807123 1.394048 -2.744081 0.878948 4.518855 0.856861 0.113875 0.741155 -0.022944 1.818384
wb_dma_ch_sel 1.222287 1.561533 0.762632 -0.535294 1.036679 1.216681 -0.498815 -5.359188 -1.223270 1.914770 0.681848 1.279390 1.558998 1.273869 1.565929 0.058718 -0.697886 2.006898 -1.797295 1.906426
wb_dma_rf/input_de_csr_we 2.919245 1.898784 -1.366020 1.445425 1.888160 0.610676 1.612670 3.157440 -0.355372 1.422907 1.835641 -1.069337 -3.813085 -0.067788 2.373464 4.173023 -2.266905 3.780345 0.168370 0.782864
wb_dma_rf/wire_ch0_adr0 -1.011648 1.976469 0.779361 -3.388329 3.339969 -1.602088 -1.342652 1.060218 4.901795 2.777420 -0.615204 -1.129492 2.782462 1.587306 1.995822 -0.136066 -0.330487 2.360288 1.266257 -2.721923
wb_dma_rf/wire_ch0_adr1 0.069490 1.823594 -3.293456 1.100020 -2.318551 -0.806042 0.031397 3.619956 0.211378 1.692327 0.623867 0.244479 -0.643882 -0.871306 -1.050126 -2.598913 -0.955572 -1.713943 3.095866 -0.953910
wb_dma_de/always_9/stmt_1/expr_1 3.365423 3.696053 -0.527507 -2.727409 -1.930539 1.722145 -0.677935 -0.783863 -1.313044 -0.433153 -0.237783 -1.778257 -1.394822 -0.431644 -1.179515 3.041640 -1.779667 1.375157 3.888815 1.287497
wb_dma_ch_sel/always_42/case_1/cond 1.533904 -2.771500 1.539311 -2.171940 -0.442328 -0.003389 -0.632660 -1.440941 -0.852363 -0.669857 -0.870951 2.828972 0.702672 1.062722 3.134743 2.467315 -0.778173 1.788911 -0.717713 -1.051997
wb_dma_wb_slv/input_wb_cyc_i 1.999341 1.378390 -0.502300 -1.067394 2.022599 -2.489556 3.480258 1.691934 -0.210927 0.407597 -0.429717 -0.931864 -3.328200 -4.489073 3.401194 2.239144 3.589048 -0.582942 5.047234 3.592982
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 2.989197 -2.930366 -1.672663 4.099787 -0.171289 1.512317 -0.697791 1.424117 1.046451 -0.011003 2.034287 2.325917 -0.226343 -0.145881 -1.449707 -0.238143 -2.207165 1.661839 0.866524 -0.513682
wb_dma_de/reg_tsz_cnt 2.199190 -0.260136 -0.943407 3.374779 -2.597955 1.819809 1.178082 -1.428687 -2.117511 -1.173803 0.485875 2.490171 -0.756618 0.120282 0.282891 2.414560 -2.835438 0.388200 -1.258783 -0.296093
wb_dma_ch_sel/reg_ndr 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
wb_dma_de/assign_83_wr_ack/expr_1 2.751115 0.687174 0.863826 1.256121 -1.426177 0.809312 0.831687 -1.197533 -1.419460 -1.002476 0.299950 2.764972 -1.158399 0.213164 1.248273 1.859770 -3.731352 1.397600 0.619608 0.260566
wb_dma_de/reg_de_txsz_we 2.559982 2.758714 -2.424107 -0.348437 -2.872141 0.116754 0.448652 1.072718 -1.377378 0.092155 -0.144398 -1.014260 -2.471184 0.111649 1.345253 3.452424 -2.548173 0.792947 2.872896 -0.231853
wb_dma_ch_rf/reg_pointer_sr -0.095042 -2.337908 -0.937407 0.154519 -1.281168 0.245529 -0.585961 4.139413 1.909622 -1.180952 0.971867 -0.394886 -0.314511 -0.605391 -1.844037 0.045152 0.321196 -0.493638 1.090847 -2.976418
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_rf/input_de_adr1_we 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.686867 2.618294 3.506609 2.604652 2.794641 -0.573161 0.097397 -1.431232 1.451009 0.092669 0.956105 -0.838216 0.809839 -1.063679 -2.400551 2.354364 -3.974705 3.996407 -2.322686 1.843063
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/always_43/case_1/cond 2.199190 -0.260136 -0.943407 3.374779 -2.597955 1.819809 1.178082 -1.428687 -2.117511 -1.173803 0.485875 2.490171 -0.756618 0.120282 0.282891 2.414560 -2.835438 0.388200 -1.258783 -0.296093
wb_dma_ch_rf/reg_ch_adr0_r -0.879092 -1.854247 1.005669 -2.333855 2.745347 -1.653583 -2.644803 0.360602 3.886268 2.105493 0.375442 -0.120839 2.180751 1.602676 1.571077 -1.275911 1.245917 2.519378 -0.259328 -2.282156
wb_dma_ch_pri_enc/input_valid -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_pri_enc/reg_pri_out1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 0.338253 -1.193505 -3.987557 -0.553067 1.203128 2.510017 1.798346 1.002843 2.462152 -0.086053 2.807290 -1.541966 0.211783 2.174664 -0.029649 1.679943 0.930332 -0.220428 2.454610 -2.374642
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.029452 -0.954221 -0.722352 -2.197531 1.393573 -1.963415 -0.395449 1.100815 2.208988 1.311248 -0.356325 1.077094 1.066285 0.913589 2.735235 -1.796723 0.551362 0.859857 2.243629 -1.639541
wb_dma_ch_arb/always_2/block_1/case_1/if_2 1.099828 -4.666955 1.152056 3.722180 -0.043707 0.124689 -0.428645 0.618955 1.033588 -1.454429 1.578379 3.501065 0.017988 -0.341577 -0.540173 -0.975066 -1.144969 0.665653 -1.055138 -0.906976
wb_dma_ch_sel/input_req_i 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_rf/assign_4_dma_abort/expr_1 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_rf/always_1/case_1/stmt_8 0.347566 0.346782 1.722052 0.018732 0.067894 -0.135313 -2.849264 -0.606481 2.612934 -0.383055 -2.098624 -1.365527 0.427369 1.186713 -1.190459 -0.474511 -0.597870 2.032625 0.430260 -1.723229
wb_dma_ch_rf/wire_ptr_inv 3.240543 -2.501114 -0.354935 2.536663 -0.517062 1.919718 -1.639825 0.676319 0.848656 -0.847168 2.670445 1.077460 -0.940650 -0.311762 -2.694306 -0.146306 -1.719231 1.697921 1.840738 0.538739
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -0.545936 2.660460 1.458142 1.257091 0.775310 -2.557820 2.481572 1.357334 1.506992 -0.280335 -0.443176 1.182487 -0.446112 -0.723867 1.905711 -0.285740 -2.975080 -0.399040 1.130842 -0.723286
wb_dma_ch_sel/assign_138_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_rf/always_1/case_1/stmt_1 -0.488664 -0.017081 -0.796259 -2.352441 0.630275 0.235791 1.913506 -0.323707 1.439607 -2.027730 -1.418938 -0.765508 0.932923 1.839627 0.917101 1.268429 -1.552302 -1.577476 3.309443 -1.986087
wb_dma_rf/always_1/case_1/stmt_6 -0.685883 1.444722 2.358352 -1.777791 -0.981238 -4.107878 -0.805357 0.337406 4.477153 -0.773469 2.357016 -2.844339 -0.549905 -0.888198 -0.765977 -2.011607 0.757585 -0.397389 4.240192 -0.879384
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_ch_sel/always_43/case_1 2.199190 -0.260136 -0.943407 3.374779 -2.597955 1.819809 1.178082 -1.428687 -2.117511 -1.173803 0.485875 2.490171 -0.756618 0.120282 0.282891 2.414560 -2.835438 0.388200 -1.258783 -0.296093
wb_dma_ch_sel/assign_9_pri2 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_pri_enc_sub/always_1/case_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_rf/always_2/if_1 -0.716703 3.077079 1.492280 -1.445142 -1.524190 -3.117423 1.377329 -2.647439 -0.259056 0.036890 -1.575672 2.186434 0.493838 1.956042 3.697183 -1.269448 -4.311957 -0.278966 1.071666 -1.895303
wb_dma/wire_dma_abort 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_wb_if/input_wb_stb_i 0.084836 3.229735 -2.311263 -1.950129 0.274336 -2.741058 0.651738 1.438862 1.488781 2.519313 -0.115325 0.059473 -0.173409 0.548819 3.101808 -2.818727 -0.670564 -0.045797 4.442974 -0.440091
wb_dma_rf/input_de_txsz 3.640801 2.275700 -0.511671 -1.572096 -1.797939 2.319645 -1.143077 -0.972710 -1.563720 -0.134636 1.032897 -0.851740 -2.142784 0.342073 -0.566296 2.763857 -1.944868 2.028688 2.799366 1.350242
wb_dma_ch_pri_enc/wire_pri3_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/wire_gnt_p1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_sel/wire_gnt_p0 3.839622 -1.985364 -1.770955 2.665735 3.335724 0.814633 -1.035894 1.447675 -0.507076 3.143850 1.376993 1.641930 -0.389961 -2.286974 -0.286497 -1.550194 1.273734 3.550646 0.019522 3.701669
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.488664 -0.017081 -0.796259 -2.352441 0.630275 0.235791 1.913506 -0.323707 1.439607 -2.027730 -1.418938 -0.765508 0.932923 1.839627 0.917101 1.268429 -1.552302 -1.577476 3.309443 -1.986087
wb_dma/input_wb0_err_i 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_sel/always_44/case_1/stmt_4 0.493985 -4.913748 1.912982 -1.107425 2.427686 -1.228747 -1.595897 1.037624 2.807299 -1.176672 1.634334 0.509774 0.579069 0.041512 -0.660233 -1.458760 1.299326 1.641502 1.143732 -0.349406
wb_dma_ch_sel/always_44/case_1/stmt_1 0.170831 0.099707 -0.510702 -1.136887 2.217930 -1.423265 -0.608882 1.557951 2.991484 1.683260 -3.334571 0.429175 2.109681 -0.714503 1.815483 -1.022487 1.614343 1.000409 1.479874 -2.193815
wb_dma_wb_mast/wire_wb_data_o 1.732479 1.707133 -1.599027 0.484101 0.908307 0.124994 2.408099 3.335346 0.696064 -0.921489 0.066361 -2.403756 -1.131987 -1.011015 -0.477627 4.282800 -1.870591 1.360110 1.493521 -0.056370
wb_dma_de/always_6/if_1/if_1/stmt_1 3.008326 2.543107 1.910201 0.621005 -1.997442 1.663562 -0.423265 -1.907529 -1.020183 -2.478098 2.021594 -0.791836 -1.349610 -0.486754 -3.130881 1.576147 -3.662710 1.371630 1.619777 2.382682
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_ch_sel/always_38/case_1/cond 2.331302 2.043316 -0.546704 -0.429255 -0.297435 1.544193 0.646467 -1.823133 -2.190966 2.162289 -1.699865 4.791311 1.817470 -0.003156 2.167398 -0.965372 -1.705600 1.312838 0.051559 0.688968
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 1.763527 -1.351444 -3.868172 1.370778 -1.098744 2.331033 1.680965 2.355309 -0.416853 -0.198500 -1.897994 1.959500 0.854128 -0.251829 0.772060 2.770611 -0.428032 -0.321346 0.707010 -2.426769
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 3.640801 2.275700 -0.511671 -1.572096 -1.797939 2.319645 -1.143077 -0.972710 -1.563720 -0.134636 1.032897 -0.851740 -2.142784 0.342073 -0.566296 2.763857 -1.944868 2.028688 2.799366 1.350242
wb_dma_de/assign_4_use_ed 0.918189 2.709718 1.368800 2.135350 3.615041 -1.013308 -1.484464 1.186823 4.321257 3.217345 2.415593 -2.457016 -0.735540 1.973273 1.452538 3.668038 -3.676912 6.524150 -2.983042 -1.859755
assert_wb_dma_wb_if/assert_a_wb_stb 0.149283 -2.192047 1.975755 0.394805 0.833482 0.273597 0.029277 1.874710 2.065535 -1.816281 -0.112697 -0.867072 -1.166845 -1.430907 -2.047549 2.314408 -0.551565 -1.390709 2.734817 -1.002705
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 3.191002 2.410115 0.405208 -1.196961 -1.905905 0.731121 -1.882657 -1.932058 0.082415 0.553255 1.460701 0.816044 -0.936626 1.043993 0.109156 0.004838 -3.189267 2.139779 3.448128 0.450860
wb_dma_ch_sel/assign_132_req_p0 2.206808 0.393471 -2.477227 1.844893 -1.474813 -0.286404 -2.416026 -1.590518 -0.951592 3.812661 3.430357 1.466263 -2.011172 0.341260 1.595477 -3.997142 0.687165 1.348675 1.414382 2.176237
wb_dma_ch_rf/always_25/if_1 0.423759 0.173425 1.579717 -1.271589 0.182516 0.766948 -1.149852 2.387290 1.019017 -0.546990 -3.279708 1.575354 2.543124 -1.811885 -3.198611 -1.865710 -0.459357 -0.695745 2.120838 -0.301109
wb_dma_de/wire_rd_ack 2.751115 0.687174 0.863826 1.256121 -1.426177 0.809312 0.831687 -1.197533 -1.419460 -1.002476 0.299950 2.764972 -1.158399 0.213164 1.248273 1.859770 -3.731352 1.397600 0.619608 0.260566
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
wb_dma/wire_slv0_adr -2.562508 3.650890 0.472016 1.733594 -0.664843 -7.385447 1.408733 0.578960 1.959187 2.281296 -3.759911 -1.012899 2.713706 -2.162934 2.870082 0.308532 -2.643906 -1.442016 -0.953629 -1.276957
wb_dma_rf/input_dma_busy 0.307956 -0.371577 2.183078 -2.719473 -4.281121 -1.500227 -3.756185 -3.062075 1.147146 -1.459763 2.110840 -0.795362 0.992913 1.214619 -1.828209 -0.575305 -1.104313 0.244648 1.838828 -1.023246
wb_dma_ch_sel/assign_96_valid/expr_1 -0.484732 6.112661 0.241185 -0.119683 1.505093 2.788545 1.100810 -2.009893 2.253469 4.536886 2.016752 3.492114 2.340852 1.391339 1.886856 -3.006004 -1.105295 0.491132 -0.020304 -1.358615
wb_dma_ch_sel/always_4/stmt_1 2.331302 2.043316 -0.546704 -0.429255 -0.297435 1.544193 0.646467 -1.823133 -2.190966 2.162289 -1.699865 4.791311 1.817470 -0.003156 2.167398 -0.965372 -1.705600 1.312838 0.051559 0.688968
wb_dma_rf/wire_pointer2_s -0.095042 -2.337908 -0.937407 0.154519 -1.281168 0.245529 -0.585961 4.139413 1.909622 -1.180952 0.971867 -0.394886 -0.314511 -0.605391 -1.844037 0.045152 0.321196 -0.493638 1.090847 -2.976418
wb_dma_de/reg_chunk_dec 2.128134 1.627201 1.714589 0.532807 -1.803819 -0.393163 -0.004012 -2.135060 -0.088923 -0.649362 0.363526 3.066426 -0.176462 0.713295 1.225204 -0.144029 -4.393054 1.114311 1.741901 -0.336792
wb_dma_de/reg_chunk_cnt_is_0_r 3.336180 1.592338 -0.873226 0.146224 -2.053462 0.879799 -1.258560 -1.204449 -0.091740 1.148390 0.836508 2.260661 -0.534453 1.348701 1.356866 0.535256 -3.705678 2.281587 2.441964 -0.766958
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma/wire_wb0_cyc_o -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 1.410790 -3.422579 0.025796 2.447736 4.156425 -0.822652 1.484510 -2.582882 0.854027 0.080892 2.476760 1.864656 2.125466 -0.623992 1.581983 -0.462196 2.108402 2.723664 -2.471725 3.420354
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 3.069021 -2.770714 0.535488 3.412997 0.560245 -1.294468 -2.167075 -2.827223 -0.446257 2.532845 2.888638 2.233702 -2.125050 -1.187241 3.404117 0.812308 1.098918 3.623716 -2.512976 1.581903
wb_dma_ch_rf/always_23/if_1/block_1/if_1 1.029950 -0.311905 -3.274595 2.223208 -1.400272 0.952610 -0.235321 1.366165 0.394920 0.168514 1.669540 -0.073571 -0.322620 -0.241791 -2.655992 -2.933042 -0.594987 -1.551112 3.440298 0.611551
wb_dma_ch_rf/reg_ch_adr1_r 1.029950 -0.311905 -3.274595 2.223208 -1.400272 0.952610 -0.235321 1.366165 0.394920 0.168514 1.669540 -0.073571 -0.322620 -0.241791 -2.655992 -2.933042 -0.594987 -1.551112 3.440298 0.611551
wb_dma/input_wb0_cyc_i 2.619533 2.686331 -2.537608 -1.707678 0.509640 -3.281077 4.020483 2.935587 0.475102 -2.425642 0.198098 -2.178339 -0.717558 -1.849270 3.764600 1.011958 2.621026 2.616077 2.532609 3.607303
wb_dma_ch_sel/always_8/stmt_1 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_wb_slv -0.517735 0.112182 -0.548075 4.486443 1.364934 -1.993091 3.348034 -0.531008 0.704539 -0.124383 0.888403 1.481515 0.965868 -3.068860 -0.351228 -2.496229 1.670963 -0.902192 -1.280022 1.748514
wb_dma_de/inst_u0 0.028011 -2.044345 2.512044 -2.092279 4.385426 1.425193 -0.715425 2.364111 3.869353 -0.031521 0.079578 1.053482 3.614207 -0.986206 -2.603664 -0.438967 0.552831 1.101358 0.876345 -0.747098
wb_dma_de/inst_u1 2.258793 1.051672 1.256640 1.265655 2.623310 1.735692 0.195929 2.188980 2.153482 -0.982069 -0.128071 -0.955200 0.677368 -2.926664 -4.490817 -0.153575 -1.046688 0.463919 2.820164 2.208232
wb_dma_pri_enc_sub/input_pri_in 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 2.559982 2.758714 -2.424107 -0.348437 -2.872141 0.116754 0.448652 1.072718 -1.377378 0.092155 -0.144398 -1.014260 -2.471184 0.111649 1.345253 3.452424 -2.548173 0.792947 2.872896 -0.231853
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_ch_sel/assign_146_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_sel/assign_101_valid/expr_1 0.986427 0.885559 -2.806429 0.252553 1.842208 1.233397 -1.712110 -1.905686 1.002696 4.900939 0.780643 1.840902 2.668754 0.885779 0.736431 -3.845850 1.464979 1.718614 0.162334 0.408630
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_de/reg_de_adr1_we 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 1.596935 -0.013798 -2.048722 1.207366 2.372450 1.370975 3.898850 1.631730 -0.894644 0.741284 -2.326698 5.018307 2.186280 -1.304351 1.770846 -1.511783 -0.788981 -0.337339 1.080772 0.386953
wb_dma_ch_sel/always_46/case_1 -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma_ch_rf/assign_11_ch_csr_we 2.316996 2.151592 -0.086213 2.904447 3.093371 -1.395126 1.593728 -2.082201 0.478231 3.038497 2.610566 0.596960 0.108401 -2.471432 1.413679 -1.217216 1.973014 3.273800 -1.258442 4.313128
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 3.185985 -0.303263 -0.801116 -0.907893 -3.245647 3.025771 -1.417375 -0.093308 -1.330484 -1.710324 0.139729 -0.256638 -1.287958 0.849839 -1.383808 4.331577 -2.435881 1.177237 1.840756 -0.961699
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
wb_dma/wire_de_adr0_we -0.029452 -0.954221 -0.722352 -2.197531 1.393573 -1.963415 -0.395449 1.100815 2.208988 1.311248 -0.356325 1.077094 1.066285 0.913589 2.735235 -1.796723 0.551362 0.859857 2.243629 -1.639541
wb_dma_wb_slv/wire_rf_sel -0.584519 -0.266406 -1.309142 -3.373906 -1.286214 -3.990642 -0.681093 -1.017683 -0.762423 -0.564449 1.630073 0.008209 -2.732182 2.027265 3.702071 -4.589718 0.892104 -1.114541 5.191768 1.724187
assert_wb_dma_wb_if 0.149283 -2.192047 1.975755 0.394805 0.833482 0.273597 0.029277 1.874710 2.065535 -1.816281 -0.112697 -0.867072 -1.166845 -1.430907 -2.047549 2.314408 -0.551565 -1.390709 2.734817 -1.002705
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_ch_sel/assign_120_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma/wire_wb1s_data_o 1.732479 1.707133 -1.599027 0.484101 0.908307 0.124994 2.408099 3.335346 0.696064 -0.921489 0.066361 -2.403756 -1.131987 -1.011015 -0.477627 4.282800 -1.870591 1.360110 1.493521 -0.056370
wb_dma_de/wire_adr0_cnt_next1 0.028011 -2.044345 2.512044 -2.092279 4.385426 1.425193 -0.715425 2.364111 3.869353 -0.031521 0.079578 1.053482 3.614207 -0.986206 -2.603664 -0.438967 0.552831 1.101358 0.876345 -0.747098
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma/wire_pt0_sel_o 2.726720 1.257850 -1.133291 0.542323 3.487802 -0.340098 2.736560 4.406339 1.153108 -0.373420 0.076442 -2.334779 -1.119814 -2.635328 -0.267728 3.372863 -0.622785 2.444752 1.697002 1.974251
wb_dma_ch_sel/assign_153_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_rf/always_11 2.353776 1.632126 3.413420 0.760778 0.780798 -1.239952 0.436010 -1.359429 1.061868 -1.158401 2.586262 1.738064 -1.622594 -0.855681 -0.132636 -1.967860 -3.205989 1.578972 3.132703 2.366081
wb_dma_ch_rf/always_10 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_rf/always_17 2.199190 -0.260136 -0.943407 3.374779 -2.597955 1.819809 1.178082 -1.428687 -2.117511 -1.173803 0.485875 2.490171 -0.756618 0.120282 0.282891 2.414560 -2.835438 0.388200 -1.258783 -0.296093
wb_dma_ch_rf/always_19 0.713122 1.648693 0.546183 -2.308827 -2.609009 0.839227 -1.884441 -0.353819 0.483182 -0.658081 -0.653213 -0.736267 0.012540 1.209216 -0.768806 1.635694 -2.127596 0.089096 2.195433 -1.791511
wb_dma_ch_rf/input_de_csr_we 2.919245 1.898784 -1.366020 1.445425 1.888160 0.610676 1.612670 3.157440 -0.355372 1.422907 1.835641 -1.069337 -3.813085 -0.067788 2.373464 4.173023 -2.266905 3.780345 0.168370 0.782864
wb_dma_ch_sel/assign_147_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.724542 2.572831 0.612864 -0.796981 -0.312026 -2.014549 -0.155550 0.520652 1.464839 0.293903 0.589984 -0.436680 -1.187161 -0.007093 1.035525 -0.875984 -1.832463 0.725016 3.128546 -0.023736
wb_dma_wb_if/wire_slv_dout -2.143344 2.916576 -5.122712 1.298759 1.695288 -4.177974 4.076511 1.535623 2.242800 3.934629 -0.683393 -1.297445 1.063857 0.177545 4.945823 -0.588862 0.222326 -1.437302 0.767697 -2.579180
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 1.057411 1.356291 -0.475220 -0.299578 -0.780811 0.712720 2.450474 -2.685043 -1.710073 -0.824837 -1.931422 2.541968 0.314443 1.554456 3.326921 2.129530 -2.951314 -0.142136 0.395505 -0.905404
wb_dma/wire_pointer 2.989197 -2.930366 -1.672663 4.099787 -0.171289 1.512317 -0.697791 1.424117 1.046451 -0.011003 2.034287 2.325917 -0.226343 -0.145881 -1.449707 -0.238143 -2.207165 1.661839 0.866524 -0.513682
wb_dma_de/assign_75_mast1_dout/expr_1 1.732479 1.707133 -1.599027 0.484101 0.908307 0.124994 2.408099 3.335346 0.696064 -0.921489 0.066361 -2.403756 -1.131987 -1.011015 -0.477627 4.282800 -1.870591 1.360110 1.493521 -0.056370
wb_dma/wire_ch3_csr 1.361817 5.025751 0.123404 -1.157552 2.014241 2.995163 0.840686 0.269278 -0.473987 4.152307 -0.915443 1.875202 0.505104 0.106779 3.435879 2.642217 -0.867389 2.545943 -1.686053 -0.087965
wb_dma_ch_rf/assign_27_ptr_inv 3.240543 -2.501114 -0.354935 2.536663 -0.517062 1.919718 -1.639825 0.676319 0.848656 -0.847168 2.670445 1.077460 -0.940650 -0.311762 -2.694306 -0.146306 -1.719231 1.697921 1.840738 0.538739
wb_dma_de/reg_adr1_inc 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_ch_sel/input_ch6_csr 1.998489 1.394120 -0.455206 1.290296 2.459104 2.450912 0.070624 -1.322129 -0.686348 3.091374 0.691509 1.455485 0.418034 -0.311039 1.191520 0.750802 0.106617 2.575063 -1.905359 1.812992
wb_dma_de/input_mast0_err 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_de/assign_68_de_txsz/expr_1 3.354385 3.301874 -2.246298 -2.094327 -3.883478 3.027392 -0.936572 -1.627116 -1.852080 -0.192187 -1.074130 -0.168620 0.258039 0.147801 -1.390064 3.032960 -1.497402 0.848586 2.887955 -0.436009
wb_dma/wire_ch2_csr 1.361817 5.025751 0.123404 -1.157552 2.014241 2.995163 0.840686 0.269278 -0.473987 4.152307 -0.915443 1.875202 0.505104 0.106779 3.435879 2.642217 -0.867389 2.545943 -1.686053 -0.087965
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_rf/input_ndnr 4.439580 -0.868781 -2.077017 3.062811 0.737284 2.328398 -0.237349 1.019241 -0.526140 1.200835 2.633046 1.388200 -1.968995 -0.569571 -0.294508 1.180122 -1.499752 3.271463 0.976248 1.605610
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_de/always_19/stmt_1 2.212651 -2.099178 1.886243 -4.462322 4.967099 -1.351147 1.575890 0.285369 0.794959 -1.511611 -1.661441 0.823914 1.939966 -2.307337 -0.164303 -1.286375 1.817837 1.284478 4.095363 3.027481
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 0.038133 2.756061 -0.861538 -0.514367 -1.586195 -1.088380 0.107010 1.074269 0.734034 1.253750 -1.112070 0.404744 0.286445 1.086830 2.045111 1.471907 -3.064439 0.287948 0.981485 -2.467850
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 -0.382770 2.227473 -0.125394 1.884986 2.050404 -0.867288 0.329148 1.509074 1.515823 2.425103 -0.260460 -0.651860 3.581312 -0.366992 -2.701207 1.702364 -5.793750 0.017758 -0.803801 -0.843022
wb_dma_ch_sel/assign_139_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_de/assign_78_mast0_go/expr_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma/assign_6_pt1_sel_i 2.726720 1.257850 -1.133291 0.542323 3.487802 -0.340098 2.736560 4.406339 1.153108 -0.373420 0.076442 -2.334779 -1.119814 -2.635328 -0.267728 3.372863 -0.622785 2.444752 1.697002 1.974251
wb_dma/wire_mast1_adr 2.212651 -2.099178 1.886243 -4.462322 4.967099 -1.351147 1.575890 0.285369 0.794959 -1.511611 -1.661441 0.823914 1.939966 -2.307337 -0.164303 -1.286375 1.817837 1.284478 4.095363 3.027481
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_wb_slv/input_wb_stb_i 0.084836 3.229735 -2.311263 -1.950129 0.274336 -2.741058 0.651738 1.438862 1.488781 2.519313 -0.115325 0.059473 -0.173409 0.548819 3.101808 -2.818727 -0.670564 -0.045797 4.442974 -0.440091
wb_dma_de/reg_adr1_cnt 1.668348 0.864626 -1.232220 1.272595 1.947368 1.888439 0.777778 1.994160 1.304194 -0.185522 0.118550 -0.554125 0.913301 -2.168360 -4.027930 -2.003254 -0.426639 -1.068482 3.879861 2.298679
wb_dma_ch_sel/always_42/case_1/stmt_4 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_ch_sel/always_42/case_1/stmt_2 1.569685 -2.019471 0.411307 1.769744 -0.803653 0.768986 1.759948 1.343640 -0.750111 -2.473647 -0.378095 2.344950 -1.129564 -0.259990 0.821542 2.753502 -2.389704 0.216112 -0.051931 -1.085658
wb_dma_ch_sel/always_42/case_1/stmt_3 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_ch_sel/always_42/case_1/stmt_1 2.902250 3.829117 2.097038 -1.186962 2.619298 0.749991 -2.363372 0.613508 0.879772 3.640673 -0.037321 -2.080975 -2.169313 -0.398655 3.225160 4.834102 -1.302422 5.384902 -1.120381 1.481100
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -1.413659 -2.419249 -0.789821 -0.346446 -0.747982 0.331454 -1.007054 2.724238 3.839247 -1.868485 -0.029946 -2.039120 0.476149 0.788460 -1.578371 0.771943 0.141523 -1.071734 1.143733 -4.892665
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 1.728721 0.522838 -2.863742 -1.458548 0.437798 -1.848681 -3.161183 0.954652 0.017693 3.640085 -1.790837 -2.238422 1.520891 -1.411997 -0.190411 0.318569 -0.598807 0.328542 3.082275 1.887354
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 0.284744 1.782617 0.395014 2.332140 1.961476 -1.330107 0.079134 0.569518 2.201876 2.712808 -0.254412 -0.924700 3.263840 -2.078843 -1.862878 2.609258 -4.670740 -1.052115 0.028973 0.063296
wb_dma_ch_sel/always_3/stmt_1/expr_1 4.439580 -0.868781 -2.077017 3.062811 0.737284 2.328398 -0.237349 1.019241 -0.526140 1.200835 2.633046 1.388200 -1.968995 -0.569571 -0.294508 1.180122 -1.499752 3.271463 0.976248 1.605610
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 2.718217 2.264122 3.154724 -0.708906 2.606907 -1.146732 -0.985696 -0.365618 2.086065 0.532818 2.445837 -1.279356 -2.275274 -1.765815 -0.275703 -0.297205 -0.706971 3.005029 3.127199 3.020827
wb_dma/wire_txsz 2.199190 -0.260136 -0.943407 3.374779 -2.597955 1.819809 1.178082 -1.428687 -2.117511 -1.173803 0.485875 2.490171 -0.756618 0.120282 0.282891 2.414560 -2.835438 0.388200 -1.258783 -0.296093
wb_dma_de/always_14/stmt_1 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_wb_slv/reg_rf_ack 0.084836 3.229735 -2.311263 -1.950129 0.274336 -2.741058 0.651738 1.438862 1.488781 2.519313 -0.115325 0.059473 -0.173409 0.548819 3.101808 -2.818727 -0.670564 -0.045797 4.442974 -0.440091
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 2.331302 2.043316 -0.546704 -0.429255 -0.297435 1.544193 0.646467 -1.823133 -2.190966 2.162289 -1.699865 4.791311 1.817470 -0.003156 2.167398 -0.965372 -1.705600 1.312838 0.051559 0.688968
wb_dma/wire_de_csr_we 2.919245 1.898784 -1.366020 1.445425 1.888160 0.610676 1.612670 3.157440 -0.355372 1.422907 1.835641 -1.069337 -3.813085 -0.067788 2.373464 4.173023 -2.266905 3.780345 0.168370 0.782864
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -0.584519 -0.266406 -1.309142 -3.373906 -1.286214 -3.990642 -0.681093 -1.017683 -0.762423 -0.564449 1.630073 0.008209 -2.732182 2.027265 3.702071 -4.589718 0.892104 -1.114541 5.191768 1.724187
wb_dma/wire_ch1_txsz 0.317452 -0.836129 0.292679 1.201372 0.240602 -0.369358 3.377212 3.482226 0.712920 -3.007129 -2.013188 1.139953 0.405580 -1.341436 0.543907 3.358461 -2.071969 -0.668128 0.090580 -1.893976
wb_dma_rf/inst_u9 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_rf/inst_u8 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_rf/inst_u7 1.998489 1.394120 -0.455206 1.290296 2.459104 2.450912 0.070624 -1.322129 -0.686348 3.091374 0.691509 1.455485 0.418034 -0.311039 1.191520 0.750802 0.106617 2.575063 -1.905359 1.812992
wb_dma_rf/inst_u6 1.998489 1.394120 -0.455206 1.290296 2.459104 2.450912 0.070624 -1.322129 -0.686348 3.091374 0.691509 1.455485 0.418034 -0.311039 1.191520 0.750802 0.106617 2.575063 -1.905359 1.812992
wb_dma_rf/inst_u5 1.998489 1.394120 -0.455206 1.290296 2.459104 2.450912 0.070624 -1.322129 -0.686348 3.091374 0.691509 1.455485 0.418034 -0.311039 1.191520 0.750802 0.106617 2.575063 -1.905359 1.812992
wb_dma_rf/inst_u4 1.998489 1.394120 -0.455206 1.290296 2.459104 2.450912 0.070624 -1.322129 -0.686348 3.091374 0.691509 1.455485 0.418034 -0.311039 1.191520 0.750802 0.106617 2.575063 -1.905359 1.812992
wb_dma_rf/inst_u3 1.998489 1.394120 -0.455206 1.290296 2.459104 2.450912 0.070624 -1.322129 -0.686348 3.091374 0.691509 1.455485 0.418034 -0.311039 1.191520 0.750802 0.106617 2.575063 -1.905359 1.812992
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
wb_dma_rf/inst_u1 1.998489 1.394120 -0.455206 1.290296 2.459104 2.450912 0.070624 -1.322129 -0.686348 3.091374 0.691509 1.455485 0.418034 -0.311039 1.191520 0.750802 0.106617 2.575063 -1.905359 1.812992
wb_dma_rf/inst_u0 -0.095546 3.556993 0.339775 -0.016178 1.235051 -0.028319 -0.457630 -3.985314 -0.429117 3.073629 -1.231620 0.375542 2.123894 0.527294 1.162543 -1.159737 -0.536778 0.956193 -1.429894 1.593853
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 1.831938 3.866378 2.687349 3.420295 2.552683 -0.261346 -0.248365 -0.784509 0.700184 1.021233 1.242813 -1.286778 0.175228 -1.631216 -3.293514 0.527685 -4.227441 3.232600 -1.442682 3.581279
wb_dma_inc30r/assign_2_out 1.646465 2.807289 2.621048 0.136508 1.274001 2.297078 -1.997308 0.074060 3.173864 -1.584416 -0.367547 -2.559616 1.084361 -1.472632 -5.528664 -1.018363 -1.415355 0.424990 3.308931 2.051694
wb_dma/wire_mast1_din 1.732479 1.707133 -1.599027 0.484101 0.908307 0.124994 2.408099 3.335346 0.696064 -0.921489 0.066361 -2.403756 -1.131987 -1.011015 -0.477627 4.282800 -1.870591 1.360110 1.493521 -0.056370
wb_dma_ch_sel/assign_2_pri0 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_rf/input_de_adr0_we -0.029452 -0.954221 -0.722352 -2.197531 1.393573 -1.963415 -0.395449 1.100815 2.208988 1.311248 -0.356325 1.077094 1.066285 0.913589 2.735235 -1.796723 0.551362 0.859857 2.243629 -1.639541
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_wb_mast/always_1/if_1/stmt_1 1.062028 -2.267737 -2.214748 -0.376752 2.904658 -2.064438 2.043218 4.699543 -0.918495 1.226892 -0.614903 -0.119758 -2.212280 0.394842 4.609341 3.296333 -0.373231 2.798634 -0.897644 -0.451938
wb_dma_ch_sel/always_48/case_1/cond 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_rf/input_wb_rf_we 1.238530 1.444577 -0.959112 3.006913 -0.572648 -1.661142 0.017674 0.371049 -1.779860 3.726177 2.118539 2.478787 0.814639 -2.947885 -1.042904 -3.984284 1.018640 2.102655 -2.972955 2.298101
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma/assign_7_pt0_sel_i -0.197817 -1.639416 3.746071 1.059456 0.387206 -0.069804 1.061632 1.008294 1.524399 -2.711153 -0.273834 0.475581 -1.037360 -1.743271 -1.691269 2.591865 -1.992956 -1.686820 1.437371 -1.274510
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 3.240543 -2.501114 -0.354935 2.536663 -0.517062 1.919718 -1.639825 0.676319 0.848656 -0.847168 2.670445 1.077460 -0.940650 -0.311762 -2.694306 -0.146306 -1.719231 1.697921 1.840738 0.538739
wb_dma_wb_mast/wire_mast_pt_out -0.220600 -0.793072 -0.377654 -0.633640 -1.997402 -1.077117 0.857099 2.068745 0.500307 -3.473042 0.296330 -0.458391 -2.179203 0.729412 0.525173 0.158864 -0.710377 -1.360288 2.966317 -1.112502
assert_wb_dma_ch_arb/input_state 2.402700 3.199917 1.406661 -0.830968 0.773233 -1.463856 -0.820836 -0.377150 2.067056 1.062051 2.213572 0.173218 -1.391651 -0.042015 0.608573 -1.910243 -2.673681 2.382396 4.363129 1.261407
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma/wire_ch0_csr 1.906797 4.412793 3.339237 -2.765471 0.577343 0.505032 2.023565 -1.398074 -1.713737 0.939697 -0.172834 1.618127 2.544594 -2.363445 2.531773 3.375410 -3.004260 0.887954 -0.984172 3.351399
wb_dma_de/assign_69_de_adr0/expr_1 -0.879092 -1.854247 1.005669 -2.333855 2.745347 -1.653583 -2.644803 0.360602 3.886268 2.105493 0.375442 -0.120839 2.180751 1.602676 1.571077 -1.275911 1.245917 2.519378 -0.259328 -2.282156
wb_dma_wb_slv/wire_pt_sel 1.700742 1.736296 3.303764 0.823539 0.597728 -2.313026 3.718329 0.844459 1.137245 -4.162516 1.600230 -2.199788 -3.721141 -4.091793 0.469105 4.082542 0.924729 -0.031130 2.923641 3.427456
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -0.015870 1.793951 1.063813 -1.431127 1.722641 -0.950108 2.542217 -3.458363 0.627458 -0.872108 -1.246513 1.456624 0.443138 2.605946 3.812409 0.065385 -3.616134 -0.204092 2.307254 -0.552291
wb_dma_ch_sel/wire_de_start 1.806299 2.172412 -0.762090 -0.111100 0.004380 1.526908 2.282489 -3.375111 -2.550777 0.516114 -2.755808 4.027929 1.741403 0.568204 2.437863 -0.101251 -2.600484 -0.162296 0.704518 0.886192
wb_dma_wb_mast/assign_3_mast_drdy 0.400732 -0.735055 -1.446262 0.704832 2.571298 3.176497 4.655027 -1.865221 1.082790 -0.214762 5.505087 1.882349 -1.797542 3.353879 3.802175 1.547652 -0.341635 0.670608 -0.105975 -1.775889
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 3.521020 1.266820 -1.623671 0.169457 -1.446318 2.048652 -0.530425 -0.155725 -1.352580 0.811230 0.788871 0.776908 -1.691626 0.709034 0.893450 2.581554 -2.436052 2.295449 1.539449 0.209143
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
wb_dma_de/always_5/stmt_1 3.336180 1.592338 -0.873226 0.146224 -2.053462 0.879799 -1.258560 -1.204449 -0.091740 1.148390 0.836508 2.260661 -0.534453 1.348701 1.356866 0.535256 -3.705678 2.281587 2.441964 -0.766958
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_de/input_mast1_err 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_de/reg_mast0_adr 0.620702 0.239556 -5.242480 -0.715826 0.428470 2.848001 1.389729 1.762988 1.470566 1.136256 2.555857 -1.555866 -0.203501 1.666796 -0.515408 -0.265001 0.994393 -1.122619 3.983574 -1.198196
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 2.256080 -2.743815 -2.748858 -0.084558 2.275080 0.212105 1.970676 3.021271 -0.049112 0.948299 -0.469295 1.964448 -0.580838 -0.097567 4.019899 2.512169 0.603825 2.086687 0.629176 -0.799310
wb_dma_ch_rf/assign_15_ch_am0_we -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_rf/inst_u2 2.058610 0.091516 -1.090435 3.039591 1.694087 3.640683 -0.198630 -0.609614 -0.042175 2.908764 2.080883 1.710629 0.693328 -0.975471 -0.412128 0.730128 0.517546 2.571777 -3.367174 0.348288
wb_dma_ch_rf/wire_ch_adr1_dewe 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_ch_rf/always_17/if_1 2.199190 -0.260136 -0.943407 3.374779 -2.597955 1.819809 1.178082 -1.428687 -2.117511 -1.173803 0.485875 2.490171 -0.756618 0.120282 0.282891 2.414560 -2.835438 0.388200 -1.258783 -0.296093
wb_dma_de/assign_71_de_csr 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_sel/always_42/case_1 1.330581 4.429848 4.077991 -0.792641 2.809048 0.153766 -0.596863 0.125429 0.894034 2.283992 0.437774 -1.191887 -2.511080 -0.276907 3.768337 4.139042 -2.269162 3.838185 -1.707427 1.318050
wb_dma_ch_sel/always_1/stmt_1/expr_1 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_ch_sel/always_6/stmt_1 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_ch_rf/reg_ch_chk_sz_r 2.128134 1.627201 1.714589 0.532807 -1.803819 -0.393163 -0.004012 -2.135060 -0.088923 -0.649362 0.363526 3.066426 -0.176462 0.713295 1.225204 -0.144029 -4.393054 1.114311 1.741901 -0.336792
wb_dma_ch_sel/always_3/stmt_1 4.439580 -0.868781 -2.077017 3.062811 0.737284 2.328398 -0.237349 1.019241 -0.526140 1.200835 2.633046 1.388200 -1.968995 -0.569571 -0.294508 1.180122 -1.499752 3.271463 0.976248 1.605610
wb_dma/wire_pointer2_s -0.095042 -2.337908 -0.937407 0.154519 -1.281168 0.245529 -0.585961 4.139413 1.909622 -1.180952 0.971867 -0.394886 -0.314511 -0.605391 -1.844037 0.045152 0.321196 -0.493638 1.090847 -2.976418
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -0.313274 -2.511575 0.753288 -1.598096 -0.613294 -1.383161 -0.022857 -0.129115 1.661734 -4.838425 1.536328 -1.392985 -1.659546 2.194620 0.502562 -0.496706 -0.070428 -0.473430 3.143860 -0.078519
wb_dma_ch_rf/input_de_txsz 3.640801 2.275700 -0.511671 -1.572096 -1.797939 2.319645 -1.143077 -0.972710 -1.563720 -0.134636 1.032897 -0.851740 -2.142784 0.342073 -0.566296 2.763857 -1.944868 2.028688 2.799366 1.350242
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_wb_if/input_pt_sel_i 1.270234 1.069883 2.469511 1.282076 4.096929 -0.399372 3.993975 2.358013 0.939120 -0.066854 0.111076 -1.027863 -2.225401 -4.209829 -0.825994 4.164905 -2.011595 -0.871841 2.742090 1.580252
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 1.198979 -1.599962 -3.994567 1.108444 1.333876 3.868097 3.087205 0.800660 1.621314 0.293934 4.140548 -0.004932 -1.187203 2.656024 1.846817 3.754858 0.109696 0.908329 0.436039 -2.876773
wb_dma/wire_mast0_go -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_rf/always_1/stmt_1 0.392749 -0.020688 -1.209871 -5.055544 -1.525347 0.260913 -2.707882 -0.266331 0.645474 1.739158 -2.124235 0.967637 2.057152 2.349561 2.363561 0.259492 0.078372 0.666880 2.297585 -3.032304
wb_dma_ch_rf/always_10/if_1 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_sel/assign_165_req_p1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 2.128134 1.627201 1.714589 0.532807 -1.803819 -0.393163 -0.004012 -2.135060 -0.088923 -0.649362 0.363526 3.066426 -0.176462 0.713295 1.225204 -0.144029 -4.393054 1.114311 1.741901 -0.336792
wb_dma_de/always_23/block_1/case_1/block_8/if_2 3.592124 -1.030238 -1.252864 -0.008461 -0.921696 2.884253 0.004235 1.623544 -0.755538 -1.371178 0.879879 0.131738 -2.010164 -0.191360 -0.725187 3.596033 -1.338786 1.571367 2.287576 0.038659
wb_dma_de/always_23/block_1/case_1/block_8/if_3 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_ch_sel/always_2/stmt_1 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
wb_dma_ch_sel/assign_115_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 1.286931 0.610226 3.674781 1.013040 1.244387 0.227115 -0.222029 -2.202982 0.028808 -1.542870 0.193300 0.126441 0.798316 1.322676 -2.447170 3.071004 -4.364895 4.513522 -3.414952 -0.204689
wb_dma/wire_de_txsz 3.354385 3.301874 -2.246298 -2.094327 -3.883478 3.027392 -0.936572 -1.627116 -1.852080 -0.192187 -1.074130 -0.168620 0.258039 0.147801 -1.390064 3.032960 -1.497402 0.848586 2.887955 -0.436009
wb_dma_wb_slv/input_slv_pt_in -0.220600 -0.793072 -0.377654 -0.633640 -1.997402 -1.077117 0.857099 2.068745 0.500307 -3.473042 0.296330 -0.458391 -2.179203 0.729412 0.525173 0.158864 -0.710377 -1.360288 2.966317 -1.112502
assert_wb_dma_ch_sel/input_ch0_csr 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_de/always_23/block_1/case_1/block_7/if_1 1.199667 -1.005018 -5.010937 1.218967 0.089192 3.903258 3.672233 1.006333 0.989963 -0.248595 1.200771 1.077101 1.155129 1.415775 0.815775 3.590988 0.117720 -0.493417 0.874298 -3.206067
wb_dma_ch_sel/assign_149_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_de/wire_adr0_cnt_next 0.028011 -2.044345 2.512044 -2.092279 4.385426 1.425193 -0.715425 2.364111 3.869353 -0.031521 0.079578 1.053482 3.614207 -0.986206 -2.603664 -0.438967 0.552831 1.101358 0.876345 -0.747098
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 2.484004 3.668905 -0.602523 1.765190 3.674420 1.081676 2.903790 -4.502699 -2.399555 1.903713 -0.715475 1.392722 0.421239 0.641547 1.497707 0.474511 -3.226433 2.773445 -0.937972 3.576828
wb_dma_ch_rf/always_23/if_1/block_1 1.029950 -0.311905 -3.274595 2.223208 -1.400272 0.952610 -0.235321 1.366165 0.394920 0.168514 1.669540 -0.073571 -0.322620 -0.241791 -2.655992 -2.933042 -0.594987 -1.551112 3.440298 0.611551
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_rf/wire_ch0_txsz 2.218621 4.066434 -2.730065 0.960857 -6.220613 0.090368 -0.595657 1.586874 -2.283248 1.696799 -0.664548 1.338240 -0.982355 -0.867473 0.490637 2.697686 -2.249264 0.988083 -0.049432 -2.342090
wb_dma_ch_sel/assign_134_req_p0/expr_1 2.206808 0.393471 -2.477227 1.844893 -1.474813 -0.286404 -2.416026 -1.590518 -0.951592 3.812661 3.430357 1.466263 -2.011172 0.341260 1.595477 -3.997142 0.687165 1.348675 1.414382 2.176237
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 0.112541 -1.556311 -3.639098 -0.227800 -0.645700 0.527972 1.031090 1.379176 0.703204 1.271179 -2.443458 3.636514 2.779144 1.109077 2.963333 -0.418232 0.205889 -0.611555 0.606880 -3.862898
wb_dma_de/always_6/if_1/if_1 2.199190 -0.260136 -0.943407 3.374779 -2.597955 1.819809 1.178082 -1.428687 -2.117511 -1.173803 0.485875 2.490171 -0.756618 0.120282 0.282891 2.414560 -2.835438 0.388200 -1.258783 -0.296093
wb_dma_ch_sel/assign_128_req_p0 3.159585 4.715993 0.822681 0.369642 0.139037 0.447426 -0.131173 -0.720075 -0.063208 1.717459 2.701061 -0.365680 -3.111377 -1.194606 0.037480 -0.875099 -2.229584 1.468769 3.910734 3.500361
wb_dma_de/assign_77_read_hold/expr_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_de/wire_de_adr0 -0.879092 -1.854247 1.005669 -2.333855 2.745347 -1.653583 -2.644803 0.360602 3.886268 2.105493 0.375442 -0.120839 2.180751 1.602676 1.571077 -1.275911 1.245917 2.519378 -0.259328 -2.282156
wb_dma_de/wire_de_adr1 1.278564 -1.548111 -0.067349 2.087635 0.041564 0.747244 -0.773764 1.375172 1.598233 -1.367359 1.692233 -0.663904 -0.519714 -0.622093 -3.073756 -0.268346 -1.108374 0.166385 1.803711 0.289377
wb_dma_wb_mast/always_4 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_wb_mast/always_1 1.062028 -2.267737 -2.214748 -0.376752 2.904658 -2.064438 2.043218 4.699543 -0.918495 1.226892 -0.614903 -0.119758 -2.212280 0.394842 4.609341 3.296333 -0.373231 2.798634 -0.897644 -0.451938
wb_dma_rf/wire_ch3_csr 1.361817 5.025751 0.123404 -1.157552 2.014241 2.995163 0.840686 0.269278 -0.473987 4.152307 -0.915443 1.875202 0.505104 0.106779 3.435879 2.642217 -0.867389 2.545943 -1.686053 -0.087965
wb_dma_ch_rf/reg_ptr_valid 2.989197 -2.930366 -1.672663 4.099787 -0.171289 1.512317 -0.697791 1.424117 1.046451 -0.011003 2.034287 2.325917 -0.226343 -0.145881 -1.449707 -0.238143 -2.207165 1.661839 0.866524 -0.513682
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_ch_sel/always_9/stmt_1 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_rf/assign_6_csr_we/expr_1 0.089626 2.121537 1.739436 -0.331813 -3.044342 -3.562086 -1.070021 -1.782703 -0.247926 1.163305 -0.159737 2.801797 0.203762 0.577803 2.838662 -1.985423 -2.635311 1.128260 -0.338180 -1.499158
wb_dma_ch_sel/assign_154_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 2.559982 2.758714 -2.424107 -0.348437 -2.872141 0.116754 0.448652 1.072718 -1.377378 0.092155 -0.144398 -1.014260 -2.471184 0.111649 1.345253 3.452424 -2.548173 0.792947 2.872896 -0.231853
wb_dma/wire_ch5_csr 1.998489 1.394120 -0.455206 1.290296 2.459104 2.450912 0.070624 -1.322129 -0.686348 3.091374 0.691509 1.455485 0.418034 -0.311039 1.191520 0.750802 0.106617 2.575063 -1.905359 1.812992
wb_dma_ch_pri_enc/wire_pri10_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_rf/assign_20_ch_done_we 3.009955 0.517007 0.413915 0.881553 0.313785 0.151582 0.754378 -1.638445 -1.189732 0.879075 0.679244 3.490770 -0.647805 0.384008 2.979753 0.695734 -2.733066 2.662968 0.188401 0.933402
wb_dma_wb_mast/input_wb_ack_i 0.925580 -0.916189 -3.142713 1.015571 1.717584 1.045083 5.493599 1.083210 -1.572538 -1.573490 2.600703 1.446167 -2.878536 2.193679 5.195407 3.576166 0.328104 1.834334 -1.649202 -0.550936
wb_dma_ch_rf/always_17/if_1/block_1/if_1 2.199190 -0.260136 -0.943407 3.374779 -2.597955 1.819809 1.178082 -1.428687 -2.117511 -1.173803 0.485875 2.490171 -0.756618 0.120282 0.282891 2.414560 -2.835438 0.388200 -1.258783 -0.296093
wb_dma_ch_sel/always_5/stmt_1 1.399703 0.562086 0.541378 -0.098452 0.376032 1.781021 2.069060 -3.045043 -1.563912 -0.803007 -3.043775 3.761615 2.213976 0.667776 1.798018 1.665470 -2.643497 0.154216 -0.534773 -0.544909
wb_dma_ch_sel/always_40/case_1 2.989197 -2.930366 -1.672663 4.099787 -0.171289 1.512317 -0.697791 1.424117 1.046451 -0.011003 2.034287 2.325917 -0.226343 -0.145881 -1.449707 -0.238143 -2.207165 1.661839 0.866524 -0.513682
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 1.278564 -1.548111 -0.067349 2.087635 0.041564 0.747244 -0.773764 1.375172 1.598233 -1.367359 1.692233 -0.663904 -0.519714 -0.622093 -3.073756 -0.268346 -1.108374 0.166385 1.803711 0.289377
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
wb_dma/wire_de_csr 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_de/always_23/block_1/case_1/block_1/if_1 2.484004 3.668905 -0.602523 1.765190 3.674420 1.081676 2.903790 -4.502699 -2.399555 1.903713 -0.715475 1.392722 0.421239 0.641547 1.497707 0.474511 -3.226433 2.773445 -0.937972 3.576828
wb_dma_ch_sel/always_37/if_1/if_1 1.917070 -1.757165 2.691500 1.552069 -0.051244 -1.969261 -2.191545 -5.451789 0.285549 1.109820 0.826634 3.227443 2.427710 -0.995622 1.891132 0.149698 0.555652 3.470615 -3.701776 0.947004
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_de/always_23/block_1/case_1/block_9/if_2 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_ch_rf/always_10/if_1/if_1 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/input_ch3_adr0 0.493985 -4.913748 1.912982 -1.107425 2.427686 -1.228747 -1.595897 1.037624 2.807299 -1.176672 1.634334 0.509774 0.579069 0.041512 -0.660233 -1.458760 1.299326 1.641502 1.143732 -0.349406
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_de/wire_de_txsz 3.354385 3.301874 -2.246298 -2.094327 -3.883478 3.027392 -0.936572 -1.627116 -1.852080 -0.192187 -1.074130 -0.168620 0.258039 0.147801 -1.390064 3.032960 -1.497402 0.848586 2.887955 -0.436009
wb_dma_rf/input_de_adr1 1.278564 -1.548111 -0.067349 2.087635 0.041564 0.747244 -0.773764 1.375172 1.598233 -1.367359 1.692233 -0.663904 -0.519714 -0.622093 -3.073756 -0.268346 -1.108374 0.166385 1.803711 0.289377
wb_dma_rf/input_de_adr0 -0.464584 -2.631099 1.522097 -4.300049 1.058461 -0.003922 -3.024905 -1.278185 2.339782 0.608931 0.801262 0.484068 1.587717 3.648014 1.571499 -0.497728 0.875770 3.032038 -0.436117 -2.889299
wb_dma_de/always_2/if_1 -0.341180 -2.091296 1.446203 -2.355783 3.268047 -0.236884 -2.363663 0.352723 3.488553 1.627824 -1.546463 1.446771 4.238539 0.545610 -0.303277 -1.786153 1.055585 2.036854 -0.165474 -1.937854
wb_dma_ch_sel/assign_102_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 1.532846 -0.023038 -0.198080 2.960904 4.063275 -1.907323 2.634191 -0.727988 1.631523 1.969947 1.892681 1.065944 1.136389 -2.501207 2.363417 -0.671143 2.911013 2.724023 -1.749297 3.163868
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_wb_mast/assign_4_mast_err 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 2.256080 -2.743815 -2.748858 -0.084558 2.275080 0.212105 1.970676 3.021271 -0.049112 0.948299 -0.469295 1.964448 -0.580838 -0.097567 4.019899 2.512169 0.603825 2.086687 0.629176 -0.799310
wb_dma_ch_rf/always_2/if_1 2.989197 -2.930366 -1.672663 4.099787 -0.171289 1.512317 -0.697791 1.424117 1.046451 -0.011003 2.034287 2.325917 -0.226343 -0.145881 -1.449707 -0.238143 -2.207165 1.661839 0.866524 -0.513682
wb_dma/input_wb1_err_i 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_sel/assign_133_req_p0/expr_1 2.206808 0.393471 -2.477227 1.844893 -1.474813 -0.286404 -2.416026 -1.590518 -0.951592 3.812661 3.430357 1.466263 -2.011172 0.341260 1.595477 -3.997142 0.687165 1.348675 1.414382 2.176237
wb_dma_ch_sel/assign_136_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
wb_dma_ch_sel/assign_121_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma_ch_sel/assign_4_pri1 1.960496 -1.173138 2.953480 0.785923 -1.388294 0.232533 -0.127750 -0.657054 0.461153 -3.199219 1.237414 2.063145 -1.082210 -0.110948 -1.088153 0.451459 -3.369225 0.467138 2.013584 -0.067247
wb_dma_de/always_2/if_1/cond 1.259183 -0.855273 0.288861 -3.003984 3.056771 0.759186 0.233870 0.908085 1.642633 0.425184 -3.199875 2.852653 4.094554 -0.815890 -0.281695 -2.094982 0.238174 0.333174 3.082604 -0.291621
wb_dma_ch_rf/reg_ch_csr_r 0.267312 -2.641063 -0.650679 1.655344 5.328559 -0.099287 3.729155 -2.997795 1.155053 -0.916643 1.157679 0.897577 2.421957 0.571200 1.337962 -0.244741 0.473220 0.744432 -0.856862 2.168202
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_wb_if/wire_slv_we 0.452003 -0.527946 -0.610920 2.752590 0.808783 -2.525908 1.819880 2.000880 -0.633045 2.612611 2.270840 3.073244 1.994631 -3.348296 -0.164483 -3.881592 1.999705 1.741885 -3.592939 1.657815
wb_dma_de/assign_70_de_adr1 1.278564 -1.548111 -0.067349 2.087635 0.041564 0.747244 -0.773764 1.375172 1.598233 -1.367359 1.692233 -0.663904 -0.519714 -0.622093 -3.073756 -0.268346 -1.108374 0.166385 1.803711 0.289377
wb_dma_ch_sel/always_38/case_1/stmt_4 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_ch_sel/reg_ch_sel_r 1.917070 -1.757165 2.691500 1.552069 -0.051244 -1.969261 -2.191545 -5.451789 0.285549 1.109820 0.826634 3.227443 2.427710 -0.995622 1.891132 0.149698 0.555652 3.470615 -3.701776 0.947004
wb_dma_ch_sel/always_38/case_1/stmt_1 2.573205 0.712870 -3.239538 -2.206752 -0.292952 1.358917 -0.044149 -2.709947 -2.150918 0.791985 -4.362339 1.420151 2.791323 0.550171 0.683165 -0.245051 -0.899571 -0.084213 3.164056 1.042321
wb_dma_ch_sel/always_38/case_1/stmt_3 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_ch_sel/always_38/case_1/stmt_2 1.569685 -2.019471 0.411307 1.769744 -0.803653 0.768986 1.759948 1.343640 -0.750111 -2.473647 -0.378095 2.344950 -1.129564 -0.259990 0.821542 2.753502 -2.389704 0.216112 -0.051931 -1.085658
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_pri_enc/wire_pri30_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/reg_ch_sel_d 2.633216 -2.246019 -0.172210 4.007399 3.384546 0.062983 0.521615 0.425557 -0.409659 1.950219 2.041914 3.025655 -0.446429 -2.181461 0.295590 -2.411574 0.480947 2.406006 -1.041280 3.485297
wb_dma_ch_rf/assign_14_ch_adr0_we -0.879092 -1.854247 1.005669 -2.333855 2.745347 -1.653583 -2.644803 0.360602 3.886268 2.105493 0.375442 -0.120839 2.180751 1.602676 1.571077 -1.275911 1.245917 2.519378 -0.259328 -2.282156
wb_dma_rf/wire_ch1_csr 1.361817 5.025751 0.123404 -1.157552 2.014241 2.995163 0.840686 0.269278 -0.473987 4.152307 -0.915443 1.875202 0.505104 0.106779 3.435879 2.642217 -0.867389 2.545943 -1.686053 -0.087965
wb_dma_inc30r/always_1/stmt_1/expr_1 0.191335 0.694360 -1.799933 3.579412 2.452125 1.791377 -0.980707 2.938587 5.199902 1.642668 -2.475230 0.010461 4.526187 -2.074134 -3.906227 -0.350814 -0.793068 -0.809378 1.527909 -2.622162
wb_dma_rf/wire_pause_req -0.122089 0.667874 2.843042 -1.419113 -1.875813 -3.033357 0.027651 -5.325369 -0.284659 -1.418282 0.278718 2.176252 0.925879 1.693393 2.505804 -1.698699 -2.600641 0.039635 0.764221 0.071800
wb_dma_ch_sel/assign_95_valid 1.215921 6.006590 -1.124791 -0.555934 0.330748 2.509090 0.439795 -3.351583 0.642211 5.201664 0.784670 3.947928 2.851164 1.065961 2.765011 -1.497244 -0.608866 2.065296 -0.504912 -0.865890
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 3.240543 -2.501114 -0.354935 2.536663 -0.517062 1.919718 -1.639825 0.676319 0.848656 -0.847168 2.670445 1.077460 -0.940650 -0.311762 -2.694306 -0.146306 -1.719231 1.697921 1.840738 0.538739
wb_dma_ch_rf/reg_ch_stop 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_sel/assign_146_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_sel/always_45/case_1/stmt_1 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_de/input_dma_abort 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_de/input_adr1 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_de/input_adr0 -0.528205 -3.919609 -1.413719 0.080776 2.117841 -2.455040 -1.607113 1.169077 2.919657 1.635482 -1.067178 0.566587 1.256021 0.500876 2.152084 -2.408335 2.851122 1.050930 0.421774 -2.166115
wb_dma_ch_arb/reg_next_state 2.633216 -2.246019 -0.172210 4.007399 3.384546 0.062983 0.521615 0.425557 -0.409659 1.950219 2.041914 3.025655 -0.446429 -2.181461 0.295590 -2.411574 0.480947 2.406006 -1.041280 3.485297
wb_dma_wb_mast/input_wb_err_i 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_wb_if/wire_wbs_data_o 1.732479 1.707133 -1.599027 0.484101 0.908307 0.124994 2.408099 3.335346 0.696064 -0.921489 0.066361 -2.403756 -1.131987 -1.011015 -0.477627 4.282800 -1.870591 1.360110 1.493521 -0.056370
wb_dma_de/assign_73_dma_busy 1.146820 -3.177865 0.180413 -1.590093 -5.896147 -1.888609 -3.420559 -4.000303 0.028491 -1.940352 1.957547 0.472818 1.457530 2.095470 -0.209496 0.757030 -0.781818 0.912217 0.422393 -1.912952
wb_dma_de/always_22/if_1 1.960680 3.771724 0.525416 0.740324 0.326268 0.039828 2.046057 -6.567066 -2.722966 0.858362 1.356542 1.224398 0.797730 0.816793 1.073899 0.187492 -3.145911 1.796715 -1.028782 3.495019
wb_dma_rf/wire_ch2_csr 1.361817 5.025751 0.123404 -1.157552 2.014241 2.995163 0.840686 0.269278 -0.473987 4.152307 -0.915443 1.875202 0.505104 0.106779 3.435879 2.642217 -0.867389 2.545943 -1.686053 -0.087965
wb_dma_de/input_de_start 1.806299 2.172412 -0.762090 -0.111100 0.004380 1.526908 2.282489 -3.375111 -2.550777 0.516114 -2.755808 4.027929 1.741403 0.568204 2.437863 -0.101251 -2.600484 -0.162296 0.704518 0.886192
wb_dma_pri_enc_sub/always_3/if_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.588514 3.375254 0.258648 -2.191243 -1.966517 -0.555701 -1.115097 -0.044044 0.614469 0.274716 -0.525537 -0.986600 -0.614505 0.697814 0.395695 0.621100 -2.086177 0.164739 2.970228 -0.880097
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_ch_sel/assign_132_req_p0/expr_1 2.206808 0.393471 -2.477227 1.844893 -1.474813 -0.286404 -2.416026 -1.590518 -0.951592 3.812661 3.430357 1.466263 -2.011172 0.341260 1.595477 -3.997142 0.687165 1.348675 1.414382 2.176237
wb_dma_ch_rf/always_25/if_1/if_1 0.423759 0.173425 1.579717 -1.271589 0.182516 0.766948 -1.149852 2.387290 1.019017 -0.546990 -3.279708 1.575354 2.543124 -1.811885 -3.198611 -1.865710 -0.459357 -0.695745 2.120838 -0.301109
wb_dma_ch_sel/assign_98_valid/expr_1 0.986427 0.885559 -2.806429 0.252553 1.842208 1.233397 -1.712110 -1.905686 1.002696 4.900939 0.780643 1.840902 2.668754 0.885779 0.736431 -3.845850 1.464979 1.718614 0.162334 0.408630
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 1.497506 -0.659801 -0.279328 1.388636 4.231226 0.592894 2.391364 -4.950958 -0.281255 0.163993 1.172476 1.058043 1.199253 0.752000 1.461736 -0.082045 0.099451 1.662528 -0.432873 3.436564
wb_dma_ch_sel/reg_pointer 2.989197 -2.930366 -1.672663 4.099787 -0.171289 1.512317 -0.697791 1.424117 1.046451 -0.011003 2.034287 2.325917 -0.226343 -0.145881 -1.449707 -0.238143 -2.207165 1.661839 0.866524 -0.513682
wb_dma_wb_if/input_wb_err_i 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_rf/input_de_csr 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -0.095042 -2.337908 -0.937407 0.154519 -1.281168 0.245529 -0.585961 4.139413 1.909622 -1.180952 0.971867 -0.394886 -0.314511 -0.605391 -1.844037 0.045152 0.321196 -0.493638 1.090847 -2.976418
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_rf/input_de_adr0_we -0.029452 -0.954221 -0.722352 -2.197531 1.393573 -1.963415 -0.395449 1.100815 2.208988 1.311248 -0.356325 1.077094 1.066285 0.913589 2.735235 -1.796723 0.551362 0.859857 2.243629 -1.639541
wb_dma_ch_sel/assign_161_req_p1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 0.267312 -2.641063 -0.650679 1.655344 5.328559 -0.099287 3.729155 -2.997795 1.155053 -0.916643 1.157679 0.897577 2.421957 0.571200 1.337962 -0.244741 0.473220 0.744432 -0.856862 2.168202
wb_dma_ch_sel/assign_129_req_p0 3.159585 4.715993 0.822681 0.369642 0.139037 0.447426 -0.131173 -0.720075 -0.063208 1.717459 2.701061 -0.365680 -3.111377 -1.194606 0.037480 -0.875099 -2.229584 1.468769 3.910734 3.500361
wb_dma_de/wire_de_ack 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_ch_arb 3.227176 -0.591698 -0.028812 2.983401 2.136497 -0.014657 -0.904171 -1.661711 -1.302943 3.353593 2.508099 3.206789 -0.710679 -1.413727 1.057166 -2.966132 -0.098478 3.079234 -0.759006 4.001754
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_pri_enc_sub/always_3/if_1/cond -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 3.240543 -2.501114 -0.354935 2.536663 -0.517062 1.919718 -1.639825 0.676319 0.848656 -0.847168 2.670445 1.077460 -0.940650 -0.311762 -2.694306 -0.146306 -1.719231 1.697921 1.840738 0.538739
wb_dma/wire_de_txsz_we 2.559982 2.758714 -2.424107 -0.348437 -2.872141 0.116754 0.448652 1.072718 -1.377378 0.092155 -0.144398 -1.014260 -2.471184 0.111649 1.345253 3.452424 -2.548173 0.792947 2.872896 -0.231853
wb_dma_ch_pri_enc/wire_pri16_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_ch_rf/always_11/if_1/if_1/cond 2.353776 1.632126 3.413420 0.760778 0.780798 -1.239952 0.436010 -1.359429 1.061868 -1.158401 2.586262 1.738064 -1.622594 -0.855681 -0.132636 -1.967860 -3.205989 1.578972 3.132703 2.366081
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_ch_pri_enc/wire_pri7_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/always_6/stmt_1/expr_1 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_wb_if/wire_mast_err 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 3.558603 0.168337 -3.430871 1.800325 -3.367191 3.044235 -1.431302 -0.942722 -2.100810 0.675138 -0.167534 0.968354 -0.209975 0.302661 -0.966353 2.568388 -1.556093 1.449962 0.316972 -0.386626
wb_dma_wb_if/input_wb_cyc_i 1.999341 1.378390 -0.502300 -1.067394 2.022599 -2.489556 3.480258 1.691934 -0.210927 0.407597 -0.429717 -0.931864 -3.328200 -4.489073 3.401194 2.239144 3.589048 -0.582942 5.047234 3.592982
wb_dma_ch_sel/assign_97_valid 0.918185 5.756021 -2.448133 -1.536832 1.191828 2.043752 -0.606930 -2.358490 1.525674 5.617639 0.472227 1.537181 3.107505 1.773674 1.486050 -2.564780 -0.628795 1.882320 1.293811 -0.573051
wb_dma/wire_mast0_drdy -0.020182 -1.824807 -0.430686 -1.569878 0.052898 2.846142 2.518431 -2.550414 0.773448 -0.094045 4.761325 1.837232 -0.080276 3.812886 3.333905 3.150663 -0.515748 0.382887 -0.907990 -3.310099
wb_dma_ch_pri_enc/wire_pri8_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_wb_if/wire_pt_sel_o 1.270234 1.069883 2.469511 1.282076 4.096929 -0.399372 3.993975 2.358013 0.939120 -0.066854 0.111076 -1.027863 -2.225401 -4.209829 -0.825994 4.164905 -2.011595 -0.871841 2.742090 1.580252
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 1.029950 -0.311905 -3.274595 2.223208 -1.400272 0.952610 -0.235321 1.366165 0.394920 0.168514 1.669540 -0.073571 -0.322620 -0.241791 -2.655992 -2.933042 -0.594987 -1.551112 3.440298 0.611551
wb_dma_ch_pri_enc/wire_pri22_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
wb_dma_ch_sel/assign_143_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_sel/assign_135_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_sel/wire_gnt_p0_d 3.839622 -1.985364 -1.770955 2.665735 3.335724 0.814633 -1.035894 1.447675 -0.507076 3.143850 1.376993 1.641930 -0.389961 -2.286974 -0.286497 -1.550194 1.273734 3.550646 0.019522 3.701669
wb_dma_de/assign_20_adr0_cnt_next -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma_wb_if/inst_check_wb_dma_wb_if 0.149283 -2.192047 1.975755 0.394805 0.833482 0.273597 0.029277 1.874710 2.065535 -1.816281 -0.112697 -0.867072 -1.166845 -1.430907 -2.047549 2.314408 -0.551565 -1.390709 2.734817 -1.002705
wb_dma_ch_sel/assign_153_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_de/assign_82_rd_ack/expr_1 2.751115 0.687174 0.863826 1.256121 -1.426177 0.809312 0.831687 -1.197533 -1.419460 -1.002476 0.299950 2.764972 -1.158399 0.213164 1.248273 1.859770 -3.731352 1.397600 0.619608 0.260566
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 3.009955 0.517007 0.413915 0.881553 0.313785 0.151582 0.754378 -1.638445 -1.189732 0.879075 0.679244 3.490770 -0.647805 0.384008 2.979753 0.695734 -2.733066 2.662968 0.188401 0.933402
wb_dma_de/reg_de_csr_we 2.919245 1.898784 -1.366020 1.445425 1.888160 0.610676 1.612670 3.157440 -0.355372 1.422907 1.835641 -1.069337 -3.813085 -0.067788 2.373464 4.173023 -2.266905 3.780345 0.168370 0.782864
wb_dma/wire_wb0_ack_o -0.220600 -0.793072 -0.377654 -0.633640 -1.997402 -1.077117 0.857099 2.068745 0.500307 -3.473042 0.296330 -0.458391 -2.179203 0.729412 0.525173 0.158864 -0.710377 -1.360288 2.966317 -1.112502
wb_dma_ch_sel/always_9/stmt_1/expr_1 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_pri_enc/wire_pri23_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/assign_103_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 0.392749 -0.020688 -1.209871 -5.055544 -1.525347 0.260913 -2.707882 -0.266331 0.645474 1.739158 -2.124235 0.967637 2.057152 2.349561 2.363561 0.259492 0.078372 0.666880 2.297585 -3.032304
wb_dma_rf/wire_ch1_txsz 0.317452 -0.836129 0.292679 1.201372 0.240602 -0.369358 3.377212 3.482226 0.712920 -3.007129 -2.013188 1.139953 0.405580 -1.341436 0.543907 3.358461 -2.071969 -0.668128 0.090580 -1.893976
wb_dma_de/always_23/block_1/stmt_13 2.385984 -0.071673 -3.101907 -3.047044 -0.043717 0.397093 0.163026 1.295841 -0.150349 1.242541 -4.842636 1.913582 5.404403 -1.581921 -0.193096 2.786348 0.248168 1.033314 1.707596 -1.512500
wb_dma_de/always_23/block_1/stmt_14 1.937571 0.712654 2.232899 -0.836288 -0.426859 1.052332 -4.846206 -4.179770 1.848702 0.843335 3.367435 -2.349881 0.110032 3.156565 -2.342716 1.674305 -2.751276 5.197711 -1.108605 -0.541164
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 2.858286 -0.652285 1.016932 2.715284 -1.340822 1.285962 -0.350460 -1.807542 -1.355829 -0.854789 1.671535 2.382610 -1.220373 0.024794 -0.329921 1.170812 -3.039992 1.775141 -0.540381 1.045953
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.029452 -0.954221 -0.722352 -2.197531 1.393573 -1.963415 -0.395449 1.100815 2.208988 1.311248 -0.356325 1.077094 1.066285 0.913589 2.735235 -1.796723 0.551362 0.859857 2.243629 -1.639541
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 3.336180 1.592338 -0.873226 0.146224 -2.053462 0.879799 -1.258560 -1.204449 -0.091740 1.148390 0.836508 2.260661 -0.534453 1.348701 1.356866 0.535256 -3.705678 2.281587 2.441964 -0.766958
wb_dma_ch_rf/input_ch_sel 2.389727 -3.400183 -1.249774 -3.003684 -4.427092 -4.730010 -0.314803 -2.363034 0.016678 -0.893280 0.977433 0.014007 2.379465 -0.670696 4.035425 4.944739 1.830311 2.462740 -0.022381 -1.097435
wb_dma_ch_sel/always_45/case_1/stmt_2 1.278564 -1.548111 -0.067349 2.087635 0.041564 0.747244 -0.773764 1.375172 1.598233 -1.367359 1.692233 -0.663904 -0.519714 -0.622093 -3.073756 -0.268346 -1.108374 0.166385 1.803711 0.289377
wb_dma_wb_if/wire_wb_addr_o 0.953331 1.049618 -1.415313 -0.490459 2.180171 -0.227630 0.286895 2.872134 1.853876 1.163920 1.456410 -1.701048 -1.139693 -1.241633 -1.007247 -2.010097 0.658584 -0.151813 4.314612 1.665339
wb_dma_ch_rf/wire_ch_txsz_we 3.558603 0.168337 -3.430871 1.800325 -3.367191 3.044235 -1.431302 -0.942722 -2.100810 0.675138 -0.167534 0.968354 -0.209975 0.302661 -0.966353 2.568388 -1.556093 1.449962 0.316972 -0.386626
wb_dma_de/assign_70_de_adr1/expr_1 1.278564 -1.548111 -0.067349 2.087635 0.041564 0.747244 -0.773764 1.375172 1.598233 -1.367359 1.692233 -0.663904 -0.519714 -0.622093 -3.073756 -0.268346 -1.108374 0.166385 1.803711 0.289377
wb_dma_ch_sel/assign_116_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 0.112541 -1.556311 -3.639098 -0.227800 -0.645700 0.527972 1.031090 1.379176 0.703204 1.271179 -2.443458 3.636514 2.779144 1.109077 2.963333 -0.418232 0.205889 -0.611555 0.606880 -3.862898
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma_wb_mast/wire_wb_addr_o 0.953331 1.049618 -1.415313 -0.490459 2.180171 -0.227630 0.286895 2.872134 1.853876 1.163920 1.456410 -1.701048 -1.139693 -1.241633 -1.007247 -2.010097 0.658584 -0.151813 4.314612 1.665339
wb_dma_ch_rf/reg_ch_csr_r2 2.353776 1.632126 3.413420 0.760778 0.780798 -1.239952 0.436010 -1.359429 1.061868 -1.158401 2.586262 1.738064 -1.622594 -0.855681 -0.132636 -1.967860 -3.205989 1.578972 3.132703 2.366081
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 0.423759 0.173425 1.579717 -1.271589 0.182516 0.766948 -1.149852 2.387290 1.019017 -0.546990 -3.279708 1.575354 2.543124 -1.811885 -3.198611 -1.865710 -0.459357 -0.695745 2.120838 -0.301109
wb_dma_ch_sel/assign_11_pri3 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_de 1.210039 1.415113 -0.006905 0.419010 1.522062 -0.671907 0.802982 -5.396880 -1.693681 1.931489 1.258273 1.686857 1.220093 1.081181 2.050189 -1.189591 -1.097455 2.133614 -1.502955 2.777494
wb_dma_wb_slv/wire_wb_data_o -0.791656 -0.305586 1.692346 -0.285774 0.683343 -2.978708 0.399001 1.377330 5.731210 -2.367361 2.382684 -3.576921 0.273575 -1.060475 -1.885561 -0.887112 1.266906 -0.813466 3.991107 -0.642515
wb_dma_inc30r/always_1/stmt_1 0.877328 1.819234 0.466694 2.738752 2.149896 2.312917 -2.382075 1.279065 5.703638 0.680634 -2.107012 -1.521842 2.265208 -2.916330 -4.101945 -0.526413 0.975875 -0.907262 3.153463 -0.776995
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_sel/assign_127_req_p0 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/assign_94_valid 1.806299 2.172412 -0.762090 -0.111100 0.004380 1.526908 2.282489 -3.375111 -2.550777 0.516114 -2.755808 4.027929 1.741403 0.568204 2.437863 -0.101251 -2.600484 -0.162296 0.704518 0.886192
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 2.199190 -0.260136 -0.943407 3.374779 -2.597955 1.819809 1.178082 -1.428687 -2.117511 -1.173803 0.485875 2.490171 -0.756618 0.120282 0.282891 2.414560 -2.835438 0.388200 -1.258783 -0.296093
wb_dma_ch_pri_enc/wire_pri12_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_rf/always_20/if_1/block_1 -0.879092 -1.854247 1.005669 -2.333855 2.745347 -1.653583 -2.644803 0.360602 3.886268 2.105493 0.375442 -0.120839 2.180751 1.602676 1.571077 -1.275911 1.245917 2.519378 -0.259328 -2.282156
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 3.108115 0.200241 1.306508 2.509995 0.305612 -0.603647 1.095222 -0.496638 0.534164 -0.298269 1.588631 4.099677 -0.905001 -0.324360 1.642258 -0.872363 -4.060339 2.069559 1.837399 0.608372
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 0.713122 1.648693 0.546183 -2.308827 -2.609009 0.839227 -1.884441 -0.353819 0.483182 -0.658081 -0.653213 -0.736267 0.012540 1.209216 -0.768806 1.635694 -2.127596 0.089096 2.195433 -1.791511
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_wb_if/input_slv_din -0.791656 -0.305586 1.692346 -0.285774 0.683343 -2.978708 0.399001 1.377330 5.731210 -2.367361 2.382684 -3.576921 0.273575 -1.060475 -1.885561 -0.887112 1.266906 -0.813466 3.991107 -0.642515
wb_dma_ch_sel/assign_94_valid/expr_1 1.806299 2.172412 -0.762090 -0.111100 0.004380 1.526908 2.282489 -3.375111 -2.550777 0.516114 -2.755808 4.027929 1.741403 0.568204 2.437863 -0.101251 -2.600484 -0.162296 0.704518 0.886192
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 0.330844 4.178059 -1.264401 -0.322721 -1.837528 -1.893780 0.935134 1.354606 0.621323 1.321118 -1.293219 0.303821 -0.403519 0.803889 2.943087 1.590808 -3.772555 0.224938 1.955506 -2.153750
wb_dma_de/always_21 2.256080 -2.743815 -2.748858 -0.084558 2.275080 0.212105 1.970676 3.021271 -0.049112 0.948299 -0.469295 1.964448 -0.580838 -0.097567 4.019899 2.512169 0.603825 2.086687 0.629176 -0.799310
wb_dma_de/always_22 1.960680 3.771724 0.525416 0.740324 0.326268 0.039828 2.046057 -6.567066 -2.722966 0.858362 1.356542 1.224398 0.797730 0.816793 1.073899 0.187492 -3.145911 1.796715 -1.028782 3.495019
wb_dma_de/always_23 1.960680 3.771724 0.525416 0.740324 0.326268 0.039828 2.046057 -6.567066 -2.722966 0.858362 1.356542 1.224398 0.797730 0.816793 1.073899 0.187492 -3.145911 1.796715 -1.028782 3.495019
wb_dma_ch_pri_enc/wire_pri1_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_de/assign_78_mast0_go -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_de/wire_dma_done 2.143922 0.583256 1.221724 -0.420637 0.446206 1.661732 0.624647 -1.351030 -1.316964 0.541591 -2.168734 4.331933 1.934706 -0.343371 1.495358 1.060033 -1.821452 1.670517 -0.924281 -0.091106
wb_dma_ch_sel/assign_150_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_rf/input_wb_rf_adr -2.562508 3.650890 0.472016 1.733594 -0.664843 -7.385447 1.408733 0.578960 1.959187 2.281296 -3.759911 -1.012899 2.713706 -2.162934 2.870082 0.308532 -2.643906 -1.442016 -0.953629 -1.276957
wb_dma_wb_if -0.747888 -1.582680 -1.032896 3.142505 1.841748 -3.065955 2.732977 -0.075641 -0.852795 0.259835 0.605486 1.365918 0.234992 -1.623202 0.755672 -2.670918 1.368847 -0.226295 -1.787240 1.968976
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 2.919245 1.898784 -1.366020 1.445425 1.888160 0.610676 1.612670 3.157440 -0.355372 1.422907 1.835641 -1.069337 -3.813085 -0.067788 2.373464 4.173023 -2.266905 3.780345 0.168370 0.782864
wb_dma_ch_pri_enc/wire_pri25_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_wb_mast/reg_mast_cyc -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_rf/input_wb_rf_we 2.030994 1.086699 -1.853995 5.028281 1.173462 -0.386437 1.028886 -0.067940 -0.641806 2.270301 1.881129 1.341179 0.951083 -2.917191 -1.807159 -2.736938 1.218789 2.465258 -2.612907 3.451413
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -0.879092 -1.854247 1.005669 -2.333855 2.745347 -1.653583 -2.644803 0.360602 3.886268 2.105493 0.375442 -0.120839 2.180751 1.602676 1.571077 -1.275911 1.245917 2.519378 -0.259328 -2.282156
wb_dma_ch_rf/always_20 -0.879092 -1.854247 1.005669 -2.333855 2.745347 -1.653583 -2.644803 0.360602 3.886268 2.105493 0.375442 -0.120839 2.180751 1.602676 1.571077 -1.275911 1.245917 2.519378 -0.259328 -2.282156
wb_dma_de/always_6/if_1 2.199190 -0.260136 -0.943407 3.374779 -2.597955 1.819809 1.178082 -1.428687 -2.117511 -1.173803 0.485875 2.490171 -0.756618 0.120282 0.282891 2.414560 -2.835438 0.388200 -1.258783 -0.296093
wb_dma_wb_slv/always_4/stmt_1 -2.143344 2.916576 -5.122712 1.298759 1.695288 -4.177974 4.076511 1.535623 2.242800 3.934629 -0.683393 -1.297445 1.063857 0.177545 4.945823 -0.588862 0.222326 -1.437302 0.767697 -2.579180
wb_dma_de/assign_3_ptr_valid 2.989197 -2.930366 -1.672663 4.099787 -0.171289 1.512317 -0.697791 1.424117 1.046451 -0.011003 2.034287 2.325917 -0.226343 -0.145881 -1.449707 -0.238143 -2.207165 1.661839 0.866524 -0.513682
wb_dma_wb_mast/input_pt_sel 1.656278 2.501532 0.816555 1.216338 3.836786 -0.776540 4.889907 4.230359 1.362409 -2.246021 0.101196 -1.561839 -0.630792 -2.903271 -0.382711 2.536697 -2.476212 1.038861 1.290467 2.331935
wb_dma_ch_pri_enc/wire_pri15_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_wb_slv/input_wb_we_i -2.746367 4.479377 1.627952 -3.217160 3.420703 -0.933760 3.997631 4.171841 0.945091 1.218694 1.975931 0.899304 0.318443 1.725057 2.633904 -0.868997 -3.923259 -0.417409 0.995133 -0.130434
wb_dma_de/reg_tsz_cnt_is_0_r 3.640801 2.275700 -0.511671 -1.572096 -1.797939 2.319645 -1.143077 -0.972710 -1.563720 -0.134636 1.032897 -0.851740 -2.142784 0.342073 -0.566296 2.763857 -1.944868 2.028688 2.799366 1.350242
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 0.763357 3.921586 3.796589 1.904901 0.075985 0.359661 -0.357140 -1.693657 1.075077 -0.620298 -0.287731 -0.330162 1.471325 0.537346 -3.163256 2.777470 -5.662415 3.179070 -2.599862 -0.486264
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma/wire_mast1_drdy -0.361768 1.498337 3.018330 0.738705 1.194762 -1.331416 1.368221 0.063118 1.213149 -0.977800 0.074058 1.467437 -0.286338 -0.679456 0.466034 -1.151019 -2.106959 -0.079839 0.543996 0.120425
wb_dma_ch_rf/wire_ch_csr_we 2.316996 2.151592 -0.086213 2.904447 3.093371 -1.395126 1.593728 -2.082201 0.478231 3.038497 2.610566 0.596960 0.108401 -2.471432 1.413679 -1.217216 1.973014 3.273800 -1.258442 4.313128
wb_dma_ch_pri_enc/inst_u9 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_rf/assign_8_ch_csr 1.051887 2.354566 1.124477 -0.752481 2.360009 -0.088698 -0.179735 -4.872319 0.263264 2.315584 1.959825 -0.348842 1.342045 0.493684 1.430751 -0.775706 0.790761 2.554590 -1.130885 3.059715
wb_dma_ch_rf/wire_this_ptr_set 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_pri_enc/inst_u5 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/inst_u4 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/inst_u7 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/inst_u6 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/inst_u1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/inst_u0 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/inst_u3 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/inst_u2 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma/wire_de_start 1.806299 2.172412 -0.762090 -0.111100 0.004380 1.526908 2.282489 -3.375111 -2.550777 0.516114 -2.755808 4.027929 1.741403 0.568204 2.437863 -0.101251 -2.600484 -0.162296 0.704518 0.886192
wb_dma_ch_sel/assign_130_req_p0/expr_1 3.159585 4.715993 0.822681 0.369642 0.139037 0.447426 -0.131173 -0.720075 -0.063208 1.717459 2.701061 -0.365680 -3.111377 -1.194606 0.037480 -0.875099 -2.229584 1.468769 3.910734 3.500361
wb_dma_rf/wire_ch_stop 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_ch_rf/input_de_adr0 -0.464584 -2.631099 1.522097 -4.300049 1.058461 -0.003922 -3.024905 -1.278185 2.339782 0.608931 0.801262 0.484068 1.587717 3.648014 1.571499 -0.497728 0.875770 3.032038 -0.436117 -2.889299
wb_dma_ch_rf/input_de_adr1 1.278564 -1.548111 -0.067349 2.087635 0.041564 0.747244 -0.773764 1.375172 1.598233 -1.367359 1.692233 -0.663904 -0.519714 -0.622093 -3.073756 -0.268346 -1.108374 0.166385 1.803711 0.289377
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_wb_if/input_wbs_data_i 1.062028 -2.267737 -2.214748 -0.376752 2.904658 -2.064438 2.043218 4.699543 -0.918495 1.226892 -0.614903 -0.119758 -2.212280 0.394842 4.609341 3.296333 -0.373231 2.798634 -0.897644 -0.451938
wb_dma_de/reg_tsz_dec 3.365423 3.696053 -0.527507 -2.727409 -1.930539 1.722145 -0.677935 -0.783863 -1.313044 -0.433153 -0.237783 -1.778257 -1.394822 -0.431644 -1.179515 3.041640 -1.779667 1.375157 3.888815 1.287497
wb_dma_ch_sel/input_ch0_am0 -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma_ch_sel/input_ch0_am1 1.354734 -0.214487 0.721914 -1.507583 2.006335 2.131066 -0.118441 0.951820 1.667931 -0.590403 -1.873462 1.131610 2.771649 -1.004720 -2.564257 -0.457482 -0.522633 -0.001733 2.650272 -0.058122
wb_dma_ch_sel/assign_162_req_p1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 3.592124 -1.030238 -1.252864 -0.008461 -0.921696 2.884253 0.004235 1.623544 -0.755538 -1.371178 0.879879 0.131738 -2.010164 -0.191360 -0.725187 3.596033 -1.338786 1.571367 2.287576 0.038659
wb_dma_rf/wire_ch5_csr 1.998489 1.394120 -0.455206 1.290296 2.459104 2.450912 0.070624 -1.322129 -0.686348 3.091374 0.691509 1.455485 0.418034 -0.311039 1.191520 0.750802 0.106617 2.575063 -1.905359 1.812992
wb_dma_ch_rf/wire_ch_am1_we 0.423759 0.173425 1.579717 -1.271589 0.182516 0.766948 -1.149852 2.387290 1.019017 -0.546990 -3.279708 1.575354 2.543124 -1.811885 -3.198611 -1.865710 -0.459357 -0.695745 2.120838 -0.301109
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_rf/always_2/if_1/if_1/block_1 2.989197 -2.930366 -1.672663 4.099787 -0.171289 1.512317 -0.697791 1.424117 1.046451 -0.011003 2.034287 2.325917 -0.226343 -0.145881 -1.449707 -0.238143 -2.207165 1.661839 0.866524 -0.513682
wb_dma_inc30r/wire_out 0.735007 -2.237512 1.993315 0.311259 5.033319 1.433059 -1.099273 2.348977 3.966840 0.333243 2.107042 -0.423117 1.579281 -1.691743 -3.341027 -0.839932 1.112935 1.265079 1.278482 1.498945
wb_dma_ch_pri_enc/reg_pri_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma/input_wb0_we_i -2.746367 4.479377 1.627952 -3.217160 3.420703 -0.933760 3.997631 4.171841 0.945091 1.218694 1.975931 0.899304 0.318443 1.725057 2.633904 -0.868997 -3.923259 -0.417409 0.995133 -0.130434
wb_dma_de/always_2/if_1/if_1/stmt_1 0.028011 -2.044345 2.512044 -2.092279 4.385426 1.425193 -0.715425 2.364111 3.869353 -0.031521 0.079578 1.053482 3.614207 -0.986206 -2.603664 -0.438967 0.552831 1.101358 0.876345 -0.747098
wb_dma_ch_rf/wire_ch_txsz_dewe 2.559982 2.758714 -2.424107 -0.348437 -2.872141 0.116754 0.448652 1.072718 -1.377378 0.092155 -0.144398 -1.014260 -2.471184 0.111649 1.345253 3.452424 -2.548173 0.792947 2.872896 -0.231853
wb_dma_de/always_22/if_1/stmt_2 1.960680 3.771724 0.525416 0.740324 0.326268 0.039828 2.046057 -6.567066 -2.722966 0.858362 1.356542 1.224398 0.797730 0.816793 1.073899 0.187492 -3.145911 1.796715 -1.028782 3.495019
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 0.758724 4.372929 0.498006 -0.734021 -0.189939 -3.267527 0.587898 0.900121 1.924298 0.823419 0.605240 -0.784746 -1.792515 -0.009485 2.266425 -0.602953 -2.887715 1.073880 3.855525 -0.195188
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 0.423759 0.173425 1.579717 -1.271589 0.182516 0.766948 -1.149852 2.387290 1.019017 -0.546990 -3.279708 1.575354 2.543124 -1.811885 -3.198611 -1.865710 -0.459357 -0.695745 2.120838 -0.301109
wb_dma_ch_sel/assign_149_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma/wire_de_ack 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_wb_mast/always_1/if_1 1.062028 -2.267737 -2.214748 -0.376752 2.904658 -2.064438 2.043218 4.699543 -0.918495 1.226892 -0.614903 -0.119758 -2.212280 0.394842 4.609341 3.296333 -0.373231 2.798634 -0.897644 -0.451938
wb_dma_wb_if/wire_wb_cyc_o -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_sel/assign_143_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_wb_mast/wire_mast_err 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma/wire_slv0_dout -1.759970 3.653236 -6.019712 1.861885 0.122171 -3.087076 2.477897 0.632711 2.018883 4.501241 -1.091442 -1.888911 1.868976 0.389702 3.087845 0.623605 -0.976643 -2.079726 1.065990 -2.861744
wb_dma_ch_sel/reg_am1 1.354734 -0.214487 0.721914 -1.507583 2.006335 2.131066 -0.118441 0.951820 1.667931 -0.590403 -1.873462 1.131610 2.771649 -1.004720 -2.564257 -0.457482 -0.522633 -0.001733 2.650272 -0.058122
wb_dma_ch_sel/input_next_ch 2.143922 0.583256 1.221724 -0.420637 0.446206 1.661732 0.624647 -1.351030 -1.316964 0.541591 -2.168734 4.331933 1.934706 -0.343371 1.495358 1.060033 -1.821452 1.670517 -0.924281 -0.091106
wb_dma_de/always_9 3.365423 3.696053 -0.527507 -2.727409 -1.930539 1.722145 -0.677935 -0.783863 -1.313044 -0.433153 -0.237783 -1.778257 -1.394822 -0.431644 -1.179515 3.041640 -1.779667 1.375157 3.888815 1.287497
wb_dma_de/always_8 2.128134 1.627201 1.714589 0.532807 -1.803819 -0.393163 -0.004012 -2.135060 -0.088923 -0.649362 0.363526 3.066426 -0.176462 0.713295 1.225204 -0.144029 -4.393054 1.114311 1.741901 -0.336792
wb_dma_wb_mast/always_1/if_1/cond 1.062028 -2.267737 -2.214748 -0.376752 2.904658 -2.064438 2.043218 4.699543 -0.918495 1.226892 -0.614903 -0.119758 -2.212280 0.394842 4.609341 3.296333 -0.373231 2.798634 -0.897644 -0.451938
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_rf/always_1/case_1/stmt_12 -1.287145 -0.691441 -0.206515 -0.913277 -0.307764 -0.425971 -0.656602 2.332103 2.820263 -1.394355 -1.557486 -1.930253 -0.531005 1.348047 0.245435 1.696438 -1.164414 -1.093392 2.092063 -3.728275
wb_dma_rf/always_1/case_1/stmt_13 -0.296469 -1.125520 1.653013 -0.348274 -1.223080 -1.141796 -1.308658 2.825351 1.090428 -1.243220 -2.031774 1.510354 0.784086 -1.263507 -1.877178 -2.310729 -0.515460 -1.034443 1.934935 -0.978401
wb_dma_de/always_3 1.668348 0.864626 -1.232220 1.272595 1.947368 1.888439 0.777778 1.994160 1.304194 -0.185522 0.118550 -0.554125 0.913301 -2.168360 -4.027930 -2.003254 -0.426639 -1.068482 3.879861 2.298679
wb_dma_de/always_2 -0.341180 -2.091296 1.446203 -2.355783 3.268047 -0.236884 -2.363663 0.352723 3.488553 1.627824 -1.546463 1.446771 4.238539 0.545610 -0.303277 -1.786153 1.055585 2.036854 -0.165474 -1.937854
wb_dma_de/always_5 3.336180 1.592338 -0.873226 0.146224 -2.053462 0.879799 -1.258560 -1.204449 -0.091740 1.148390 0.836508 2.260661 -0.534453 1.348701 1.356866 0.535256 -3.705678 2.281587 2.441964 -0.766958
wb_dma_de/always_4 2.128134 1.627201 1.714589 0.532807 -1.803819 -0.393163 -0.004012 -2.135060 -0.088923 -0.649362 0.363526 3.066426 -0.176462 0.713295 1.225204 -0.144029 -4.393054 1.114311 1.741901 -0.336792
wb_dma_de/always_7 3.640801 2.275700 -0.511671 -1.572096 -1.797939 2.319645 -1.143077 -0.972710 -1.563720 -0.134636 1.032897 -0.851740 -2.142784 0.342073 -0.566296 2.763857 -1.944868 2.028688 2.799366 1.350242
wb_dma_de/always_6 2.199190 -0.260136 -0.943407 3.374779 -2.597955 1.819809 1.178082 -1.428687 -2.117511 -1.173803 0.485875 2.490171 -0.756618 0.120282 0.282891 2.414560 -2.835438 0.388200 -1.258783 -0.296093
wb_dma_ch_sel/input_ch3_txsz 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 0.713122 1.648693 0.546183 -2.308827 -2.609009 0.839227 -1.884441 -0.353819 0.483182 -0.658081 -0.653213 -0.736267 0.012540 1.209216 -0.768806 1.635694 -2.127596 0.089096 2.195433 -1.791511
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_rf/always_11/if_1 2.353776 1.632126 3.413420 0.760778 0.780798 -1.239952 0.436010 -1.359429 1.061868 -1.158401 2.586262 1.738064 -1.622594 -0.855681 -0.132636 -1.967860 -3.205989 1.578972 3.132703 2.366081
wb_dma_ch_sel/assign_147_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_sel/always_45/case_1/cond 1.029950 -0.311905 -3.274595 2.223208 -1.400272 0.952610 -0.235321 1.366165 0.394920 0.168514 1.669540 -0.073571 -0.322620 -0.241791 -2.655992 -2.933042 -0.594987 -1.551112 3.440298 0.611551
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_de/assign_68_de_txsz 3.354385 3.301874 -2.246298 -2.094327 -3.883478 3.027392 -0.936572 -1.627116 -1.852080 -0.192187 -1.074130 -0.168620 0.258039 0.147801 -1.390064 3.032960 -1.497402 0.848586 2.887955 -0.436009
wb_dma_de/always_23/block_1/case_1/block_10/if_2 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_ch_rf/always_20/if_1 -0.879092 -1.854247 1.005669 -2.333855 2.745347 -1.653583 -2.644803 0.360602 3.886268 2.105493 0.375442 -0.120839 2.180751 1.602676 1.571077 -1.275911 1.245917 2.519378 -0.259328 -2.282156
wb_dma/input_wb0s_data_i 1.062028 -2.267737 -2.214748 -0.376752 2.904658 -2.064438 2.043218 4.699543 -0.918495 1.226892 -0.614903 -0.119758 -2.212280 0.394842 4.609341 3.296333 -0.373231 2.798634 -0.897644 -0.451938
wb_dma_de/reg_dma_done_d 1.991553 0.917053 -0.532685 0.633190 -1.181546 0.749997 1.367708 -1.532700 -1.959422 0.352381 -0.801488 3.340900 -0.097836 0.607171 3.064915 1.867084 -2.338987 1.242311 -0.661350 -0.485196
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.029452 -0.954221 -0.722352 -2.197531 1.393573 -1.963415 -0.395449 1.100815 2.208988 1.311248 -0.356325 1.077094 1.066285 0.913589 2.735235 -1.796723 0.551362 0.859857 2.243629 -1.639541
wb_dma_wb_slv/assign_1_rf_sel -0.584519 -0.266406 -1.309142 -3.373906 -1.286214 -3.990642 -0.681093 -1.017683 -0.762423 -0.564449 1.630073 0.008209 -2.732182 2.027265 3.702071 -4.589718 0.892104 -1.114541 5.191768 1.724187
wb_dma_ch_rf/assign_23_ch_csr_dewe 2.919245 1.898784 -1.366020 1.445425 1.888160 0.610676 1.612670 3.157440 -0.355372 1.422907 1.835641 -1.069337 -3.813085 -0.067788 2.373464 4.173023 -2.266905 3.780345 0.168370 0.782864
wb_dma_de/always_4/if_1/if_1/cond 2.128134 1.627201 1.714589 0.532807 -1.803819 -0.393163 -0.004012 -2.135060 -0.088923 -0.649362 0.363526 3.066426 -0.176462 0.713295 1.225204 -0.144029 -4.393054 1.114311 1.741901 -0.336792
wb_dma_ch_sel/assign_376_gnt_p1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_de/wire_wr_ack 2.751115 0.687174 0.863826 1.256121 -1.426177 0.809312 0.831687 -1.197533 -1.419460 -1.002476 0.299950 2.764972 -1.158399 0.213164 1.248273 1.859770 -3.731352 1.397600 0.619608 0.260566
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 3.592124 -1.030238 -1.252864 -0.008461 -0.921696 2.884253 0.004235 1.623544 -0.755538 -1.371178 0.879879 0.131738 -2.010164 -0.191360 -0.725187 3.596033 -1.338786 1.571367 2.287576 0.038659
wb_dma_ch_arb/always_1 2.633216 -2.246019 -0.172210 4.007399 3.384546 0.062983 0.521615 0.425557 -0.409659 1.950219 2.041914 3.025655 -0.446429 -2.181461 0.295590 -2.411574 0.480947 2.406006 -1.041280 3.485297
wb_dma_ch_arb/always_2 2.633216 -2.246019 -0.172210 4.007399 3.384546 0.062983 0.521615 0.425557 -0.409659 1.950219 2.041914 3.025655 -0.446429 -2.181461 0.295590 -2.411574 0.480947 2.406006 -1.041280 3.485297
wb_dma/wire_ch0_txsz 2.883481 2.050484 -2.982253 -0.035575 -3.080350 2.843066 -0.116636 -0.327978 -2.021716 0.571039 -0.993500 0.815732 -0.524883 0.691777 0.425045 3.216649 -2.090388 0.883047 1.228851 -1.075947
wb_dma_de/always_19 2.212651 -2.099178 1.886243 -4.462322 4.967099 -1.351147 1.575890 0.285369 0.794959 -1.511611 -1.661441 0.823914 1.939966 -2.307337 -0.164303 -1.286375 1.817837 1.284478 4.095363 3.027481
wb_dma_de/always_18 0.620702 0.239556 -5.242480 -0.715826 0.428470 2.848001 1.389729 1.762988 1.470566 1.136256 2.555857 -1.555866 -0.203501 1.666796 -0.515408 -0.265001 0.994393 -1.122619 3.983574 -1.198196
wb_dma_de/always_15 3.521020 1.266820 -1.623671 0.169457 -1.446318 2.048652 -0.530425 -0.155725 -1.352580 0.811230 0.788871 0.776908 -1.691626 0.709034 0.893450 2.581554 -2.436052 2.295449 1.539449 0.209143
wb_dma_de/always_14 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_de/always_11 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_de/always_13 2.143922 0.583256 1.221724 -0.420637 0.446206 1.661732 0.624647 -1.351030 -1.316964 0.541591 -2.168734 4.331933 1.934706 -0.343371 1.495358 1.060033 -1.821452 1.670517 -0.924281 -0.091106
wb_dma_de/always_12 2.128134 1.627201 1.714589 0.532807 -1.803819 -0.393163 -0.004012 -2.135060 -0.088923 -0.649362 0.363526 3.066426 -0.176462 0.713295 1.225204 -0.144029 -4.393054 1.114311 1.741901 -0.336792
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -1.225743 2.730289 2.490860 -2.973653 -2.034359 -4.373463 -0.032163 0.344906 1.238196 1.228144 -0.726781 2.663162 1.613739 0.244137 4.305656 -0.279459 -2.368433 0.277426 0.286434 -2.784094
wb_dma_ch_sel/assign_155_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_pri_enc/wire_pri13_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_de/reg_read_r 3.521020 1.266820 -1.623671 0.169457 -1.446318 2.048652 -0.530425 -0.155725 -1.352580 0.811230 0.788871 0.776908 -1.691626 0.709034 0.893450 2.581554 -2.436052 2.295449 1.539449 0.209143
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 3.506998 -0.283579 0.006236 2.821020 0.645406 0.623231 2.360694 0.819948 -0.871989 -0.566189 1.086952 3.585847 -1.919519 -0.782434 2.072664 1.448182 -3.205215 2.066364 0.914611 0.891673
wb_dma/assign_9_slv0_pt_in -0.220600 -0.793072 -0.377654 -0.633640 -1.997402 -1.077117 0.857099 2.068745 0.500307 -3.473042 0.296330 -0.458391 -2.179203 0.729412 0.525173 0.158864 -0.710377 -1.360288 2.966317 -1.112502
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_ch_rf/always_17/if_1/block_1 2.199190 -0.260136 -0.943407 3.374779 -2.597955 1.819809 1.178082 -1.428687 -2.117511 -1.173803 0.485875 2.490171 -0.756618 0.120282 0.282891 2.414560 -2.835438 0.388200 -1.258783 -0.296093
wb_dma_ch_rf/assign_10_ch_enable/expr_1 0.475272 -3.842843 -1.251541 1.592176 4.527633 1.108559 2.671272 -3.777511 1.153035 -0.695347 0.579745 2.257677 2.955409 0.716874 1.231736 -1.514865 2.011798 0.030108 -0.287707 1.582674
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 3.336180 1.592338 -0.873226 0.146224 -2.053462 0.879799 -1.258560 -1.204449 -0.091740 1.148390 0.836508 2.260661 -0.534453 1.348701 1.356866 0.535256 -3.705678 2.281587 2.441964 -0.766958
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma_ch_pri_enc/wire_pri2_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_de/always_11/stmt_1 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_ch_rf/wire_ch_adr1_we 1.029950 -0.311905 -3.274595 2.223208 -1.400272 0.952610 -0.235321 1.366165 0.394920 0.168514 1.669540 -0.073571 -0.322620 -0.241791 -2.655992 -2.933042 -0.594987 -1.551112 3.440298 0.611551
wb_dma_ch_sel_checker/input_ch_sel -0.392857 -1.757794 -1.714396 1.241657 0.359491 -1.089729 1.347829 3.252576 1.476193 0.044076 -1.209231 1.459375 0.542119 0.177415 1.903871 0.662119 -0.753727 -0.310164 0.186790 -2.898766
wb_dma_ch_sel/input_ch1_adr1 1.278564 -1.548111 -0.067349 2.087635 0.041564 0.747244 -0.773764 1.375172 1.598233 -1.367359 1.692233 -0.663904 -0.519714 -0.622093 -3.073756 -0.268346 -1.108374 0.166385 1.803711 0.289377
wb_dma/wire_slv0_pt_in -0.220600 -0.793072 -0.377654 -0.633640 -1.997402 -1.077117 0.857099 2.068745 0.500307 -3.473042 0.296330 -0.458391 -2.179203 0.729412 0.525173 0.158864 -0.710377 -1.360288 2.966317 -1.112502
wb_dma_rf/always_2/if_1/if_1/cond 0.089626 2.121537 1.739436 -0.331813 -3.044342 -3.562086 -1.070021 -1.782703 -0.247926 1.163305 -0.159737 2.801797 0.203762 0.577803 2.838662 -1.985423 -2.635311 1.128260 -0.338180 -1.499158
wb_dma_pri_enc_sub/reg_pri_out_d 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/always_4/case_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/wire_pri29_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 2.199190 -0.260136 -0.943407 3.374779 -2.597955 1.819809 1.178082 -1.428687 -2.117511 -1.173803 0.485875 2.490171 -0.756618 0.120282 0.282891 2.414560 -2.835438 0.388200 -1.258783 -0.296093
wb_dma_de/wire_read_hold -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 1.029950 -0.311905 -3.274595 2.223208 -1.400272 0.952610 -0.235321 1.366165 0.394920 0.168514 1.669540 -0.073571 -0.322620 -0.241791 -2.655992 -2.933042 -0.594987 -1.551112 3.440298 0.611551
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_ch_rf/wire_sw_pointer 1.585820 1.769024 0.688643 -0.412968 -1.513191 0.825398 0.049034 0.799131 -2.872854 1.483802 -3.356848 5.362843 1.276922 -1.630639 0.851692 -2.411070 -1.060848 0.265889 -0.006852 0.779114
wb_dma/wire_slv0_din 0.396037 1.297136 1.290798 0.102082 0.208792 -0.714791 -1.852256 -2.553945 3.569540 -1.514780 -3.015370 -3.570165 -1.026134 1.110447 -0.868716 -1.252351 0.837860 0.924951 2.820281 -1.672614
wb_dma_ch_rf/input_dma_err 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_sel/assign_158_req_p1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_rf/assign_17_ch_am1_we 0.423759 0.173425 1.579717 -1.271589 0.182516 0.766948 -1.149852 2.387290 1.019017 -0.546990 -3.279708 1.575354 2.543124 -1.811885 -3.198611 -1.865710 -0.459357 -0.695745 2.120838 -0.301109
wb_dma_ch_rf/assign_7_pointer_s -0.095042 -2.337908 -0.937407 0.154519 -1.281168 0.245529 -0.585961 4.139413 1.909622 -1.180952 0.971867 -0.394886 -0.314511 -0.605391 -1.844037 0.045152 0.321196 -0.493638 1.090847 -2.976418
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_wb_slv/always_5/stmt_1 0.084836 3.229735 -2.311263 -1.950129 0.274336 -2.741058 0.651738 1.438862 1.488781 2.519313 -0.115325 0.059473 -0.173409 0.548819 3.101808 -2.818727 -0.670564 -0.045797 4.442974 -0.440091
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/input_de_ack 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
wb_dma_ch_sel/reg_valid_sel 1.806299 2.172412 -0.762090 -0.111100 0.004380 1.526908 2.282489 -3.375111 -2.550777 0.516114 -2.755808 4.027929 1.741403 0.568204 2.437863 -0.101251 -2.600484 -0.162296 0.704518 0.886192
wb_dma_de/assign_63_chunk_cnt_is_0_d 2.128134 1.627201 1.714589 0.532807 -1.803819 -0.393163 -0.004012 -2.135060 -0.088923 -0.649362 0.363526 3.066426 -0.176462 0.713295 1.225204 -0.144029 -4.393054 1.114311 1.741901 -0.336792
wb_dma_de/assign_64_tsz_cnt_is_0_d 2.858286 -0.652285 1.016932 2.715284 -1.340822 1.285962 -0.350460 -1.807542 -1.355829 -0.854789 1.671535 2.382610 -1.220373 0.024794 -0.329921 1.170812 -3.039992 1.775141 -0.540381 1.045953
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -0.095042 -2.337908 -0.937407 0.154519 -1.281168 0.245529 -0.585961 4.139413 1.909622 -1.180952 0.971867 -0.394886 -0.314511 -0.605391 -1.844037 0.045152 0.321196 -0.493638 1.090847 -2.976418
wb_dma_wb_mast/always_4/stmt_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_sel/assign_375_gnt_p0 3.839622 -1.985364 -1.770955 2.665735 3.335724 0.814633 -1.035894 1.447675 -0.507076 3.143850 1.376993 1.641930 -0.389961 -2.286974 -0.286497 -1.550194 1.273734 3.550646 0.019522 3.701669
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma/inst_u2 1.210039 1.415113 -0.006905 0.419010 1.522062 -0.671907 0.802982 -5.396880 -1.693681 1.931489 1.258273 1.686857 1.220093 1.081181 2.050189 -1.189591 -1.097455 2.133614 -1.502955 2.777494
wb_dma/inst_u1 1.222287 1.561533 0.762632 -0.535294 1.036679 1.216681 -0.498815 -5.359188 -1.223270 1.914770 0.681848 1.279390 1.558998 1.273869 1.565929 0.058718 -0.697886 2.006898 -1.797295 1.906426
wb_dma/inst_u0 -0.065081 2.652638 -0.365173 0.649753 0.218443 0.309971 -0.883121 -2.380210 -0.156805 3.477226 -0.039054 1.108655 2.805620 -0.630378 -0.152752 -2.464573 0.775892 1.202075 -2.689759 0.647484
wb_dma/inst_u4 1.186651 0.543369 1.733062 0.859670 3.399089 -0.374476 3.505273 0.055843 -1.298730 0.844333 1.057328 1.663929 -4.604248 -2.706759 3.458816 1.466352 0.547610 -0.816427 2.813134 3.248104
wb_dma_ch_rf/assign_2_ch_adr1 0.135808 1.170245 -3.418640 4.254913 -2.243271 -0.703413 0.118275 2.108967 0.815226 0.679199 1.192866 -0.250984 -0.271078 -0.739222 -2.780241 -2.591678 -2.044429 -2.220421 2.792760 -0.121377
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_de/wire_de_csr 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_ch_sel/always_40/case_1/stmt_1 2.989197 -2.930366 -1.672663 4.099787 -0.171289 1.512317 -0.697791 1.424117 1.046451 -0.011003 2.034287 2.325917 -0.226343 -0.145881 -1.449707 -0.238143 -2.207165 1.661839 0.866524 -0.513682
wb_dma_ch_sel/always_40/case_1/stmt_2 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_sel/always_40/case_1/stmt_3 -0.392857 -1.757794 -1.714396 1.241657 0.359491 -1.089729 1.347829 3.252576 1.476193 0.044076 -1.209231 1.459375 0.542119 0.177415 1.903871 0.662119 -0.753727 -0.310164 0.186790 -2.898766
wb_dma_ch_sel/always_40/case_1/stmt_4 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_pri_enc_sub 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_rf/reg_ch_am1_r 0.423759 0.173425 1.579717 -1.271589 0.182516 0.766948 -1.149852 2.387290 1.019017 -0.546990 -3.279708 1.575354 2.543124 -1.811885 -3.198611 -1.865710 -0.459357 -0.695745 2.120838 -0.301109
wb_dma_de/assign_72_dma_err 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_de/reg_ptr_adr_low 0.338253 -1.193505 -3.987557 -0.553067 1.203128 2.510017 1.798346 1.002843 2.462152 -0.086053 2.807290 -1.541966 0.211783 2.174664 -0.029649 1.679943 0.930332 -0.220428 2.454610 -2.374642
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_de/reg_state 1.960680 3.771724 0.525416 0.740324 0.326268 0.039828 2.046057 -6.567066 -2.722966 0.858362 1.356542 1.224398 0.797730 0.816793 1.073899 0.187492 -3.145911 1.796715 -1.028782 3.495019
wb_dma_ch_rf/always_26/if_1 1.585820 1.769024 0.688643 -0.412968 -1.513191 0.825398 0.049034 0.799131 -2.872854 1.483802 -3.356848 5.362843 1.276922 -1.630639 0.851692 -2.411070 -1.060848 0.265889 -0.006852 0.779114
wb_dma_de/always_23/block_1/case_1/block_5/if_1 1.286931 0.610226 3.674781 1.013040 1.244387 0.227115 -0.222029 -2.202982 0.028808 -1.542870 0.193300 0.126441 0.798316 1.322676 -2.447170 3.071004 -4.364895 4.513522 -3.414952 -0.204689
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_ch_sel/assign_113_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.029452 -0.954221 -0.722352 -2.197531 1.393573 -1.963415 -0.395449 1.100815 2.208988 1.311248 -0.356325 1.077094 1.066285 0.913589 2.735235 -1.796723 0.551362 0.859857 2.243629 -1.639541
wb_dma_inc30r/always_1 0.877328 1.819234 0.466694 2.738752 2.149896 2.312917 -2.382075 1.279065 5.703638 0.680634 -2.107012 -1.521842 2.265208 -2.916330 -4.101945 -0.526413 0.975875 -0.907262 3.153463 -0.776995
wb_dma_de/always_23/block_1/case_1/cond 1.960680 3.771724 0.525416 0.740324 0.326268 0.039828 2.046057 -6.567066 -2.722966 0.858362 1.356542 1.224398 0.797730 0.816793 1.073899 0.187492 -3.145911 1.796715 -1.028782 3.495019
wb_dma_ch_sel/assign_128_req_p0/expr_1 3.159585 4.715993 0.822681 0.369642 0.139037 0.447426 -0.131173 -0.720075 -0.063208 1.717459 2.701061 -0.365680 -3.111377 -1.194606 0.037480 -0.875099 -2.229584 1.468769 3.910734 3.500361
wb_dma_de/always_8/stmt_1/expr_1/expr_1 3.336180 1.592338 -0.873226 0.146224 -2.053462 0.879799 -1.258560 -1.204449 -0.091740 1.148390 0.836508 2.260661 -0.534453 1.348701 1.356866 0.535256 -3.705678 2.281587 2.441964 -0.766958
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_de/always_9/stmt_1/expr_1/expr_1 3.703633 0.665192 0.106821 -3.012766 -1.001977 3.317855 -1.169861 -0.805189 -1.052715 -1.619943 0.416156 -1.035177 -0.364439 -0.033890 -2.732160 2.853297 -1.050169 1.825290 3.109246 1.203474
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 2.226120 -0.811960 -3.017725 3.231601 0.943469 -0.290242 -0.282224 1.094917 0.134824 3.254079 3.368502 1.721126 -1.949799 -0.722041 1.484947 -3.572711 0.932891 1.339477 1.491346 2.068498
wb_dma_ch_sel/assign_148_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma/wire_ndr 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/always_8/stmt_1/expr_1 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 2.312987 -4.672066 -1.410746 3.392449 0.628531 1.252244 -1.244272 1.753679 1.207850 0.502863 2.013204 2.730618 -0.031995 -0.128920 -0.548607 -0.771454 -0.154545 1.873590 -0.229306 -0.782527
wb_dma_rf/input_dma_done_all 3.521020 1.266820 -1.623671 0.169457 -1.446318 2.048652 -0.530425 -0.155725 -1.352580 0.811230 0.788871 0.776908 -1.691626 0.709034 0.893450 2.581554 -2.436052 2.295449 1.539449 0.209143
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -0.095042 -2.337908 -0.937407 0.154519 -1.281168 0.245529 -0.585961 4.139413 1.909622 -1.180952 0.971867 -0.394886 -0.314511 -0.605391 -1.844037 0.045152 0.321196 -0.493638 1.090847 -2.976418
wb_dma_de/assign_66_dma_done 2.143922 0.583256 1.221724 -0.420637 0.446206 1.661732 0.624647 -1.351030 -1.316964 0.541591 -2.168734 4.331933 1.934706 -0.343371 1.495358 1.060033 -1.821452 1.670517 -0.924281 -0.091106
wb_dma/wire_ch4_csr 1.998489 1.394120 -0.455206 1.290296 2.459104 2.450912 0.070624 -1.322129 -0.686348 3.091374 0.691509 1.455485 0.418034 -0.311039 1.191520 0.750802 0.106617 2.575063 -1.905359 1.812992
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_sel/input_ch3_csr 1.361817 5.025751 0.123404 -1.157552 2.014241 2.995163 0.840686 0.269278 -0.473987 4.152307 -0.915443 1.875202 0.505104 0.106779 3.435879 2.642217 -0.867389 2.545943 -1.686053 -0.087965
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_de/wire_adr1_cnt_next 2.258793 1.051672 1.256640 1.265655 2.623310 1.735692 0.195929 2.188980 2.153482 -0.982069 -0.128071 -0.955200 0.677368 -2.926664 -4.490817 -0.153575 -1.046688 0.463919 2.820164 2.208232
wb_dma/wire_de_adr0 -0.879092 -1.854247 1.005669 -2.333855 2.745347 -1.653583 -2.644803 0.360602 3.886268 2.105493 0.375442 -0.120839 2.180751 1.602676 1.571077 -1.275911 1.245917 2.519378 -0.259328 -2.282156
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_de/reg_adr0_cnt -0.341180 -2.091296 1.446203 -2.355783 3.268047 -0.236884 -2.363663 0.352723 3.488553 1.627824 -1.546463 1.446771 4.238539 0.545610 -0.303277 -1.786153 1.055585 2.036854 -0.165474 -1.937854
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma/wire_am0 -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma/wire_am1 1.354734 -0.214487 0.721914 -1.507583 2.006335 2.131066 -0.118441 0.951820 1.667931 -0.590403 -1.873462 1.131610 2.771649 -1.004720 -2.564257 -0.457482 -0.522633 -0.001733 2.650272 -0.058122
wb_dma_ch_sel/assign_137_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_sel/assign_140_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_rf/always_22/if_1/if_1 -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma_de/assign_69_de_adr0 -0.879092 -1.854247 1.005669 -2.333855 2.745347 -1.653583 -2.644803 0.360602 3.886268 2.105493 0.375442 -0.120839 2.180751 1.602676 1.571077 -1.275911 1.245917 2.519378 -0.259328 -2.282156
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
wb_dma_de/wire_mast0_go -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_wb_slv/input_slv_din -0.791656 -0.305586 1.692346 -0.285774 0.683343 -2.978708 0.399001 1.377330 5.731210 -2.367361 2.382684 -3.576921 0.273575 -1.060475 -1.885561 -0.887112 1.266906 -0.813466 3.991107 -0.642515
wb_dma_de/always_3/if_1/if_1 1.668348 0.864626 -1.232220 1.272595 1.947368 1.888439 0.777778 1.994160 1.304194 -0.185522 0.118550 -0.554125 0.913301 -2.168360 -4.027930 -2.003254 -0.426639 -1.068482 3.879861 2.298679
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_ch_sel/always_47/case_1 1.354734 -0.214487 0.721914 -1.507583 2.006335 2.131066 -0.118441 0.951820 1.667931 -0.590403 -1.873462 1.131610 2.771649 -1.004720 -2.564257 -0.457482 -0.522633 -0.001733 2.650272 -0.058122
wb_dma_ch_sel/assign_152_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_de/reg_de_adr0_we -0.029452 -0.954221 -0.722352 -2.197531 1.393573 -1.963415 -0.395449 1.100815 2.208988 1.311248 -0.356325 1.077094 1.066285 0.913589 2.735235 -1.796723 0.551362 0.859857 2.243629 -1.639541
wb_dma_ch_sel/assign_114_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma_ch_rf/assign_4_ch_am1 0.423759 0.173425 1.579717 -1.271589 0.182516 0.766948 -1.149852 2.387290 1.019017 -0.546990 -3.279708 1.575354 2.543124 -1.811885 -3.198611 -1.865710 -0.459357 -0.695745 2.120838 -0.301109
wb_dma_de/wire_dma_done_all 3.521020 1.266820 -1.623671 0.169457 -1.446318 2.048652 -0.530425 -0.155725 -1.352580 0.811230 0.788871 0.776908 -1.691626 0.709034 0.893450 2.581554 -2.436052 2.295449 1.539449 0.209143
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 1.806299 2.172412 -0.762090 -0.111100 0.004380 1.526908 2.282489 -3.375111 -2.550777 0.516114 -2.755808 4.027929 1.741403 0.568204 2.437863 -0.101251 -2.600484 -0.162296 0.704518 0.886192
wb_dma_wb_slv/input_wb_data_i -2.143344 2.916576 -5.122712 1.298759 1.695288 -4.177974 4.076511 1.535623 2.242800 3.934629 -0.683393 -1.297445 1.063857 0.177545 4.945823 -0.588862 0.222326 -1.437302 0.767697 -2.579180
wb_dma_de/input_nd 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
wb_dma_ch_sel/assign_126_ch_sel 1.975517 -0.214117 1.830036 0.681633 -0.388126 -1.909424 -2.428872 -5.481748 -0.970108 2.323774 1.052801 3.293920 1.649271 -0.379920 2.476423 -1.791064 0.303359 3.159665 -2.358618 2.380507
wb_dma/wire_mast1_err 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_de/wire_ptr_valid 2.989197 -2.930366 -1.672663 4.099787 -0.171289 1.512317 -0.697791 1.424117 1.046451 -0.011003 2.034287 2.325917 -0.226343 -0.145881 -1.449707 -0.238143 -2.207165 1.661839 0.866524 -0.513682
wb_dma/wire_ch_sel 2.389727 -3.400183 -1.249774 -3.003684 -4.427092 -4.730010 -0.314803 -2.363034 0.016678 -0.893280 0.977433 0.014007 2.379465 -0.670696 4.035425 4.944739 1.830311 2.462740 -0.022381 -1.097435
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 2.312987 -4.672066 -1.410746 3.392449 0.628531 1.252244 -1.244272 1.753679 1.207850 0.502863 2.013204 2.730618 -0.031995 -0.128920 -0.548607 -0.771454 -0.154545 1.873590 -0.229306 -0.782527
wb_dma_de/always_12/stmt_1/expr_1 2.128134 1.627201 1.714589 0.532807 -1.803819 -0.393163 -0.004012 -2.135060 -0.088923 -0.649362 0.363526 3.066426 -0.176462 0.713295 1.225204 -0.144029 -4.393054 1.114311 1.741901 -0.336792
wb_dma/wire_dma_req 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_ch_sel/assign_136_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_rf/assign_5_sw_pointer 1.585820 1.769024 0.688643 -0.412968 -1.513191 0.825398 0.049034 0.799131 -2.872854 1.483802 -3.356848 5.362843 1.276922 -1.630639 0.851692 -2.411070 -1.060848 0.265889 -0.006852 0.779114
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_ch_rf/always_25/if_1/if_1/cond 0.423759 0.173425 1.579717 -1.271589 0.182516 0.766948 -1.149852 2.387290 1.019017 -0.546990 -3.279708 1.575354 2.543124 -1.811885 -3.198611 -1.865710 -0.459357 -0.695745 2.120838 -0.301109
wb_dma_ch_sel/assign_97_valid/expr_1 0.918185 5.756021 -2.448133 -1.536832 1.191828 2.043752 -0.606930 -2.358490 1.525674 5.617639 0.472227 1.537181 3.107505 1.773674 1.486050 -2.564780 -0.628795 1.882320 1.293811 -0.573051
wb_dma_de/always_9/stmt_1 3.365423 3.696053 -0.527507 -2.727409 -1.930539 1.722145 -0.677935 -0.783863 -1.313044 -0.433153 -0.237783 -1.778257 -1.394822 -0.431644 -1.179515 3.041640 -1.779667 1.375157 3.888815 1.287497
wb_dma_de/input_pause_req -0.122089 0.667874 2.843042 -1.419113 -1.875813 -3.033357 0.027651 -5.325369 -0.284659 -1.418282 0.278718 2.176252 0.925879 1.693393 2.505804 -1.698699 -2.600641 0.039635 0.764221 0.071800
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_de/wire_dma_busy 1.146820 -3.177865 0.180413 -1.590093 -5.896147 -1.888609 -3.420559 -4.000303 0.028491 -1.940352 1.957547 0.472818 1.457530 2.095470 -0.209496 0.757030 -0.781818 0.912217 0.422393 -1.912952
wb_dma_ch_sel/always_37/if_1/if_1/cond 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_ch_pri_enc/always_2/if_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_de/always_6/if_1/stmt_1 3.588854 2.388789 -2.718986 0.074888 -4.908241 2.827330 -2.338614 -2.687350 -1.595394 -0.557886 -0.289783 -1.192654 0.456548 -0.021826 -3.249429 2.772272 -1.670115 0.881865 2.212493 0.017464
wb_dma_ch_rf/input_de_txsz_we 2.559982 2.758714 -2.424107 -0.348437 -2.872141 0.116754 0.448652 1.072718 -1.377378 0.092155 -0.144398 -1.014260 -2.471184 0.111649 1.345253 3.452424 -2.548173 0.792947 2.872896 -0.231853
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_wb_if/input_wb_addr_i -3.586885 3.803612 1.353498 0.956519 0.921476 -7.172986 3.533497 1.331548 1.976636 -1.167982 -3.904042 0.530458 0.858132 -1.074995 5.453777 -1.942847 -0.200940 -1.138944 -0.828244 -0.214752
wb_dma_ch_sel/always_7/stmt_1 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 0.475272 -3.842843 -1.251541 1.592176 4.527633 1.108559 2.671272 -3.777511 1.153035 -0.695347 0.579745 2.257677 2.955409 0.716874 1.231736 -1.514865 2.011798 0.030108 -0.287707 1.582674
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 1.773057 1.848122 1.115480 2.141250 2.084253 -0.451503 3.054056 2.249533 -0.288886 -0.276143 1.266643 0.354786 -3.198704 -0.700920 2.417507 3.333264 -3.175478 2.445691 -0.548974 0.979778
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_ch_rf/always_4/if_1/block_1 -1.413659 -2.419249 -0.789821 -0.346446 -0.747982 0.331454 -1.007054 2.724238 3.839247 -1.868485 -0.029946 -2.039120 0.476149 0.788460 -1.578371 0.771943 0.141523 -1.071734 1.143733 -4.892665
wb_dma_de/reg_dma_abort_r 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_sel/input_ch2_txsz 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_sel/input_ch5_csr 1.998489 1.394120 -0.455206 1.290296 2.459104 2.450912 0.070624 -1.322129 -0.686348 3.091374 0.691509 1.455485 0.418034 -0.311039 1.191520 0.750802 0.106617 2.575063 -1.905359 1.812992
wb_dma_ch_sel/assign_150_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.029452 -0.954221 -0.722352 -2.197531 1.393573 -1.963415 -0.395449 1.100815 2.208988 1.311248 -0.356325 1.077094 1.066285 0.913589 2.735235 -1.796723 0.551362 0.859857 2.243629 -1.639541
wb_dma_ch_sel/assign_155_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_sel/always_43/case_1/stmt_4 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_sel/always_43/case_1/stmt_3 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_ch_sel/always_43/case_1/stmt_2 0.317452 -0.836129 0.292679 1.201372 0.240602 -0.369358 3.377212 3.482226 0.712920 -3.007129 -2.013188 1.139953 0.405580 -1.341436 0.543907 3.358461 -2.071969 -0.668128 0.090580 -1.893976
wb_dma_ch_sel/always_43/case_1/stmt_1 2.883481 2.050484 -2.982253 -0.035575 -3.080350 2.843066 -0.116636 -0.327978 -2.021716 0.571039 -0.993500 0.815732 -0.524883 0.691777 0.425045 3.216649 -2.090388 0.883047 1.228851 -1.075947
wb_dma_de/always_19/stmt_1/expr_1 2.212651 -2.099178 1.886243 -4.462322 4.967099 -1.351147 1.575890 0.285369 0.794959 -1.511611 -1.661441 0.823914 1.939966 -2.307337 -0.164303 -1.286375 1.817837 1.284478 4.095363 3.027481
wb_dma_ch_rf/wire_ch_err_we 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -0.689817 -1.772336 2.280786 -1.859472 -2.100359 -2.969246 -2.126715 -1.901682 2.347381 -2.023092 2.164330 -0.491588 1.126150 0.859438 -1.198044 -2.195263 -0.631281 -0.380556 2.129190 -0.974957
wb_dma_rf/wire_ch1_adr1 1.278564 -1.548111 -0.067349 2.087635 0.041564 0.747244 -0.773764 1.375172 1.598233 -1.367359 1.692233 -0.663904 -0.519714 -0.622093 -3.073756 -0.268346 -1.108374 0.166385 1.803711 0.289377
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -1.722365 3.722472 0.158758 2.352984 1.027859 0.958214 0.400836 -1.403376 1.243165 2.687977 5.061126 -0.321562 -0.270530 5.086483 0.886335 -0.861987 -5.666112 2.080050 -2.975052 -1.215771
assert_wb_dma_wb_if/input_pt_sel_i 0.149283 -2.192047 1.975755 0.394805 0.833482 0.273597 0.029277 1.874710 2.065535 -1.816281 -0.112697 -0.867072 -1.166845 -1.430907 -2.047549 2.314408 -0.551565 -1.390709 2.734817 -1.002705
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 2.556103 0.848770 2.614769 -2.040052 3.620280 -2.495398 -0.612533 -0.204234 1.933806 1.167297 1.366555 -0.277168 -1.752023 -1.641041 2.340909 -0.725472 0.763602 3.358381 3.030284 2.660688
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_rf/input_paused -0.488664 -0.017081 -0.796259 -2.352441 0.630275 0.235791 1.913506 -0.323707 1.439607 -2.027730 -1.418938 -0.765508 0.932923 1.839627 0.917101 1.268429 -1.552302 -1.577476 3.309443 -1.986087
wb_dma/wire_mast0_adr 0.620702 0.239556 -5.242480 -0.715826 0.428470 2.848001 1.389729 1.762988 1.470566 1.136256 2.555857 -1.555866 -0.203501 1.666796 -0.515408 -0.265001 0.994393 -1.122619 3.983574 -1.198196
wb_dma_ch_pri_enc/inst_u8 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/assign_148_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.588514 3.375254 0.258648 -2.191243 -1.966517 -0.555701 -1.115097 -0.044044 0.614469 0.274716 -0.525537 -0.986600 -0.614505 0.697814 0.395695 0.621100 -2.086177 0.164739 2.970228 -0.880097
wb_dma_ch_arb/always_2/block_1 2.633216 -2.246019 -0.172210 4.007399 3.384546 0.062983 0.521615 0.425557 -0.409659 1.950219 2.041914 3.025655 -0.446429 -2.181461 0.295590 -2.411574 0.480947 2.406006 -1.041280 3.485297
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 3.521020 1.266820 -1.623671 0.169457 -1.446318 2.048652 -0.530425 -0.155725 -1.352580 0.811230 0.788871 0.776908 -1.691626 0.709034 0.893450 2.581554 -2.436052 2.295449 1.539449 0.209143
wb_dma_ch_sel/always_40/case_1/cond 2.989197 -2.930366 -1.672663 4.099787 -0.171289 1.512317 -0.697791 1.424117 1.046451 -0.011003 2.034287 2.325917 -0.226343 -0.145881 -1.449707 -0.238143 -2.207165 1.661839 0.866524 -0.513682
wb_dma_ch_rf/assign_22_ch_err_we 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_ch_rf/wire_pointer -0.073087 -2.004030 -2.994561 6.094434 -0.380579 -0.333189 -2.155741 -1.148975 2.058669 0.357038 -1.089400 -1.967284 -1.534836 2.833919 0.510179 1.008316 -3.200062 0.156983 -0.450376 -2.435530
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/wire_pri19_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/assign_5_pri1 1.960496 -1.173138 2.953480 0.785923 -1.388294 0.232533 -0.127750 -0.657054 0.461153 -3.199219 1.237414 2.063145 -1.082210 -0.110948 -1.088153 0.451459 -3.369225 0.467138 2.013584 -0.067247
wb_dma_rf/inst_u26 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_rf/inst_u27 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_de/always_23/block_1/case_1/block_10 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_de/always_23/block_1/case_1/block_11 2.256080 -2.743815 -2.748858 -0.084558 2.275080 0.212105 1.970676 3.021271 -0.049112 0.948299 -0.469295 1.964448 -0.580838 -0.097567 4.019899 2.512169 0.603825 2.086687 0.629176 -0.799310
wb_dma_rf/inst_u22 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_rf/inst_u23 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_rf/inst_u20 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_de/assign_86_de_ack 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_rf/inst_u28 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_rf/inst_u29 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_sel/always_1/stmt_1 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_de/always_6/if_1/if_1/cond/expr_1 2.426867 1.626660 -1.198858 -1.461729 -2.693806 1.725239 -0.258509 0.629463 -0.842564 -1.614990 -0.724530 -1.728847 -0.638212 0.045797 -1.778062 4.244078 -2.380725 0.535782 2.556966 -0.663847
wb_dma_ch_sel/assign_142_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_rf/inst_check_wb_dma_rf -0.545325 0.901416 -0.008315 0.745250 -2.170432 -1.744881 -0.364647 4.158000 0.766251 0.186953 -2.058001 1.735041 0.514247 -1.763543 -1.345128 -2.304200 -1.124164 -1.566271 1.944923 -1.673412
wb_dma_rf/reg_wb_rf_dout -0.905076 1.940211 1.718292 1.003495 -0.267590 -1.256737 -2.429952 -0.358524 2.632231 -1.547023 -4.682929 -2.708074 -0.512431 1.136406 -2.580806 -2.061955 -1.100957 0.415733 1.824519 -1.629484
wb_dma/input_dma_req_i 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_de/input_am1 1.354734 -0.214487 0.721914 -1.507583 2.006335 2.131066 -0.118441 0.951820 1.667931 -0.590403 -1.873462 1.131610 2.771649 -1.004720 -2.564257 -0.457482 -0.522633 -0.001733 2.650272 -0.058122
wb_dma_de/input_am0 -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma_ch_sel/reg_next_start 1.399703 0.562086 0.541378 -0.098452 0.376032 1.781021 2.069060 -3.045043 -1.563912 -0.803007 -3.043775 3.761615 2.213976 0.667776 1.798018 1.665470 -2.643497 0.154216 -0.534773 -0.544909
wb_dma_ch_sel/input_ch4_csr 1.998489 1.394120 -0.455206 1.290296 2.459104 2.450912 0.070624 -1.322129 -0.686348 3.091374 0.691509 1.455485 0.418034 -0.311039 1.191520 0.750802 0.106617 2.575063 -1.905359 1.812992
wb_dma/wire_mast0_dout 1.062028 -2.267737 -2.214748 -0.376752 2.904658 -2.064438 2.043218 4.699543 -0.918495 1.226892 -0.614903 -0.119758 -2.212280 0.394842 4.609341 3.296333 -0.373231 2.798634 -0.897644 -0.451938
wb_dma_ch_sel/assign_107_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma/wire_next_ch 2.143922 0.583256 1.221724 -0.420637 0.446206 1.661732 0.624647 -1.351030 -1.316964 0.541591 -2.168734 4.331933 1.934706 -0.343371 1.495358 1.060033 -1.821452 1.670517 -0.924281 -0.091106
wb_dma_rf/wire_ch2_txsz 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_ch_rf/wire_ch_am0 -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma_ch_rf/wire_ch_am1 0.423759 0.173425 1.579717 -1.271589 0.182516 0.766948 -1.149852 2.387290 1.019017 -0.546990 -3.279708 1.575354 2.543124 -1.811885 -3.198611 -1.865710 -0.459357 -0.695745 2.120838 -0.301109
wb_dma/wire_ch6_csr 1.998489 1.394120 -0.455206 1.290296 2.459104 2.450912 0.070624 -1.322129 -0.686348 3.091374 0.691509 1.455485 0.418034 -0.311039 1.191520 0.750802 0.106617 2.575063 -1.905359 1.812992
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_de/input_csr 0.483789 2.988226 2.453227 1.272785 5.184237 -2.459409 2.914459 0.979230 2.374056 1.081631 0.415297 -0.856543 -0.657916 -0.406823 3.329032 3.528383 -2.776350 4.072231 -1.932257 0.694256
wb_dma_de/reg_read 2.751115 0.687174 0.863826 1.256121 -1.426177 0.809312 0.831687 -1.197533 -1.419460 -1.002476 0.299950 2.764972 -1.158399 0.213164 1.248273 1.859770 -3.731352 1.397600 0.619608 0.260566
wb_dma/input_wb1_cyc_i 0.149283 -2.192047 1.975755 0.394805 0.833482 0.273597 0.029277 1.874710 2.065535 -1.816281 -0.112697 -0.867072 -1.166845 -1.430907 -2.047549 2.314408 -0.551565 -1.390709 2.734817 -1.002705
wb_dma_ch_rf/wire_ch_adr0_we -0.879092 -1.854247 1.005669 -2.333855 2.745347 -1.653583 -2.644803 0.360602 3.886268 2.105493 0.375442 -0.120839 2.180751 1.602676 1.571077 -1.275911 1.245917 2.519378 -0.259328 -2.282156
wb_dma_ch_sel/assign_140_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_rf/wire_ch3_txsz 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_rf/input_wb_rf_din -1.759970 3.653236 -6.019712 1.861885 0.122171 -3.087076 2.477897 0.632711 2.018883 4.501241 -1.091442 -1.888911 1.868976 0.389702 3.087845 0.623605 -0.976643 -2.079726 1.065990 -2.861744
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -0.879092 -1.854247 1.005669 -2.333855 2.745347 -1.653583 -2.644803 0.360602 3.886268 2.105493 0.375442 -0.120839 2.180751 1.602676 1.571077 -1.275911 1.245917 2.519378 -0.259328 -2.282156
wb_dma_de/always_18/stmt_1/expr_1/expr_2 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_pri_enc_sub/reg_pri_out_d1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_rf/always_19/if_1/block_1 0.713122 1.648693 0.546183 -2.308827 -2.609009 0.839227 -1.884441 -0.353819 0.483182 -0.658081 -0.653213 -0.736267 0.012540 1.209216 -0.768806 1.635694 -2.127596 0.089096 2.195433 -1.791511
wb_dma_ch_rf/always_2 2.989197 -2.930366 -1.672663 4.099787 -0.171289 1.512317 -0.697791 1.424117 1.046451 -0.011003 2.034287 2.325917 -0.226343 -0.145881 -1.449707 -0.238143 -2.207165 1.661839 0.866524 -0.513682
wb_dma_ch_rf/always_1 0.392749 -0.020688 -1.209871 -5.055544 -1.525347 0.260913 -2.707882 -0.266331 0.645474 1.739158 -2.124235 0.967637 2.057152 2.349561 2.363561 0.259492 0.078372 0.666880 2.297585 -3.032304
wb_dma_de/input_mast0_drdy -0.020182 -1.824807 -0.430686 -1.569878 0.052898 2.846142 2.518431 -2.550414 0.773448 -0.094045 4.761325 1.837232 -0.080276 3.812886 3.333905 3.150663 -0.515748 0.382887 -0.907990 -3.310099
wb_dma_ch_rf/always_6 0.267312 -2.641063 -0.650679 1.655344 5.328559 -0.099287 3.729155 -2.997795 1.155053 -0.916643 1.157679 0.897577 2.421957 0.571200 1.337962 -0.244741 0.473220 0.744432 -0.856862 2.168202
wb_dma_ch_rf/always_5 -0.095042 -2.337908 -0.937407 0.154519 -1.281168 0.245529 -0.585961 4.139413 1.909622 -1.180952 0.971867 -0.394886 -0.314511 -0.605391 -1.844037 0.045152 0.321196 -0.493638 1.090847 -2.976418
wb_dma_ch_rf/always_4 -1.413659 -2.419249 -0.789821 -0.346446 -0.747982 0.331454 -1.007054 2.724238 3.839247 -1.868485 -0.029946 -2.039120 0.476149 0.788460 -1.578371 0.771943 0.141523 -1.071734 1.143733 -4.892665
wb_dma_ch_rf/always_9 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_rf/always_8 0.307956 -0.371577 2.183078 -2.719473 -4.281121 -1.500227 -3.756185 -3.062075 1.147146 -1.459763 2.110840 -0.795362 0.992913 1.214619 -1.828209 -0.575305 -1.104313 0.244648 1.838828 -1.023246
assert_wb_dma_rf/input_wb_rf_dout -0.545325 0.901416 -0.008315 0.745250 -2.170432 -1.744881 -0.364647 4.158000 0.766251 0.186953 -2.058001 1.735041 0.514247 -1.763543 -1.345128 -2.304200 -1.124164 -1.566271 1.944923 -1.673412
wb_dma/wire_wb1_addr_o 1.306326 0.144396 1.356922 -0.367229 3.222270 -0.983383 0.061402 2.278936 2.801537 -0.092592 1.583063 -1.816604 -1.493853 -1.961481 -0.835501 -0.425636 0.646817 1.098597 3.250929 1.798672
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
wb_dma_wb_slv/always_5/stmt_1/expr_1 0.084836 3.229735 -2.311263 -1.950129 0.274336 -2.741058 0.651738 1.438862 1.488781 2.519313 -0.115325 0.059473 -0.173409 0.548819 3.101808 -2.818727 -0.670564 -0.045797 4.442974 -0.440091
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 0.452003 -0.527946 -0.610920 2.752590 0.808783 -2.525908 1.819880 2.000880 -0.633045 2.612611 2.270840 3.073244 1.994631 -3.348296 -0.164483 -3.881592 1.999705 1.741885 -3.592939 1.657815
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -1.162171 3.430026 1.186045 -0.474576 1.510203 -3.334821 3.394797 1.767872 1.412595 0.372948 -0.117529 2.499238 -0.235394 -0.886902 3.006445 -3.959092 -2.097796 -1.843739 3.788686 0.502350
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_wb_slv/reg_slv_dout -2.143344 2.916576 -5.122712 1.298759 1.695288 -4.177974 4.076511 1.535623 2.242800 3.934629 -0.683393 -1.297445 1.063857 0.177545 4.945823 -0.588862 0.222326 -1.437302 0.767697 -2.579180
wb_dma_ch_pri_enc/always_2 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/always_4 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma/inst_u3 -0.747888 -1.582680 -1.032896 3.142505 1.841748 -3.065955 2.732977 -0.075641 -0.852795 0.259835 0.605486 1.365918 0.234992 -1.623202 0.755672 -2.670918 1.368847 -0.226295 -1.787240 1.968976
wb_dma_wb_slv/always_1/stmt_1 -3.025244 3.381292 1.034767 1.258119 1.189110 -7.505842 3.368207 1.117655 2.590296 1.630674 -3.483877 0.025381 2.530595 -2.136263 4.463693 -0.893676 -1.550946 -1.328392 -0.802160 -1.303599
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_rf/wire_ch0_am0 -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma_rf/wire_ch0_am1 0.423759 0.173425 1.579717 -1.271589 0.182516 0.766948 -1.149852 2.387290 1.019017 -0.546990 -3.279708 1.575354 2.543124 -1.811885 -3.198611 -1.865710 -0.459357 -0.695745 2.120838 -0.301109
wb_dma_wb_mast/wire_mast_drdy 0.400732 -0.735055 -1.446262 0.704832 2.571298 3.176497 4.655027 -1.865221 1.082790 -0.214762 5.505087 1.882349 -1.797542 3.353879 3.802175 1.547652 -0.341635 0.670608 -0.105975 -1.775889
wb_dma_wb_if/wire_mast_pt_out -0.220600 -0.793072 -0.377654 -0.633640 -1.997402 -1.077117 0.857099 2.068745 0.500307 -3.473042 0.296330 -0.458391 -2.179203 0.729412 0.525173 0.158864 -0.710377 -1.360288 2.966317 -1.112502
wb_dma_ch_sel/assign_95_valid/expr_1 1.215921 6.006590 -1.124791 -0.555934 0.330748 2.509090 0.439795 -3.351583 0.642211 5.201664 0.784670 3.947928 2.851164 1.065961 2.765011 -1.497244 -0.608866 2.065296 -0.504912 -0.865890
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 2.226120 -0.811960 -3.017725 3.231601 0.943469 -0.290242 -0.282224 1.094917 0.134824 3.254079 3.368502 1.721126 -1.949799 -0.722041 1.484947 -3.572711 0.932891 1.339477 1.491346 2.068498
wb_dma/constraint_slv0_din -1.278482 0.635461 -0.702641 -2.963013 -1.886941 -2.205677 1.489587 0.005544 1.158368 -1.151285 -1.261434 0.905094 2.398687 1.319535 0.642989 -1.942553 -2.096234 -2.116959 3.112202 -3.306249
wb_dma_de/always_4/if_1/if_1 2.128134 1.627201 1.714589 0.532807 -1.803819 -0.393163 -0.004012 -2.135060 -0.088923 -0.649362 0.363526 3.066426 -0.176462 0.713295 1.225204 -0.144029 -4.393054 1.114311 1.741901 -0.336792
wb_dma_rf/always_2 -0.716703 3.077079 1.492280 -1.445142 -1.524190 -3.117423 1.377329 -2.647439 -0.259056 0.036890 -1.575672 2.186434 0.493838 1.956042 3.697183 -1.269448 -4.311957 -0.278966 1.071666 -1.895303
wb_dma_rf/inst_u24 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_rf/always_1 -0.905076 1.940211 1.718292 1.003495 -0.267590 -1.256737 -2.429952 -0.358524 2.632231 -1.547023 -4.682929 -2.708074 -0.512431 1.136406 -2.580806 -2.061955 -1.100957 0.415733 1.824519 -1.629484
wb_dma_ch_sel/always_38 1.806299 2.172412 -0.762090 -0.111100 0.004380 1.526908 2.282489 -3.375111 -2.550777 0.516114 -2.755808 4.027929 1.741403 0.568204 2.437863 -0.101251 -2.600484 -0.162296 0.704518 0.886192
wb_dma_ch_sel/always_39 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
wb_dma_ch_sel/always_37 1.917070 -1.757165 2.691500 1.552069 -0.051244 -1.969261 -2.191545 -5.451789 0.285549 1.109820 0.826634 3.227443 2.427710 -0.995622 1.891132 0.149698 0.555652 3.470615 -3.701776 0.947004
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.686867 2.618294 3.506609 2.604652 2.794641 -0.573161 0.097397 -1.431232 1.451009 0.092669 0.956105 -0.838216 0.809839 -1.063679 -2.400551 2.354364 -3.974705 3.996407 -2.322686 1.843063
wb_dma_ch_sel/assign_10_pri3 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_rf/inst_u21 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_rf/wire_ch3_adr0 0.493985 -4.913748 1.912982 -1.107425 2.427686 -1.228747 -1.595897 1.037624 2.807299 -1.176672 1.634334 0.509774 0.579069 0.041512 -0.660233 -1.458760 1.299326 1.641502 1.143732 -0.349406
wb_dma_ch_rf/input_dma_busy 0.307956 -0.371577 2.183078 -2.719473 -4.281121 -1.500227 -3.756185 -3.062075 1.147146 -1.459763 2.110840 -0.795362 0.992913 1.214619 -1.828209 -0.575305 -1.104313 0.244648 1.838828 -1.023246
wb_dma_ch_sel/assign_134_req_p0 2.206808 0.393471 -2.477227 1.844893 -1.474813 -0.286404 -2.416026 -1.590518 -0.951592 3.812661 3.430357 1.466263 -2.011172 0.341260 1.595477 -3.997142 0.687165 1.348675 1.414382 2.176237
wb_dma/wire_wb0m_data_o -0.791656 -0.305586 1.692346 -0.285774 0.683343 -2.978708 0.399001 1.377330 5.731210 -2.367361 2.382684 -3.576921 0.273575 -1.060475 -1.885561 -0.887112 1.266906 -0.813466 3.991107 -0.642515
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
wb_dma_ch_rf/always_6/if_1 0.267312 -2.641063 -0.650679 1.655344 5.328559 -0.099287 3.729155 -2.997795 1.155053 -0.916643 1.157679 0.897577 2.421957 0.571200 1.337962 -0.244741 0.473220 0.744432 -0.856862 2.168202
wb_dma -0.424128 1.454318 -0.203229 0.019618 0.377261 0.631854 0.190115 -2.018469 -1.793117 1.326151 -0.232657 -0.421841 0.326015 -0.083559 0.251141 0.032736 1.104713 0.130242 -2.198191 1.642474
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 2.858286 -0.652285 1.016932 2.715284 -1.340822 1.285962 -0.350460 -1.807542 -1.355829 -0.854789 1.671535 2.382610 -1.220373 0.024794 -0.329921 1.170812 -3.039992 1.775141 -0.540381 1.045953
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 0.713122 1.648693 0.546183 -2.308827 -2.609009 0.839227 -1.884441 -0.353819 0.483182 -0.658081 -0.653213 -0.736267 0.012540 1.209216 -0.768806 1.635694 -2.127596 0.089096 2.195433 -1.791511
assert_wb_dma_rf/input_wb_rf_adr -0.545325 0.901416 -0.008315 0.745250 -2.170432 -1.744881 -0.364647 4.158000 0.766251 0.186953 -2.058001 1.735041 0.514247 -1.763543 -1.345128 -2.304200 -1.124164 -1.566271 1.944923 -1.673412
wb_dma_ch_rf/always_6/if_1/if_1 0.267312 -2.641063 -0.650679 1.655344 5.328559 -0.099287 3.729155 -2.997795 1.155053 -0.916643 1.157679 0.897577 2.421957 0.571200 1.337962 -0.244741 0.473220 0.744432 -0.856862 2.168202
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_arb/wire_gnt 2.633216 -2.246019 -0.172210 4.007399 3.384546 0.062983 0.521615 0.425557 -0.409659 1.950219 2.041914 3.025655 -0.446429 -2.181461 0.295590 -2.411574 0.480947 2.406006 -1.041280 3.485297
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.488664 -0.017081 -0.796259 -2.352441 0.630275 0.235791 1.913506 -0.323707 1.439607 -2.027730 -1.418938 -0.765508 0.932923 1.839627 0.917101 1.268429 -1.552302 -1.577476 3.309443 -1.986087
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
wb_dma_rf/always_1/case_1/cond -0.905076 1.940211 1.718292 1.003495 -0.267590 -1.256737 -2.429952 -0.358524 2.632231 -1.547023 -4.682929 -2.708074 -0.512431 1.136406 -2.580806 -2.061955 -1.100957 0.415733 1.824519 -1.629484
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_wb_slv/assign_4/expr_1 -0.856949 -0.619694 0.025005 -1.080082 0.609110 -2.701382 0.764041 2.157355 4.020977 -3.706024 2.915778 -3.239753 -1.336147 1.090267 0.381782 -1.777962 2.129884 0.282454 3.146069 0.420743
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.585831 -2.054101 -2.290985 1.205718 -0.310766 1.845838 0.786179 2.423443 -0.617269 -0.320596 0.128335 1.449324 -1.342127 0.156120 1.195855 3.026299 -1.074617 1.373229 0.649430 -1.158282
wb_dma_de/always_3/if_1/stmt_1 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_ch_sel/assign_104_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma_ch_rf/always_9/stmt_1 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_wb_if/input_mast_adr 0.953331 1.049618 -1.415313 -0.490459 2.180171 -0.227630 0.286895 2.872134 1.853876 1.163920 1.456410 -1.701048 -1.139693 -1.241633 -1.007247 -2.010097 0.658584 -0.151813 4.314612 1.665339
assert_wb_dma_ch_arb/input_req 2.402700 3.199917 1.406661 -0.830968 0.773233 -1.463856 -0.820836 -0.377150 2.067056 1.062051 2.213572 0.173218 -1.391651 -0.042015 0.608573 -1.910243 -2.673681 2.382396 4.363129 1.261407
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_wb_if/input_wbm_data_i -2.143344 2.916576 -5.122712 1.298759 1.695288 -4.177974 4.076511 1.535623 2.242800 3.934629 -0.683393 -1.297445 1.063857 0.177545 4.945823 -0.588862 0.222326 -1.437302 0.767697 -2.579180
wb_dma_de/wire_tsz_cnt_is_0_d 2.858286 -0.652285 1.016932 2.715284 -1.340822 1.285962 -0.350460 -1.807542 -1.355829 -0.854789 1.671535 2.382610 -1.220373 0.024794 -0.329921 1.170812 -3.039992 1.775141 -0.540381 1.045953
wb_dma/wire_dma_err 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_sel_checker/input_ch_sel_r -0.392857 -1.757794 -1.714396 1.241657 0.359491 -1.089729 1.347829 3.252576 1.476193 0.044076 -1.209231 1.459375 0.542119 0.177415 1.903871 0.662119 -0.753727 -0.310164 0.186790 -2.898766
wb_dma_ch_sel/assign_119_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma_inc30r/input_in 0.227432 -5.080204 -0.908964 2.213874 3.933387 1.102156 -1.161256 2.184065 4.096905 0.624073 -0.588593 1.788816 3.504626 -0.802249 -2.245710 -2.100246 1.859274 0.051417 0.877444 -1.200632
wb_dma_ch_pri_enc/inst_u15 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/inst_u14 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/inst_u17 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_de/wire_dma_err 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_pri_enc/inst_u11 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/inst_u10 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/inst_u13 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/inst_u12 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/inst_u19 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/inst_u18 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/assign_110_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma_rf/inst_u30 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 0.112541 -1.556311 -3.639098 -0.227800 -0.645700 0.527972 1.031090 1.379176 0.703204 1.271179 -2.443458 3.636514 2.779144 1.109077 2.963333 -0.418232 0.205889 -0.611555 0.606880 -3.862898
wb_dma_ch_pri_enc/wire_pri6_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_rf/assign_6_csr_we 0.089626 2.121537 1.739436 -0.331813 -3.044342 -3.562086 -1.070021 -1.782703 -0.247926 1.163305 -0.159737 2.801797 0.203762 0.577803 2.838662 -1.985423 -2.635311 1.128260 -0.338180 -1.499158
wb_dma_de/assign_82_rd_ack 2.751115 0.687174 0.863826 1.256121 -1.426177 0.809312 0.831687 -1.197533 -1.419460 -1.002476 0.299950 2.764972 -1.158399 0.213164 1.248273 1.859770 -3.731352 1.397600 0.619608 0.260566
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_sel/assign_96_valid -0.484732 6.112661 0.241185 -0.119683 1.505093 2.788545 1.100810 -2.009893 2.253469 4.536886 2.016752 3.492114 2.340852 1.391339 1.886856 -3.006004 -1.105295 0.491132 -0.020304 -1.358615
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_de/reg_next_ch 2.143922 0.583256 1.221724 -0.420637 0.446206 1.661732 0.624647 -1.351030 -1.316964 0.541591 -2.168734 4.331933 1.934706 -0.343371 1.495358 1.060033 -1.821452 1.670517 -0.924281 -0.091106
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_rf/assign_24_ch_txsz_dewe 2.559982 2.758714 -2.424107 -0.348437 -2.872141 0.116754 0.448652 1.072718 -1.377378 0.092155 -0.144398 -1.014260 -2.471184 0.111649 1.345253 3.452424 -2.548173 0.792947 2.872896 -0.231853
assert_wb_dma_ch_arb 2.402700 3.199917 1.406661 -0.830968 0.773233 -1.463856 -0.820836 -0.377150 2.067056 1.062051 2.213572 0.173218 -1.391651 -0.042015 0.608573 -1.910243 -2.673681 2.382396 4.363129 1.261407
wb_dma/wire_csr 1.330581 4.429848 4.077991 -0.792641 2.809048 0.153766 -0.596863 0.125429 0.894034 2.283992 0.437774 -1.191887 -2.511080 -0.276907 3.768337 4.139042 -2.269162 3.838185 -1.707427 1.318050
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_wb_if/input_mast_din 1.732479 1.707133 -1.599027 0.484101 0.908307 0.124994 2.408099 3.335346 0.696064 -0.921489 0.066361 -2.403756 -1.131987 -1.011015 -0.477627 4.282800 -1.870591 1.360110 1.493521 -0.056370
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.029452 -0.954221 -0.722352 -2.197531 1.393573 -1.963415 -0.395449 1.100815 2.208988 1.311248 -0.356325 1.077094 1.066285 0.913589 2.735235 -1.796723 0.551362 0.859857 2.243629 -1.639541
wb_dma_ch_rf/reg_sw_pointer_r 1.585820 1.769024 0.688643 -0.412968 -1.513191 0.825398 0.049034 0.799131 -2.872854 1.483802 -3.356848 5.362843 1.276922 -1.630639 0.851692 -2.411070 -1.060848 0.265889 -0.006852 0.779114
wb_dma_ch_sel/assign_142_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_rf -0.065081 2.652638 -0.365173 0.649753 0.218443 0.309971 -0.883121 -2.380210 -0.156805 3.477226 -0.039054 1.108655 2.805620 -0.630378 -0.152752 -2.464573 0.775892 1.202075 -2.689759 0.647484
wb_dma_de/assign_6_adr0_cnt_next/expr_1 0.300847 0.168845 3.742039 -1.468491 -0.038148 1.144327 -3.487197 -0.167971 2.982210 -1.504281 -0.684357 -1.089742 0.852868 0.685609 -3.073457 0.076995 -1.187936 1.459351 1.102373 -1.242709
wb_dma_de/reg_chunk_cnt 2.128134 1.627201 1.714589 0.532807 -1.803819 -0.393163 -0.004012 -2.135060 -0.088923 -0.649362 0.363526 3.066426 -0.176462 0.713295 1.225204 -0.144029 -4.393054 1.114311 1.741901 -0.336792
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.686867 2.618294 3.506609 2.604652 2.794641 -0.573161 0.097397 -1.431232 1.451009 0.092669 0.956105 -0.838216 0.809839 -1.063679 -2.400551 2.354364 -3.974705 3.996407 -2.322686 1.843063
wb_dma_de/always_23/block_1/case_1/block_3/if_1 1.831938 3.866378 2.687349 3.420295 2.552683 -0.261346 -0.248365 -0.784509 0.700184 1.021233 1.242813 -1.286778 0.175228 -1.631216 -3.293514 0.527685 -4.227441 3.232600 -1.442682 3.581279
wb_dma/input_wb0m_data_i -2.143344 2.916576 -5.122712 1.298759 1.695288 -4.177974 4.076511 1.535623 2.242800 3.934629 -0.683393 -1.297445 1.063857 0.177545 4.945823 -0.588862 0.222326 -1.437302 0.767697 -2.579180
wb_dma_de/always_15/stmt_1 3.521020 1.266820 -1.623671 0.169457 -1.446318 2.048652 -0.530425 -0.155725 -1.352580 0.811230 0.788871 0.776908 -1.691626 0.709034 0.893450 2.581554 -2.436052 2.295449 1.539449 0.209143
wb_dma/wire_ch7_csr 1.998489 1.394120 -0.455206 1.290296 2.459104 2.450912 0.070624 -1.322129 -0.686348 3.091374 0.691509 1.455485 0.418034 -0.311039 1.191520 0.750802 0.106617 2.575063 -1.905359 1.812992
wb_dma/input_wb0_ack_i 1.059512 -1.828550 -3.245002 0.887620 2.596757 1.737881 5.378147 1.395902 -1.269553 -0.312631 1.532536 1.581867 -0.544842 1.703573 3.068137 4.088592 -1.000989 1.362423 -1.621976 -1.457489
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318441 2.444731 -1.478382 -0.722557 1.609334 -1.458225 0.192194 0.743346 1.047096 2.565799 1.602782 -0.250365 -0.933824 -0.664598 1.170347 -3.416177 0.359663 0.802366 3.942956 2.120023
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 0.758724 4.372929 0.498006 -0.734021 -0.189939 -3.267527 0.587898 0.900121 1.924298 0.823419 0.605240 -0.784746 -1.792515 -0.009485 2.266425 -0.602953 -2.887715 1.073880 3.855525 -0.195188
wb_dma_ch_sel/assign_125_de_start 1.806299 2.172412 -0.762090 -0.111100 0.004380 1.526908 2.282489 -3.375111 -2.550777 0.516114 -2.755808 4.027929 1.741403 0.568204 2.437863 -0.101251 -2.600484 -0.162296 0.704518 0.886192
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -0.689817 -1.772336 2.280786 -1.859472 -2.100359 -2.969246 -2.126715 -1.901682 2.347381 -2.023092 2.164330 -0.491588 1.126150 0.859438 -1.198044 -2.195263 -0.631281 -0.380556 2.129190 -0.974957
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_ch_sel/input_dma_busy 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_inc30r 0.735007 -2.237512 1.993315 0.311259 5.033319 1.433059 -1.099273 2.348977 3.966840 0.333243 2.107042 -0.423117 1.579281 -1.691743 -3.341027 -0.839932 1.112935 1.265079 1.278482 1.498945
wb_dma_ch_sel/always_45/case_1 1.029950 -0.311905 -3.274595 2.223208 -1.400272 0.952610 -0.235321 1.366165 0.394920 0.168514 1.669540 -0.073571 -0.322620 -0.241791 -2.655992 -2.933042 -0.594987 -1.551112 3.440298 0.611551
wb_dma_ch_sel/assign_117_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma/wire_ch3_adr0 0.493985 -4.913748 1.912982 -1.107425 2.427686 -1.228747 -1.595897 1.037624 2.807299 -1.176672 1.634334 0.509774 0.579069 0.041512 -0.660233 -1.458760 1.299326 1.641502 1.143732 -0.349406
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_de/always_6/if_1/if_1/cond 3.365423 3.696053 -0.527507 -2.727409 -1.930539 1.722145 -0.677935 -0.783863 -1.313044 -0.433153 -0.237783 -1.778257 -1.394822 -0.431644 -1.179515 3.041640 -1.779667 1.375157 3.888815 1.287497
wb_dma/wire_mast1_pt_out -0.220600 -0.793072 -0.377654 -0.633640 -1.997402 -1.077117 0.857099 2.068745 0.500307 -3.473042 0.296330 -0.458391 -2.179203 0.729412 0.525173 0.158864 -0.710377 -1.360288 2.966317 -1.112502
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.029452 -0.954221 -0.722352 -2.197531 1.393573 -1.963415 -0.395449 1.100815 2.208988 1.311248 -0.356325 1.077094 1.066285 0.913589 2.735235 -1.796723 0.551362 0.859857 2.243629 -1.639541
wb_dma_ch_sel/always_48 2.633216 -2.246019 -0.172210 4.007399 3.384546 0.062983 0.521615 0.425557 -0.409659 1.950219 2.041914 3.025655 -0.446429 -2.181461 0.295590 -2.411574 0.480947 2.406006 -1.041280 3.485297
wb_dma_ch_sel/always_43 2.199190 -0.260136 -0.943407 3.374779 -2.597955 1.819809 1.178082 -1.428687 -2.117511 -1.173803 0.485875 2.490171 -0.756618 0.120282 0.282891 2.414560 -2.835438 0.388200 -1.258783 -0.296093
wb_dma_ch_sel/always_42 1.330581 4.429848 4.077991 -0.792641 2.809048 0.153766 -0.596863 0.125429 0.894034 2.283992 0.437774 -1.191887 -2.511080 -0.276907 3.768337 4.139042 -2.269162 3.838185 -1.707427 1.318050
wb_dma_ch_sel/always_40 2.989197 -2.930366 -1.672663 4.099787 -0.171289 1.512317 -0.697791 1.424117 1.046451 -0.011003 2.034287 2.325917 -0.226343 -0.145881 -1.449707 -0.238143 -2.207165 1.661839 0.866524 -0.513682
wb_dma_ch_sel/always_47 1.354734 -0.214487 0.721914 -1.507583 2.006335 2.131066 -0.118441 0.951820 1.667931 -0.590403 -1.873462 1.131610 2.771649 -1.004720 -2.564257 -0.457482 -0.522633 -0.001733 2.650272 -0.058122
wb_dma_ch_sel/always_46 -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma_ch_sel/always_45 1.029950 -0.311905 -3.274595 2.223208 -1.400272 0.952610 -0.235321 1.366165 0.394920 0.168514 1.669540 -0.073571 -0.322620 -0.241791 -2.655992 -2.933042 -0.594987 -1.551112 3.440298 0.611551
wb_dma_ch_sel/always_44 -0.528205 -3.919609 -1.413719 0.080776 2.117841 -2.455040 -1.607113 1.169077 2.919657 1.635482 -1.067178 0.566587 1.256021 0.500876 2.152084 -2.408335 2.851122 1.050930 0.421774 -2.166115
wb_dma_ch_sel/assign_152_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_rf/input_ndnr 4.439580 -0.868781 -2.077017 3.062811 0.737284 2.328398 -0.237349 1.019241 -0.526140 1.200835 2.633046 1.388200 -1.968995 -0.569571 -0.294508 1.180122 -1.499752 3.271463 0.976248 1.605610
wb_dma_de/always_4/if_1/stmt_1 3.336180 1.592338 -0.873226 0.146224 -2.053462 0.879799 -1.258560 -1.204449 -0.091740 1.148390 0.836508 2.260661 -0.534453 1.348701 1.356866 0.535256 -3.705678 2.281587 2.441964 -0.766958
wb_dma_ch_pri_enc/wire_pri4_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_ch_sel/assign_111_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma_wb_slv/assign_2_pt_sel 1.700742 1.736296 3.303764 0.823539 0.597728 -2.313026 3.718329 0.844459 1.137245 -4.162516 1.600230 -2.199788 -3.721141 -4.091793 0.469105 4.082542 0.924729 -0.031130 2.923641 3.427456
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 2.923624 1.194358 -2.674189 -1.507636 -0.440390 2.461310 -0.691556 -0.337064 -1.848967 2.439080 -2.639305 2.972382 2.337667 -0.257714 0.404895 -0.582768 -0.370629 1.194460 1.650009 0.455582
wb_dma_ch_sel/assign_144_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_de/input_pointer 2.989197 -2.930366 -1.672663 4.099787 -0.171289 1.512317 -0.697791 1.424117 1.046451 -0.011003 2.034287 2.325917 -0.226343 -0.145881 -1.449707 -0.238143 -2.207165 1.661839 0.866524 -0.513682
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 2.256080 -2.743815 -2.748858 -0.084558 2.275080 0.212105 1.970676 3.021271 -0.049112 0.948299 -0.469295 1.964448 -0.580838 -0.097567 4.019899 2.512169 0.603825 2.086687 0.629176 -0.799310
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 0.112541 -1.556311 -3.639098 -0.227800 -0.645700 0.527972 1.031090 1.379176 0.703204 1.271179 -2.443458 3.636514 2.779144 1.109077 2.963333 -0.418232 0.205889 -0.611555 0.606880 -3.862898
wb_dma_ch_rf/input_wb_rf_adr -1.975922 0.761786 -0.432185 -2.013410 0.082112 -2.591846 0.059990 2.751231 -0.044198 3.952340 4.173874 2.033584 4.736212 -3.282912 1.253950 3.258589 -3.293682 -3.957448 0.405951 1.544525
wb_dma_ch_sel/input_pointer0 2.989197 -2.930366 -1.672663 4.099787 -0.171289 1.512317 -0.697791 1.424117 1.046451 -0.011003 2.034287 2.325917 -0.226343 -0.145881 -1.449707 -0.238143 -2.207165 1.661839 0.866524 -0.513682
wb_dma_ch_sel/input_pointer1 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_ch_sel/input_pointer2 -0.392857 -1.757794 -1.714396 1.241657 0.359491 -1.089729 1.347829 3.252576 1.476193 0.044076 -1.209231 1.459375 0.542119 0.177415 1.903871 0.662119 -0.753727 -0.310164 0.186790 -2.898766
wb_dma_ch_sel/input_pointer3 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma_de/reg_chunk_0 2.128134 1.627201 1.714589 0.532807 -1.803819 -0.393163 -0.004012 -2.135060 -0.088923 -0.649362 0.363526 3.066426 -0.176462 0.713295 1.225204 -0.144029 -4.393054 1.114311 1.741901 -0.336792
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_ch_sel/assign_151_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_sel/assign_138_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_sel/reg_am0 -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma/assign_2_dma_req 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 1.099828 -4.666955 1.152056 3.722180 -0.043707 0.124689 -0.428645 0.618955 1.033588 -1.454429 1.578379 3.501065 0.017988 -0.341577 -0.540173 -0.975066 -1.144969 0.665653 -1.055138 -0.906976
wb_dma_ch_rf/wire_ch_csr 1.051887 2.354566 1.124477 -0.752481 2.360009 -0.088698 -0.179735 -4.872319 0.263264 2.315584 1.959825 -0.348842 1.342045 0.493684 1.430751 -0.775706 0.790761 2.554590 -1.130885 3.059715
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -0.505649 -0.288338 -1.008509 -0.250862 3.623035 -0.198543 -0.281301 4.728563 4.651782 1.580922 -1.873132 -0.559009 2.352826 -1.628631 -0.900652 -0.968425 1.356122 -0.115176 2.358326 -2.285849
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_sel/assign_118_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma_ch_rf/input_de_adr1_we 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_de/always_8/stmt_1/expr_1 2.128134 1.627201 1.714589 0.532807 -1.803819 -0.393163 -0.004012 -2.135060 -0.088923 -0.649362 0.363526 3.066426 -0.176462 0.713295 1.225204 -0.144029 -4.393054 1.114311 1.741901 -0.336792
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 1.841494 -0.952200 -3.232317 1.288524 -0.011348 -3.436310 0.636532 2.016104 -0.828605 3.536287 2.103115 1.026908 2.685536 -3.834980 -0.781204 -3.161903 3.423766 2.751757 -1.924528 2.386885
wb_dma_de/always_2/if_1/stmt_1 -0.528205 -3.919609 -1.413719 0.080776 2.117841 -2.455040 -1.607113 1.169077 2.919657 1.635482 -1.067178 0.566587 1.256021 0.500876 2.152084 -2.408335 2.851122 1.050930 0.421774 -2.166115
wb_dma_de/assign_65_done/expr_1 2.751115 0.687174 0.863826 1.256121 -1.426177 0.809312 0.831687 -1.197533 -1.419460 -1.002476 0.299950 2.764972 -1.158399 0.213164 1.248273 1.859770 -3.731352 1.397600 0.619608 0.260566
wb_dma_ch_sel/reg_de_start_r 2.331302 2.043316 -0.546704 -0.429255 -0.297435 1.544193 0.646467 -1.823133 -2.190966 2.162289 -1.699865 4.791311 1.817470 -0.003156 2.167398 -0.965372 -1.705600 1.312838 0.051559 0.688968
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_wb_mast/assign_1 0.858641 2.877534 -0.819109 1.536121 3.705799 0.075169 6.278500 4.969621 0.438199 -1.527646 0.369813 -0.862462 -0.672150 -2.571240 -0.351256 1.072117 -3.089748 -1.258284 2.597124 2.624321
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 2.989197 -2.930366 -1.672663 4.099787 -0.171289 1.512317 -0.697791 1.424117 1.046451 -0.011003 2.034287 2.325917 -0.226343 -0.145881 -1.449707 -0.238143 -2.207165 1.661839 0.866524 -0.513682
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_ch_rf/wire_pointer_s -0.095042 -2.337908 -0.937407 0.154519 -1.281168 0.245529 -0.585961 4.139413 1.909622 -1.180952 0.971867 -0.394886 -0.314511 -0.605391 -1.844037 0.045152 0.321196 -0.493638 1.090847 -2.976418
wb_dma_ch_sel/reg_ndnr 4.439580 -0.868781 -2.077017 3.062811 0.737284 2.328398 -0.237349 1.019241 -0.526140 1.200835 2.633046 1.388200 -1.968995 -0.569571 -0.294508 1.180122 -1.499752 3.271463 0.976248 1.605610
wb_dma_ch_rf/assign_26_ch_adr1_dewe 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_ch_sel/reg_txsz 2.199190 -0.260136 -0.943407 3.374779 -2.597955 1.819809 1.178082 -1.428687 -2.117511 -1.173803 0.485875 2.490171 -0.756618 0.120282 0.282891 2.414560 -2.835438 0.388200 -1.258783 -0.296093
wb_dma_rf/always_1/case_1/stmt_10 -0.323976 1.255291 -1.506047 1.224843 -2.842162 -2.098136 0.165388 3.941203 1.028688 0.540107 0.623930 0.462480 -0.664978 -1.124782 -0.618771 -1.035998 -1.299489 -1.176634 1.968129 -2.214528
wb_dma_ch_pri_enc/inst_u28 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/inst_u29 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma/wire_de_adr1 1.278564 -1.548111 -0.067349 2.087635 0.041564 0.747244 -0.773764 1.375172 1.598233 -1.367359 1.692233 -0.663904 -0.519714 -0.622093 -3.073756 -0.268346 -1.108374 0.166385 1.803711 0.289377
wb_dma_ch_arb/always_2/block_1/case_1 2.633216 -2.246019 -0.172210 4.007399 3.384546 0.062983 0.521615 0.425557 -0.409659 1.950219 2.041914 3.025655 -0.446429 -2.181461 0.295590 -2.411574 0.480947 2.406006 -1.041280 3.485297
wb_dma_de/always_18/stmt_1/expr_1 0.620702 0.239556 -5.242480 -0.715826 0.428470 2.848001 1.389729 1.762988 1.470566 1.136256 2.555857 -1.555866 -0.203501 1.666796 -0.515408 -0.265001 0.994393 -1.122619 3.983574 -1.198196
wb_dma_ch_arb/always_1/if_1 2.633216 -2.246019 -0.172210 4.007399 3.384546 0.062983 0.521615 0.425557 -0.409659 1.950219 2.041914 3.025655 -0.446429 -2.181461 0.295590 -2.411574 0.480947 2.406006 -1.041280 3.485297
wb_dma_ch_pri_enc/inst_u20 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/inst_u21 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/inst_u22 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/inst_u23 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/inst_u24 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/inst_u25 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/inst_u26 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_pri_enc/inst_u27 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma/wire_dma_busy 1.146820 -3.177865 0.180413 -1.590093 -5.896147 -1.888609 -3.420559 -4.000303 0.028491 -1.940352 1.957547 0.472818 1.457530 2.095470 -0.209496 0.757030 -0.781818 0.912217 0.422393 -1.912952
wb_dma_ch_sel/reg_ack_o 1.501510 -1.871074 -3.960704 0.008444 0.136098 0.934852 1.806602 2.405663 -0.370133 0.909840 -2.701484 2.744826 1.513366 -0.199639 3.061429 2.010372 0.688436 0.297192 0.528729 -2.360939
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_rf/reg_csr_r -0.716703 3.077079 1.492280 -1.445142 -1.524190 -3.117423 1.377329 -2.647439 -0.259056 0.036890 -1.575672 2.186434 0.493838 1.956042 3.697183 -1.269448 -4.311957 -0.278966 1.071666 -1.895303
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.441209 1.976650 1.266851 -2.687540 1.908893 -2.384727 -1.343158 -0.856885 2.709983 2.227421 1.106466 0.864422 0.295864 0.896780 2.763508 -2.355293 -1.136071 2.961582 3.327157 0.002506
assert_wb_dma_ch_sel 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_ch_rf/always_27/stmt_1/expr_1 2.331302 2.043316 -0.546704 -0.429255 -0.297435 1.544193 0.646467 -1.823133 -2.190966 2.162289 -1.699865 4.791311 1.817470 -0.003156 2.167398 -0.965372 -1.705600 1.312838 0.051559 0.688968
wb_dma_ch_sel/inst_ch2 -0.392857 -1.757794 -1.714396 1.241657 0.359491 -1.089729 1.347829 3.252576 1.476193 0.044076 -1.209231 1.459375 0.542119 0.177415 1.903871 0.662119 -0.753727 -0.310164 0.186790 -2.898766
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_ch_sel/assign_122_valid 2.602839 1.254276 -0.807737 -1.229077 -0.272570 0.022803 -1.359371 -1.610056 0.396982 2.413166 0.388867 2.275508 0.570761 1.515401 2.752070 -0.302091 -1.980310 2.869819 1.710901 -0.613242
wb_dma_rf/wire_dma_abort 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_de/assign_67_dma_done_all/expr_1 3.521020 1.266820 -1.623671 0.169457 -1.446318 2.048652 -0.530425 -0.155725 -1.352580 0.811230 0.788871 0.776908 -1.691626 0.709034 0.893450 2.581554 -2.436052 2.295449 1.539449 0.209143
wb_dma_de/always_4/if_1/cond 2.128134 1.627201 1.714589 0.532807 -1.803819 -0.393163 -0.004012 -2.135060 -0.088923 -0.649362 0.363526 3.066426 -0.176462 0.713295 1.225204 -0.144029 -4.393054 1.114311 1.741901 -0.336792
wb_dma_de/always_3/if_1/if_1/stmt_1 2.258793 1.051672 1.256640 1.265655 2.623310 1.735692 0.195929 2.188980 2.153482 -0.982069 -0.128071 -0.955200 0.677368 -2.926664 -4.490817 -0.153575 -1.046688 0.463919 2.820164 2.208232
wb_dma_wb_slv/always_3/stmt_1/expr_1 0.452003 -0.527946 -0.610920 2.752590 0.808783 -2.525908 1.819880 2.000880 -0.633045 2.612611 2.270840 3.073244 1.994631 -3.348296 -0.164483 -3.881592 1.999705 1.741885 -3.592939 1.657815
assert_wb_dma_ch_arb/input_advance 2.402700 3.199917 1.406661 -0.830968 0.773233 -1.463856 -0.820836 -0.377150 2.067056 1.062051 2.213572 0.173218 -1.391651 -0.042015 0.608573 -1.910243 -2.673681 2.382396 4.363129 1.261407
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.029452 -0.954221 -0.722352 -2.197531 1.393573 -1.963415 -0.395449 1.100815 2.208988 1.311248 -0.356325 1.077094 1.066285 0.913589 2.735235 -1.796723 0.551362 0.859857 2.243629 -1.639541
wb_dma_ch_rf/reg_ch_tot_sz_r 3.588854 2.388789 -2.718986 0.074888 -4.908241 2.827330 -2.338614 -2.687350 -1.595394 -0.557886 -0.289783 -1.192654 0.456548 -0.021826 -3.249429 2.772272 -1.670115 0.881865 2.212493 0.017464
wb_dma_ch_rf/wire_ch_adr0 -0.879092 -1.854247 1.005669 -2.333855 2.745347 -1.653583 -2.644803 0.360602 3.886268 2.105493 0.375442 -0.120839 2.180751 1.602676 1.571077 -1.275911 1.245917 2.519378 -0.259328 -2.282156
wb_dma_ch_rf/wire_ch_adr1 0.135808 1.170245 -3.418640 4.254913 -2.243271 -0.703413 0.118275 2.108967 0.815226 0.679199 1.192866 -0.250984 -0.271078 -0.739222 -2.780241 -2.591678 -2.044429 -2.220421 2.792760 -0.121377
wb_dma/wire_ch0_adr0 -0.727075 0.485345 -1.044319 -2.154108 3.869380 -2.129362 0.101242 2.735163 4.316097 3.235580 -0.300428 -0.456480 2.107114 0.614879 3.135789 0.100878 0.702989 2.042280 0.948856 -2.852580
wb_dma/wire_ch0_adr1 0.399274 0.933383 -2.636275 -0.403582 -0.494334 -0.100030 0.038250 2.050255 1.029351 0.873886 0.792491 -0.494926 -0.388884 -0.025548 -0.685169 -2.688703 0.002583 -1.258585 4.211701 0.015079
wb_dma_ch_pri_enc/wire_pri24_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_inc30r/assign_1_out -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma_ch_sel/assign_133_req_p0 2.206808 0.393471 -2.477227 1.844893 -1.474813 -0.286404 -2.416026 -1.590518 -0.951592 3.812661 3.430357 1.466263 -2.011172 0.341260 1.595477 -3.997142 0.687165 1.348675 1.414382 2.176237
wb_dma_ch_rf/always_23 1.029950 -0.311905 -3.274595 2.223208 -1.400272 0.952610 -0.235321 1.366165 0.394920 0.168514 1.669540 -0.073571 -0.322620 -0.241791 -2.655992 -2.933042 -0.594987 -1.551112 3.440298 0.611551
wb_dma_inc30r/reg_out_r 0.877328 1.819234 0.466694 2.738752 2.149896 2.312917 -2.382075 1.279065 5.703638 0.680634 -2.107012 -1.521842 2.265208 -2.916330 -4.101945 -0.526413 0.975875 -0.907262 3.153463 -0.776995
wb_dma/wire_pointer2 -0.392857 -1.757794 -1.714396 1.241657 0.359491 -1.089729 1.347829 3.252576 1.476193 0.044076 -1.209231 1.459375 0.542119 0.177415 1.903871 0.662119 -0.753727 -0.310164 0.186790 -2.898766
wb_dma/wire_pointer3 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma/wire_pointer0 2.989197 -2.930366 -1.672663 4.099787 -0.171289 1.512317 -0.697791 1.424117 1.046451 -0.011003 2.034287 2.325917 -0.226343 -0.145881 -1.449707 -0.238143 -2.207165 1.661839 0.866524 -0.513682
wb_dma/wire_pointer1 2.826261 -2.339728 -1.435424 1.581082 -0.167479 0.476573 0.163758 1.712911 0.877529 0.103856 0.599487 3.316545 -0.281435 0.444717 1.706794 0.556982 -2.209158 1.825281 1.696226 -1.652261
wb_dma/wire_mast0_err 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_rf/always_26 1.585820 1.769024 0.688643 -0.412968 -1.513191 0.825398 0.049034 0.799131 -2.872854 1.483802 -3.356848 5.362843 1.276922 -1.630639 0.851692 -2.411070 -1.060848 0.265889 -0.006852 0.779114
wb_dma_de/always_23/block_1/case_1/block_5 1.286931 0.610226 3.674781 1.013040 1.244387 0.227115 -0.222029 -2.202982 0.028808 -1.542870 0.193300 0.126441 0.798316 1.322676 -2.447170 3.071004 -4.364895 4.513522 -3.414952 -0.204689
wb_dma_ch_sel/assign_144_req_p0/expr_1 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_rf/wire_ch_am0_we -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma_ch_rf/always_25 0.423759 0.173425 1.579717 -1.271589 0.182516 0.766948 -1.149852 2.387290 1.019017 -0.546990 -3.279708 1.575354 2.543124 -1.811885 -3.198611 -1.865710 -0.459357 -0.695745 2.120838 -0.301109
wb_dma_wb_mast/input_mast_adr 0.953331 1.049618 -1.415313 -0.490459 2.180171 -0.227630 0.286895 2.872134 1.853876 1.163920 1.456410 -1.701048 -1.139693 -1.241633 -1.007247 -2.010097 0.658584 -0.151813 4.314612 1.665339
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.484140 -5.236190 -0.496938 1.238026 0.822027 0.651837 -1.152504 2.058401 1.478778 0.216042 0.762922 3.091578 0.311522 0.530755 1.366374 0.418678 0.433333 2.058738 -0.800463 -2.333409
wb_dma_ch_sel/always_44/case_1 -0.528205 -3.919609 -1.413719 0.080776 2.117841 -2.455040 -1.607113 1.169077 2.919657 1.635482 -1.067178 0.566587 1.256021 0.500876 2.152084 -2.408335 2.851122 1.050930 0.421774 -2.166115
wb_dma/wire_ch0_am0 -0.460912 1.683056 1.065817 -2.351652 2.268784 -0.619106 -0.292783 1.354395 3.927125 0.638880 1.672907 -2.202758 0.821069 1.232174 0.026195 1.540447 -1.695172 1.530572 1.775657 -1.728500
wb_dma/wire_ch0_am1 1.354734 -0.214487 0.721914 -1.507583 2.006335 2.131066 -0.118441 0.951820 1.667931 -0.590403 -1.873462 1.131610 2.771649 -1.004720 -2.564257 -0.457482 -0.522633 -0.001733 2.650272 -0.058122
wb_dma_ch_rf/always_19/if_1 0.713122 1.648693 0.546183 -2.308827 -2.609009 0.839227 -1.884441 -0.353819 0.483182 -0.658081 -0.653213 -0.736267 0.012540 1.209216 -0.768806 1.635694 -2.127596 0.089096 2.195433 -1.791511
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -0.879092 -1.854247 1.005669 -2.333855 2.745347 -1.653583 -2.644803 0.360602 3.886268 2.105493 0.375442 -0.120839 2.180751 1.602676 1.571077 -1.275911 1.245917 2.519378 -0.259328 -2.282156
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -1.722365 3.722472 0.158758 2.352984 1.027859 0.958214 0.400836 -1.403376 1.243165 2.687977 5.061126 -0.321562 -0.270530 5.086483 0.886335 -0.861987 -5.666112 2.080050 -2.975052 -1.215771
wb_dma_de/always_18/stmt_1/expr_1/expr_1 0.338253 -1.193505 -3.987557 -0.553067 1.203128 2.510017 1.798346 1.002843 2.462152 -0.086053 2.807290 -1.541966 0.211783 2.174664 -0.029649 1.679943 0.930332 -0.220428 2.454610 -2.374642
wb_dma_de/always_3/if_1 1.668348 0.864626 -1.232220 1.272595 1.947368 1.888439 0.777778 1.994160 1.304194 -0.185522 0.118550 -0.554125 0.913301 -2.168360 -4.027930 -2.003254 -0.426639 -1.068482 3.879861 2.298679
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_rf/assign_16_ch_adr1_we 1.029950 -0.311905 -3.274595 2.223208 -1.400272 0.952610 -0.235321 1.366165 0.394920 0.168514 1.669540 -0.073571 -0.322620 -0.241791 -2.655992 -2.933042 -0.594987 -1.551112 3.440298 0.611551
wb_dma_wb_if/wire_wbm_data_o -0.791656 -0.305586 1.692346 -0.285774 0.683343 -2.978708 0.399001 1.377330 5.731210 -2.367361 2.382684 -3.576921 0.273575 -1.060475 -1.885561 -0.887112 1.266906 -0.813466 3.991107 -0.642515
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/always_2/stmt_1/expr_1 3.836309 1.526050 0.430640 0.318528 0.354274 -0.097427 -1.017835 -0.456188 1.281944 1.076143 2.788699 1.623597 -1.482416 0.046155 0.495962 -1.557048 -2.898067 2.982466 4.115881 1.426699
wb_dma_ch_sel/always_48/case_1/stmt_1 3.839622 -1.985364 -1.770955 2.665735 3.335724 0.814633 -1.035894 1.447675 -0.507076 3.143850 1.376993 1.641930 -0.389961 -2.286974 -0.286497 -1.550194 1.273734 3.550646 0.019522 3.701669
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
assert_wb_dma_ch_arb/input_grant0 2.402700 3.199917 1.406661 -0.830968 0.773233 -1.463856 -0.820836 -0.377150 2.067056 1.062051 2.213572 0.173218 -1.391651 -0.042015 0.608573 -1.910243 -2.673681 2.382396 4.363129 1.261407
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_pri_enc/wire_pri18_out 1.481075 -1.952099 1.283190 1.894027 -0.780014 -0.418073 1.063242 0.489433 0.568468 -2.085954 0.074178 3.552151 -0.215250 0.069793 1.035397 0.521698 -3.239230 0.401029 0.824116 -1.457166
wb_dma_ch_sel/assign_156_req_p0 2.060137 2.266727 -2.011740 -0.672265 -0.263332 -0.367173 -0.556098 -1.300014 -0.160228 3.228809 0.705602 2.176641 0.326475 1.090790 2.706688 -2.274241 -1.359842 1.756934 2.319515 0.432064
wb_dma_ch_rf/reg_ch_err 1.885522 -0.712225 0.737788 1.554504 1.778012 -1.296705 1.118223 -0.516340 0.864532 0.959338 0.863897 4.176668 0.432634 -0.109023 2.891846 -1.803188 -1.945981 2.021404 0.644161 0.323079
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 3.417533 -1.700535 0.017370 0.599671 -0.716795 0.773580 -1.097042 0.727289 1.160740 -0.683928 1.739343 2.350769 -0.925661 0.428923 0.056658 0.045974 -2.619296 2.070397 3.181833 -0.649570
wb_dma_wb_slv/input_wb_addr_i -3.586885 3.803612 1.353498 0.956519 0.921476 -7.172986 3.533497 1.331548 1.976636 -1.167982 -3.904042 0.530458 0.858132 -1.074995 5.453777 -1.942847 -0.200940 -1.138944 -0.828244 -0.214752
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.347340 -0.627096 2.857697 0.479563 -0.536469 -1.091012 1.002487 0.930522 1.434605 -3.159023 -0.238327 0.917278 -0.259456 -0.424586 -0.683758 0.539519 -2.572704 -0.967425 1.208227 -1.298208
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 3.521020 1.266820 -1.623671 0.169457 -1.446318 2.048652 -0.530425 -0.155725 -1.352580 0.811230 0.788871 0.776908 -1.691626 0.709034 0.893450 2.581554 -2.436052 2.295449 1.539449 0.209143
