###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Mon Oct 31 04:02:08 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [20]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.588
= Slack Time                   -1.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.018 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.790 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.515 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^           | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.289 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.058 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^           | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.186 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.080 | 0.316 |   1.521 |    0.502 | 
     | U1969                            | A v -> Y ^           | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.599 | 
     | U1970                            | C ^ -> Y v           | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.696 | 
     | U1971                            | C v -> Y ^           | NAND3X1 | 0.389 | 0.302 |   2.016 |    0.998 | 
     | U1974                            | A ^ -> Y v           | NOR2X1  | 0.151 | 0.191 |   2.207 |    1.188 | 
     | U1686                            | A v -> Y v           | AND2X1  | 0.135 | 0.196 |   2.403 |    1.384 | 
     | U1628                            | A v -> Y v           | AND2X1  | 0.091 | 0.154 |   2.557 |    1.538 | 
     | U2396                            | D v -> Y ^           | AOI22X1 | 0.147 | 0.131 |   2.687 |    1.669 | 
     | U1629                            | A ^ -> Y v           | INVX1   | 0.763 | 0.580 |   3.267 |    2.249 | 
     | U3142                            | B v -> Y ^           | AOI21X1 | 0.212 | 0.252 |   3.519 |    2.500 | 
     | U3143                            | B ^ -> Y v           | NAND2X1 | 0.083 | 0.069 |   3.588 |    2.570 | 
     |                                  | \xgmii_tx.TXD [20] v |         | 0.083 | 0.000 |   3.588 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [16]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.585
= Slack Time                   -1.015
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.015 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.786 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.512 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^           | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.286 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.055 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^           | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.190 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.080 | 0.316 |   1.521 |    0.506 | 
     | U1969                            | A v -> Y ^           | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.603 | 
     | U1970                            | C ^ -> Y v           | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.699 | 
     | U1971                            | C v -> Y ^           | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.001 | 
     | U1974                            | A ^ -> Y v           | NOR2X1  | 0.151 | 0.191 |   2.207 |    1.192 | 
     | U1686                            | A v -> Y v           | AND2X1  | 0.135 | 0.196 |   2.403 |    1.388 | 
     | U1628                            | A v -> Y v           | AND2X1  | 0.091 | 0.154 |   2.557 |    1.542 | 
     | U2396                            | D v -> Y ^           | AOI22X1 | 0.147 | 0.131 |   2.687 |    1.673 | 
     | U1629                            | A ^ -> Y v           | INVX1   | 0.763 | 0.580 |   3.267 |    2.252 | 
     | U3097                            | B v -> Y ^           | AOI21X1 | 0.194 | 0.216 |   3.483 |    2.468 | 
     | U3098                            | B ^ -> Y v           | NAND2X1 | 0.106 | 0.101 |   3.584 |    2.569 | 
     |                                  | \xgmii_tx.TXD [16] v |         | 0.106 | 0.001 |   3.585 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [17]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.582
= Slack Time                   -1.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.012 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.783 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.509 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^           | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.283 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.052 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^           | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.193 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.080 | 0.316 |   1.521 |    0.509 | 
     | U1969                            | A v -> Y ^           | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.606 | 
     | U1970                            | C ^ -> Y v           | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.702 | 
     | U1971                            | C v -> Y ^           | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.004 | 
     | U1974                            | A ^ -> Y v           | NOR2X1  | 0.151 | 0.191 |   2.207 |    1.195 | 
     | U1686                            | A v -> Y v           | AND2X1  | 0.135 | 0.196 |   2.403 |    1.391 | 
     | U1628                            | A v -> Y v           | AND2X1  | 0.091 | 0.154 |   2.557 |    1.545 | 
     | U2396                            | D v -> Y ^           | AOI22X1 | 0.147 | 0.131 |   2.687 |    1.676 | 
     | U1629                            | A ^ -> Y v           | INVX1   | 0.763 | 0.580 |   3.267 |    2.255 | 
     | U3107                            | B v -> Y ^           | AOI21X1 | 0.185 | 0.201 |   3.468 |    2.456 | 
     | U3108                            | B ^ -> Y v           | NAND2X1 | 0.115 | 0.113 |   3.580 |    2.569 | 
     |                                  | \xgmii_tx.TXD [17] v |         | 0.115 | 0.001 |   3.582 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [22]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.581
= Slack Time                   -1.011
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.011 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.782 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.508 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^           | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.282 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.051 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^           | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.194 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.080 | 0.316 |   1.521 |    0.510 | 
     | U1969                            | A v -> Y ^           | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.607 | 
     | U1970                            | C ^ -> Y v           | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.703 | 
     | U1971                            | C v -> Y ^           | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.005 | 
     | U1974                            | A ^ -> Y v           | NOR2X1  | 0.151 | 0.191 |   2.207 |    1.196 | 
     | U1686                            | A v -> Y v           | AND2X1  | 0.135 | 0.196 |   2.403 |    1.392 | 
     | U1628                            | A v -> Y v           | AND2X1  | 0.091 | 0.154 |   2.557 |    1.546 | 
     | U2396                            | D v -> Y ^           | AOI22X1 | 0.147 | 0.131 |   2.687 |    1.677 | 
     | U1629                            | A ^ -> Y v           | INVX1   | 0.763 | 0.580 |   3.267 |    2.256 | 
     | U3163                            | B v -> Y ^           | AOI21X1 | 0.199 | 0.233 |   3.500 |    2.489 | 
     | U3164                            | B ^ -> Y v           | NAND2X1 | 0.090 | 0.081 |   3.580 |    2.570 | 
     |                                  | \xgmii_tx.TXD [22] v |         | 0.090 | 0.000 |   3.581 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [18]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.579
= Slack Time                   -1.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.009 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.780 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.505 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^           | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.280 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.049 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^           | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.196 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.080 | 0.316 |   1.521 |    0.512 | 
     | U1969                            | A v -> Y ^           | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.609 | 
     | U1970                            | C ^ -> Y v           | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.705 | 
     | U1971                            | C v -> Y ^           | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.007 | 
     | U1974                            | A ^ -> Y v           | NOR2X1  | 0.151 | 0.191 |   2.207 |    1.198 | 
     | U1686                            | A v -> Y v           | AND2X1  | 0.135 | 0.196 |   2.403 |    1.394 | 
     | U1628                            | A v -> Y v           | AND2X1  | 0.091 | 0.154 |   2.557 |    1.548 | 
     | U2396                            | D v -> Y ^           | AOI22X1 | 0.147 | 0.131 |   2.687 |    1.679 | 
     | U1629                            | A ^ -> Y v           | INVX1   | 0.763 | 0.580 |   3.267 |    2.258 | 
     | U3120                            | B v -> Y ^           | AOI21X1 | 0.201 | 0.238 |   3.505 |    2.497 | 
     | U3121                            | B ^ -> Y v           | NAND2X1 | 0.085 | 0.073 |   3.578 |    2.570 | 
     |                                  | \xgmii_tx.TXD [18] v |         | 0.085 | 0.000 |   3.579 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [24]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.577
= Slack Time                   -1.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.007 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.778 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.504 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^           | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.278 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.047 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^           | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.198 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.080 | 0.316 |   1.521 |    0.514 | 
     | U1969                            | A v -> Y ^           | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.611 | 
     | U1970                            | C ^ -> Y v           | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.707 | 
     | U1971                            | C v -> Y ^           | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.009 | 
     | U1974                            | A ^ -> Y v           | NOR2X1  | 0.151 | 0.191 |   2.207 |    1.200 | 
     | U1686                            | A v -> Y v           | AND2X1  | 0.135 | 0.196 |   2.403 |    1.396 | 
     | U1628                            | A v -> Y v           | AND2X1  | 0.091 | 0.154 |   2.557 |    1.550 | 
     | U2396                            | D v -> Y ^           | AOI22X1 | 0.147 | 0.131 |   2.687 |    1.680 | 
     | U1629                            | A ^ -> Y v           | INVX1   | 0.763 | 0.580 |   3.267 |    2.260 | 
     | U3247                            | D v -> Y ^           | AOI22X1 | 0.185 | 0.247 |   3.514 |    2.507 | 
     | U3252                            | A ^ -> Y v           | NAND3X1 | 0.067 | 0.062 |   3.577 |    2.570 | 
     |                                  | \xgmii_tx.TXD [24] v |         | 0.067 | 0.000 |   3.577 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [23]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.573
= Slack Time                   -1.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.003 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.775 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.500 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^           | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.274 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.043 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^           | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.201 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.080 | 0.316 |   1.521 |    0.517 | 
     | U1969                            | A v -> Y ^           | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.614 | 
     | U1970                            | C ^ -> Y v           | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.711 | 
     | U1971                            | C v -> Y ^           | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.013 | 
     | U1974                            | A ^ -> Y v           | NOR2X1  | 0.151 | 0.191 |   2.207 |    1.203 | 
     | U1686                            | A v -> Y v           | AND2X1  | 0.135 | 0.196 |   2.403 |    1.399 | 
     | U1628                            | A v -> Y v           | AND2X1  | 0.091 | 0.154 |   2.557 |    1.553 | 
     | U2396                            | D v -> Y ^           | AOI22X1 | 0.147 | 0.131 |   2.687 |    1.684 | 
     | U1629                            | A ^ -> Y v           | INVX1   | 0.763 | 0.580 |   3.267 |    2.264 | 
     | U3174                            | B v -> Y ^           | AOI21X1 | 0.189 | 0.211 |   3.478 |    2.474 | 
     | U3175                            | B ^ -> Y v           | NAND2X1 | 0.100 | 0.095 |   3.572 |    2.569 | 
     |                                  | \xgmii_tx.TXD [23] v |         | 0.100 | 0.001 |   3.573 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [19]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.572
= Slack Time                   -1.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.002 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.773 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.499 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^           | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.273 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.042 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^           | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.203 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.080 | 0.316 |   1.521 |    0.519 | 
     | U1969                            | A v -> Y ^           | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.616 | 
     | U1970                            | C ^ -> Y v           | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.712 | 
     | U1971                            | C v -> Y ^           | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.014 | 
     | U1974                            | A ^ -> Y v           | NOR2X1  | 0.151 | 0.191 |   2.207 |    1.205 | 
     | U1686                            | A v -> Y v           | AND2X1  | 0.135 | 0.196 |   2.403 |    1.401 | 
     | U1628                            | A v -> Y v           | AND2X1  | 0.091 | 0.154 |   2.557 |    1.555 | 
     | U2396                            | D v -> Y ^           | AOI22X1 | 0.147 | 0.131 |   2.687 |    1.685 | 
     | U1629                            | A ^ -> Y v           | INVX1   | 0.763 | 0.580 |   3.267 |    2.265 | 
     | U3132                            | B v -> Y ^           | AOI21X1 | 0.190 | 0.221 |   3.488 |    2.486 | 
     | U3133                            | B ^ -> Y v           | NAND2X1 | 0.091 | 0.084 |   3.572 |    2.570 | 
     |                                  | \xgmii_tx.TXD [19] v |         | 0.091 | 0.000 |   3.572 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [26]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.570
= Slack Time                   -1.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -1.000 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.771 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.497 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^           | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.271 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.040 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^           | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.205 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.080 | 0.316 |   1.521 |    0.521 | 
     | U1969                            | A v -> Y ^           | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.618 | 
     | U1970                            | C ^ -> Y v           | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.714 | 
     | U1971                            | C v -> Y ^           | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.016 | 
     | U1974                            | A ^ -> Y v           | NOR2X1  | 0.151 | 0.191 |   2.207 |    1.207 | 
     | U1686                            | A v -> Y v           | AND2X1  | 0.135 | 0.196 |   2.403 |    1.403 | 
     | U1628                            | A v -> Y v           | AND2X1  | 0.091 | 0.154 |   2.557 |    1.557 | 
     | U2396                            | D v -> Y ^           | AOI22X1 | 0.147 | 0.131 |   2.687 |    1.688 | 
     | U1629                            | A ^ -> Y v           | INVX1   | 0.763 | 0.580 |   3.267 |    2.267 | 
     | U3253                            | D v -> Y ^           | AOI22X1 | 0.173 | 0.238 |   3.505 |    2.505 | 
     | U3258                            | A ^ -> Y v           | NAND3X1 | 0.067 | 0.065 |   3.569 |    2.570 | 
     |                                  | \xgmii_tx.TXD [26] v |         | 0.067 | 0.000 |   3.570 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [8]                   (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.566
= Slack Time                   -0.996
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -0.996 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^          | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.768 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^          | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.493 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^          | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.267 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^          | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.036 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^          | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.208 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v        | DFFSR   | 0.080 | 0.316 |   1.521 |    0.524 | 
     | U1969                            | A v -> Y ^          | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.621 | 
     | U1970                            | C ^ -> Y v          | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.718 | 
     | U1971                            | C v -> Y ^          | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.020 | 
     | U1779                            | A ^ -> Y v          | INVX2   | 0.104 | 0.093 |   2.109 |    1.113 | 
     | U1972                            | B v -> Y ^          | NAND2X1 | 0.328 | 0.273 |   2.381 |    1.385 | 
     | U2886                            | A ^ -> Y v          | OAI21X1 | 0.095 | 0.082 |   2.464 |    1.468 | 
     | U1640                            | A v -> Y v          | AND2X1  | 0.420 | 0.399 |   2.863 |    1.867 | 
     | U2887                            | A v -> Y ^          | NOR2X1  | 0.126 | 0.132 |   2.995 |    1.999 | 
     | U1794                            | A ^ -> Y v          | INVX1   | 0.364 | 0.325 |   3.320 |    2.324 | 
     | U3009                            | D v -> Y ^          | AOI22X1 | 0.129 | 0.155 |   3.475 |    2.479 | 
     | U3010                            | C ^ -> Y v          | NAND3X1 | 0.096 | 0.090 |   3.565 |    2.569 | 
     |                                  | \xgmii_tx.TXD [8] v |         | 0.096 | 0.001 |   3.566 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [21]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.561
= Slack Time                   -0.991
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.991 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.762 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.488 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^           | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.262 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.031 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^           | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.214 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.080 | 0.316 |   1.521 |    0.529 | 
     | U1969                            | A v -> Y ^           | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.627 | 
     | U1970                            | C ^ -> Y v           | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.723 | 
     | U1971                            | C v -> Y ^           | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.025 | 
     | U1974                            | A ^ -> Y v           | NOR2X1  | 0.151 | 0.191 |   2.207 |    1.216 | 
     | U1686                            | A v -> Y v           | AND2X1  | 0.135 | 0.196 |   2.403 |    1.412 | 
     | U1628                            | A v -> Y v           | AND2X1  | 0.091 | 0.154 |   2.557 |    1.566 | 
     | U2396                            | D v -> Y ^           | AOI22X1 | 0.147 | 0.131 |   2.687 |    1.696 | 
     | U1629                            | A ^ -> Y v           | INVX1   | 0.763 | 0.580 |   3.267 |    2.276 | 
     | U3153                            | B v -> Y ^           | AOI21X1 | 0.181 | 0.208 |   3.475 |    2.484 | 
     | U3154                            | B ^ -> Y v           | NAND2X1 | 0.091 | 0.085 |   3.560 |    2.569 | 
     |                                  | \xgmii_tx.TXD [21] v |         | 0.091 | 0.001 |   3.561 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [15]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.560
= Slack Time                   -0.990
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.990 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.762 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.487 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^           | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.261 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.030 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^           | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.214 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.080 | 0.316 |   1.521 |    0.530 | 
     | U1969                            | A v -> Y ^           | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.627 | 
     | U1970                            | C ^ -> Y v           | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.724 | 
     | U1971                            | C v -> Y ^           | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.026 | 
     | U1779                            | A ^ -> Y v           | INVX2   | 0.104 | 0.093 |   2.109 |    1.118 | 
     | U1972                            | B v -> Y ^           | NAND2X1 | 0.328 | 0.273 |   2.381 |    1.391 | 
     | U2886                            | A ^ -> Y v           | OAI21X1 | 0.095 | 0.082 |   2.464 |    1.474 | 
     | U1640                            | A v -> Y v           | AND2X1  | 0.420 | 0.399 |   2.863 |    1.873 | 
     | U2887                            | A v -> Y ^           | NOR2X1  | 0.126 | 0.132 |   2.995 |    2.005 | 
     | U1794                            | A ^ -> Y v           | INVX1   | 0.364 | 0.325 |   3.320 |    2.330 | 
     | U3084                            | D v -> Y ^           | AOI22X1 | 0.125 | 0.153 |   3.473 |    2.482 | 
     | U3085                            | C ^ -> Y v           | NAND3X1 | 0.093 | 0.087 |   3.559 |    2.569 | 
     |                                  | \xgmii_tx.TXD [15] v |         | 0.093 | 0.001 |   3.560 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [13]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.558
= Slack Time                   -0.988
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.988 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.759 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.485 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^           | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.259 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.028 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^           | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.217 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.080 | 0.316 |   1.521 |    0.533 | 
     | U1969                            | A v -> Y ^           | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.630 | 
     | U1970                            | C ^ -> Y v           | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.726 | 
     | U1971                            | C v -> Y ^           | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.028 | 
     | U1779                            | A ^ -> Y v           | INVX2   | 0.104 | 0.093 |   2.109 |    1.121 | 
     | U1972                            | B v -> Y ^           | NAND2X1 | 0.328 | 0.273 |   2.381 |    1.394 | 
     | U2886                            | A ^ -> Y v           | OAI21X1 | 0.095 | 0.082 |   2.464 |    1.476 | 
     | U1640                            | A v -> Y v           | AND2X1  | 0.420 | 0.399 |   2.863 |    1.875 | 
     | U2887                            | A v -> Y ^           | NOR2X1  | 0.126 | 0.132 |   2.995 |    2.008 | 
     | U1794                            | A ^ -> Y v           | INVX1   | 0.364 | 0.325 |   3.320 |    2.332 | 
     | U3063                            | D v -> Y ^           | AOI22X1 | 0.131 | 0.161 |   3.481 |    2.493 | 
     | U3064                            | C ^ -> Y v           | NAND3X1 | 0.082 | 0.076 |   3.557 |    2.569 | 
     |                                  | \xgmii_tx.TXD [13] v |         | 0.082 | 0.001 |   3.558 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [9]                   (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.557
= Slack Time                   -0.987
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -0.987 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^          | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.758 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^          | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.483 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^          | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.258 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^          | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.027 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^          | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.218 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v        | DFFSR   | 0.080 | 0.316 |   1.521 |    0.534 | 
     | U1969                            | A v -> Y ^          | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.631 | 
     | U1970                            | C ^ -> Y v          | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.727 | 
     | U1971                            | C v -> Y ^          | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.029 | 
     | U1779                            | A ^ -> Y v          | INVX2   | 0.104 | 0.093 |   2.109 |    1.122 | 
     | U1972                            | B v -> Y ^          | NAND2X1 | 0.328 | 0.273 |   2.381 |    1.395 | 
     | U2886                            | A ^ -> Y v          | OAI21X1 | 0.095 | 0.082 |   2.464 |    1.477 | 
     | U1640                            | A v -> Y v          | AND2X1  | 0.420 | 0.399 |   2.863 |    1.877 | 
     | U2887                            | A v -> Y ^          | NOR2X1  | 0.126 | 0.132 |   2.995 |    2.009 | 
     | U1794                            | A ^ -> Y v          | INVX1   | 0.364 | 0.325 |   3.320 |    2.333 | 
     | U3020                            | D v -> Y ^          | AOI22X1 | 0.115 | 0.142 |   3.462 |    2.475 | 
     | U3021                            | B ^ -> Y v          | NAND2X1 | 0.097 | 0.094 |   3.555 |    2.569 | 
     |                                  | \xgmii_tx.TXD [9] v |         | 0.097 | 0.001 |   3.557 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [29]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.548
= Slack Time                   -0.978
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.978 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.749 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.475 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^           | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.249 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.018 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^           | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.227 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.080 | 0.316 |   1.521 |    0.543 | 
     | U1969                            | A v -> Y ^           | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.640 | 
     | U1970                            | C ^ -> Y v           | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.736 | 
     | U1971                            | C v -> Y ^           | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.038 | 
     | U1974                            | A ^ -> Y v           | NOR2X1  | 0.151 | 0.191 |   2.207 |    1.229 | 
     | U1686                            | A v -> Y v           | AND2X1  | 0.135 | 0.196 |   2.403 |    1.425 | 
     | U1628                            | A v -> Y v           | AND2X1  | 0.091 | 0.154 |   2.557 |    1.579 | 
     | U2396                            | D v -> Y ^           | AOI22X1 | 0.147 | 0.131 |   2.687 |    1.709 | 
     | U1629                            | A ^ -> Y v           | INVX1   | 0.763 | 0.580 |   3.267 |    2.289 | 
     | U3213                            | B v -> Y ^           | AOI21X1 | 0.162 | 0.201 |   3.468 |    2.490 | 
     | U3214                            | B ^ -> Y v           | NAND2X1 | 0.085 | 0.079 |   3.548 |    2.570 | 
     |                                  | \xgmii_tx.TXD [29] v |         | 0.085 | 0.000 |   3.548 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [25]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.546
= Slack Time                   -0.976
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.976 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.748 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.473 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^           | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.247 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.016 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^           | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.228 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.080 | 0.316 |   1.521 |    0.544 | 
     | U1969                            | A v -> Y ^           | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.641 | 
     | U1970                            | C ^ -> Y v           | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.738 | 
     | U1971                            | C v -> Y ^           | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.040 | 
     | U1974                            | A ^ -> Y v           | NOR2X1  | 0.151 | 0.191 |   2.207 |    1.230 | 
     | U1686                            | A v -> Y v           | AND2X1  | 0.135 | 0.196 |   2.403 |    1.426 | 
     | U1628                            | A v -> Y v           | AND2X1  | 0.091 | 0.154 |   2.557 |    1.580 | 
     | U2396                            | D v -> Y ^           | AOI22X1 | 0.147 | 0.131 |   2.687 |    1.711 | 
     | U1629                            | A ^ -> Y v           | INVX1   | 0.763 | 0.580 |   3.267 |    2.291 | 
     | U3185                            | B v -> Y ^           | AOI21X1 | 0.154 | 0.191 |   3.458 |    2.482 | 
     | U3186                            | B ^ -> Y v           | NAND2X1 | 0.092 | 0.087 |   3.545 |    2.569 | 
     |                                  | \xgmii_tx.TXD [25] v |         | 0.092 | 0.001 |   3.546 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [31]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.543
= Slack Time                   -0.973
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.973 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.745 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.470 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^           | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.244 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.013 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^           | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.232 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.080 | 0.316 |   1.521 |    0.547 | 
     | U1969                            | A v -> Y ^           | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.644 | 
     | U1970                            | C ^ -> Y v           | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.741 | 
     | U1971                            | C v -> Y ^           | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.043 | 
     | U1974                            | A ^ -> Y v           | NOR2X1  | 0.151 | 0.191 |   2.207 |    1.233 | 
     | U1686                            | A v -> Y v           | AND2X1  | 0.135 | 0.196 |   2.403 |    1.429 | 
     | U1628                            | A v -> Y v           | AND2X1  | 0.091 | 0.154 |   2.557 |    1.583 | 
     | U2396                            | D v -> Y ^           | AOI22X1 | 0.147 | 0.131 |   2.687 |    1.714 | 
     | U1629                            | A ^ -> Y v           | INVX1   | 0.763 | 0.580 |   3.267 |    2.294 | 
     | U3231                            | B v -> Y ^           | AOI21X1 | 0.150 | 0.185 |   3.452 |    2.479 | 
     | U3232                            | B ^ -> Y v           | NAND2X1 | 0.094 | 0.090 |   3.543 |    2.569 | 
     |                                  | \xgmii_tx.TXD [31] v |         | 0.094 | 0.001 |   3.543 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [1]                   (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.542
= Slack Time                   -0.972
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -0.972 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^          | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.744 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^          | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.469 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^          | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.244 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^          | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.013 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^          | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.232 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v        | DFFSR   | 0.080 | 0.316 |   1.521 |    0.548 | 
     | U1969                            | A v -> Y ^          | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.645 | 
     | U1970                            | C ^ -> Y v          | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.741 | 
     | U1971                            | C v -> Y ^          | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.043 | 
     | U1779                            | A ^ -> Y v          | INVX2   | 0.104 | 0.093 |   2.109 |    1.136 | 
     | U1972                            | B v -> Y ^          | NAND2X1 | 0.328 | 0.273 |   2.381 |    1.409 | 
     | U2886                            | A ^ -> Y v          | OAI21X1 | 0.095 | 0.082 |   2.464 |    1.491 | 
     | U1640                            | A v -> Y v          | AND2X1  | 0.420 | 0.399 |   2.863 |    1.891 | 
     | U2887                            | A v -> Y ^          | NOR2X1  | 0.126 | 0.132 |   2.995 |    2.023 | 
     | U2888                            | B ^ -> Y v          | NAND2X1 | 0.096 | 0.093 |   3.088 |    2.116 | 
     | U1803                            | A v -> Y ^          | INVX1   | 0.398 | 0.318 |   3.406 |    2.434 | 
     | U2898                            | B ^ -> Y v          | OAI21X1 | 0.139 | 0.135 |   3.541 |    2.569 | 
     |                                  | \xgmii_tx.TXD [1] v |         | 0.139 | 0.001 |   3.542 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [11]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.542
= Slack Time                   -0.972
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.972 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.744 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.469 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^           | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.243 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.012 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^           | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.232 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.080 | 0.316 |   1.521 |    0.548 | 
     | U1969                            | A v -> Y ^           | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.645 | 
     | U1970                            | C ^ -> Y v           | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.742 | 
     | U1971                            | C v -> Y ^           | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.044 | 
     | U1779                            | A ^ -> Y v           | INVX2   | 0.104 | 0.093 |   2.109 |    1.136 | 
     | U1972                            | B v -> Y ^           | NAND2X1 | 0.328 | 0.273 |   2.381 |    1.409 | 
     | U2886                            | A ^ -> Y v           | OAI21X1 | 0.095 | 0.082 |   2.464 |    1.492 | 
     | U1640                            | A v -> Y v           | AND2X1  | 0.420 | 0.399 |   2.863 |    1.891 | 
     | U2887                            | A v -> Y ^           | NOR2X1  | 0.126 | 0.132 |   2.995 |    2.023 | 
     | U1794                            | A ^ -> Y v           | INVX1   | 0.364 | 0.325 |   3.320 |    2.348 | 
     | U3042                            | D v -> Y ^           | AOI22X1 | 0.125 | 0.155 |   3.475 |    2.503 | 
     | U3043                            | C ^ -> Y v           | NAND3X1 | 0.072 | 0.066 |   3.542 |    2.570 | 
     |                                  | \xgmii_tx.TXD [11] v |         | 0.072 | 0.000 |   3.542 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [14]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.542
= Slack Time                   -0.972
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.972 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.743 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.468 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^           | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.243 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.012 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^           | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.233 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.080 | 0.316 |   1.521 |    0.549 | 
     | U1969                            | A v -> Y ^           | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.646 | 
     | U1970                            | C ^ -> Y v           | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.742 | 
     | U1971                            | C v -> Y ^           | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.044 | 
     | U1779                            | A ^ -> Y v           | INVX2   | 0.104 | 0.093 |   2.109 |    1.137 | 
     | U1972                            | B v -> Y ^           | NAND2X1 | 0.328 | 0.273 |   2.381 |    1.410 | 
     | U2886                            | A ^ -> Y v           | OAI21X1 | 0.095 | 0.082 |   2.464 |    1.492 | 
     | U1640                            | A v -> Y v           | AND2X1  | 0.420 | 0.399 |   2.863 |    1.892 | 
     | U2887                            | A v -> Y ^           | NOR2X1  | 0.126 | 0.132 |   2.995 |    2.024 | 
     | U1794                            | A ^ -> Y v           | INVX1   | 0.364 | 0.325 |   3.320 |    2.349 | 
     | U3074                            | D v -> Y ^           | AOI22X1 | 0.122 | 0.152 |   3.472 |    2.500 | 
     | U3075                            | C ^ -> Y v           | NAND3X1 | 0.075 | 0.069 |   3.541 |    2.570 | 
     |                                  | \xgmii_tx.TXD [14] v |         | 0.075 | 0.000 |   3.542 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [28]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.537
= Slack Time                   -0.967
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.967 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.738 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.464 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^           | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.238 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.007 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^           | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.238 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.080 | 0.316 |   1.521 |    0.553 | 
     | U1969                            | A v -> Y ^           | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.651 | 
     | U1970                            | C ^ -> Y v           | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.747 | 
     | U1971                            | C v -> Y ^           | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.049 | 
     | U1974                            | A ^ -> Y v           | NOR2X1  | 0.151 | 0.191 |   2.207 |    1.240 | 
     | U1686                            | A v -> Y v           | AND2X1  | 0.135 | 0.196 |   2.403 |    1.436 | 
     | U1628                            | A v -> Y v           | AND2X1  | 0.091 | 0.154 |   2.557 |    1.590 | 
     | U2396                            | D v -> Y ^           | AOI22X1 | 0.147 | 0.131 |   2.687 |    1.720 | 
     | U1629                            | A ^ -> Y v           | INVX1   | 0.763 | 0.580 |   3.267 |    2.300 | 
     | U3204                            | B v -> Y ^           | AOI21X1 | 0.164 | 0.203 |   3.470 |    2.503 | 
     | U3205                            | B ^ -> Y v           | NAND2X1 | 0.076 | 0.067 |   3.537 |    2.570 | 
     |                                  | \xgmii_tx.TXD [28] v |         | 0.076 | 0.000 |   3.537 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [12]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.535
= Slack Time                   -0.965
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.965 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.736 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.462 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^           | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.236 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.005 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^           | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.240 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.080 | 0.316 |   1.521 |    0.556 | 
     | U1969                            | A v -> Y ^           | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.653 | 
     | U1970                            | C ^ -> Y v           | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.749 | 
     | U1971                            | C v -> Y ^           | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.051 | 
     | U1779                            | A ^ -> Y v           | INVX2   | 0.104 | 0.093 |   2.109 |    1.144 | 
     | U1972                            | B v -> Y ^           | NAND2X1 | 0.328 | 0.273 |   2.381 |    1.417 | 
     | U2886                            | A ^ -> Y v           | OAI21X1 | 0.095 | 0.082 |   2.464 |    1.499 | 
     | U1640                            | A v -> Y v           | AND2X1  | 0.420 | 0.399 |   2.863 |    1.898 | 
     | U2887                            | A v -> Y ^           | NOR2X1  | 0.126 | 0.132 |   2.995 |    2.030 | 
     | U1794                            | A ^ -> Y v           | INVX1   | 0.364 | 0.325 |   3.320 |    2.355 | 
     | U3053                            | D v -> Y ^           | AOI22X1 | 0.121 | 0.150 |   3.470 |    2.506 | 
     | U3054                            | C ^ -> Y v           | NAND3X1 | 0.070 | 0.064 |   3.535 |    2.570 | 
     |                                  | \xgmii_tx.TXD [12] v |         | 0.070 | 0.000 |   3.535 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [27]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.534
= Slack Time                   -0.964
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.964 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.735 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.461 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^           | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.235 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.004 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^           | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.241 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.080 | 0.316 |   1.521 |    0.557 | 
     | U1969                            | A v -> Y ^           | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.654 | 
     | U1970                            | C ^ -> Y v           | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.750 | 
     | U1971                            | C v -> Y ^           | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.052 | 
     | U1974                            | A ^ -> Y v           | NOR2X1  | 0.151 | 0.191 |   2.207 |    1.243 | 
     | U1686                            | A v -> Y v           | AND2X1  | 0.135 | 0.196 |   2.403 |    1.439 | 
     | U1628                            | A v -> Y v           | AND2X1  | 0.091 | 0.154 |   2.557 |    1.593 | 
     | U2396                            | D v -> Y ^           | AOI22X1 | 0.147 | 0.131 |   2.687 |    1.724 | 
     | U1629                            | A ^ -> Y v           | INVX1   | 0.763 | 0.580 |   3.267 |    2.303 | 
     | U3195                            | B v -> Y ^           | AOI21X1 | 0.153 | 0.188 |   3.455 |    2.491 | 
     | U3196                            | B ^ -> Y v           | NAND2X1 | 0.084 | 0.079 |   3.533 |    2.570 | 
     |                                  | \xgmii_tx.TXD [27] v |         | 0.084 | 0.000 |   3.534 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [7]                   (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.532
= Slack Time                   -0.962
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -0.962 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^          | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.733 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^          | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.458 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^          | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.233 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^          | CLKBUF1 | 0.144 | 0.231 |   0.960 |   -0.002 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^          | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.243 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v        | DFFSR   | 0.080 | 0.316 |   1.521 |    0.559 | 
     | U1969                            | A v -> Y ^          | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.656 | 
     | U1970                            | C ^ -> Y v          | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.752 | 
     | U1971                            | C v -> Y ^          | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.054 | 
     | U1779                            | A ^ -> Y v          | INVX2   | 0.104 | 0.093 |   2.109 |    1.147 | 
     | U1972                            | B v -> Y ^          | NAND2X1 | 0.328 | 0.273 |   2.381 |    1.420 | 
     | U2886                            | A ^ -> Y v          | OAI21X1 | 0.095 | 0.082 |   2.464 |    1.502 | 
     | U1640                            | A v -> Y v          | AND2X1  | 0.420 | 0.399 |   2.863 |    1.902 | 
     | U2887                            | A v -> Y ^          | NOR2X1  | 0.126 | 0.132 |   2.995 |    2.034 | 
     | U2888                            | B ^ -> Y v          | NAND2X1 | 0.096 | 0.093 |   3.088 |    2.127 | 
     | U1803                            | A v -> Y ^          | INVX1   | 0.398 | 0.318 |   3.406 |    2.445 | 
     | U2995                            | B ^ -> Y v          | OAI21X1 | 0.131 | 0.124 |   3.530 |    2.569 | 
     |                                  | \xgmii_tx.TXD [7] v |         | 0.131 | 0.001 |   3.532 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [10]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.528
= Slack Time                   -0.958
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.958 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.729 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.455 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^           | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.229 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.231 |   0.960 |    0.002 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^           | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.247 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.080 | 0.316 |   1.521 |    0.563 | 
     | U1969                            | A v -> Y ^           | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.660 | 
     | U1970                            | C ^ -> Y v           | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.756 | 
     | U1971                            | C v -> Y ^           | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.058 | 
     | U1779                            | A ^ -> Y v           | INVX2   | 0.104 | 0.093 |   2.109 |    1.151 | 
     | U1972                            | B v -> Y ^           | NAND2X1 | 0.328 | 0.273 |   2.381 |    1.424 | 
     | U2886                            | A ^ -> Y v           | OAI21X1 | 0.095 | 0.082 |   2.464 |    1.506 | 
     | U1640                            | A v -> Y v           | AND2X1  | 0.420 | 0.399 |   2.863 |    1.905 | 
     | U2887                            | A v -> Y ^           | NOR2X1  | 0.126 | 0.132 |   2.995 |    2.038 | 
     | U1794                            | A ^ -> Y v           | INVX1   | 0.364 | 0.325 |   3.320 |    2.362 | 
     | U3031                            | D v -> Y ^           | AOI22X1 | 0.113 | 0.141 |   3.461 |    2.503 | 
     | U3032                            | B ^ -> Y v           | NAND2X1 | 0.069 | 0.066 |   3.527 |    2.570 | 
     |                                  | \xgmii_tx.TXD [10] v |         | 0.069 | 0.000 |   3.528 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [30]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.522
= Slack Time                   -0.952
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                      |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.952 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^           | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.723 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^           | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.449 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^           | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.223 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^           | CLKBUF1 | 0.144 | 0.231 |   0.960 |    0.008 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^           | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.253 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v         | DFFSR   | 0.080 | 0.316 |   1.521 |    0.569 | 
     | U1969                            | A v -> Y ^           | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.666 | 
     | U1970                            | C ^ -> Y v           | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.762 | 
     | U1971                            | C v -> Y ^           | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.064 | 
     | U1974                            | A ^ -> Y v           | NOR2X1  | 0.151 | 0.191 |   2.207 |    1.255 | 
     | U1686                            | A v -> Y v           | AND2X1  | 0.135 | 0.196 |   2.403 |    1.451 | 
     | U1628                            | A v -> Y v           | AND2X1  | 0.091 | 0.154 |   2.557 |    1.605 | 
     | U2396                            | D v -> Y ^           | AOI22X1 | 0.147 | 0.131 |   2.687 |    1.735 | 
     | U1629                            | A ^ -> Y v           | INVX1   | 0.763 | 0.580 |   3.267 |    2.315 | 
     | U3222                            | B v -> Y ^           | AOI21X1 | 0.150 | 0.183 |   3.450 |    2.498 | 
     | U3223                            | B ^ -> Y v           | NAND2X1 | 0.078 | 0.071 |   3.521 |    2.569 | 
     |                                  | \xgmii_tx.TXD [30] v |         | 0.078 | 0.000 |   3.522 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [20]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.519
= Slack Time                   -0.949
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.949 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.720 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.446 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.221 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.223 |   0.951 |    0.002 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.245 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.149 | 0.345 |   1.539 |    0.590 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.686 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.839 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.976 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                     | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.104 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                     | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.221 | 
     | \tx_core/axi_master /U246                         | B v -> Y ^                     | NOR3X1  | 0.097 | 0.102 |   2.272 |    1.323 | 
     | \tx_core/axi_master /FE_PSC114_n548               | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.152 |   2.424 |    1.475 | 
     | \tx_core/axi_master /U11                          | A ^ -> Y v                     | INVX4   | 0.127 | 0.110 |   2.534 |    1.585 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX2   | 0.143 | 0.145 |   2.679 |    1.730 | 
     | \tx_core/axi_master /FE_OFCC22_n1874              | A ^ -> Y ^                     | BUFX4   | 0.618 | 0.436 |   3.115 |    2.166 | 
     | \tx_core/axi_master /U1992                        | S ^ -> Y v                     | MUX2X1  | 0.240 | 0.400 |   3.515 |    2.566 | 
     |                                                   | \memif_pdfifo1.f0_wdata [20] v |         | 0.240 | 0.004 |   3.519 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [2]                   (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.515
= Slack Time                   -0.945
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -0.945 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^          | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.717 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^          | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.442 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^          | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.216 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^          | CLKBUF1 | 0.144 | 0.231 |   0.960 |    0.015 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^          | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.259 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v        | DFFSR   | 0.080 | 0.316 |   1.521 |    0.575 | 
     | U1969                            | A v -> Y ^          | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.672 | 
     | U1970                            | C ^ -> Y v          | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.769 | 
     | U1971                            | C v -> Y ^          | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.071 | 
     | U1779                            | A ^ -> Y v          | INVX2   | 0.104 | 0.093 |   2.109 |    1.164 | 
     | U1972                            | B v -> Y ^          | NAND2X1 | 0.328 | 0.273 |   2.381 |    1.436 | 
     | U2886                            | A ^ -> Y v          | OAI21X1 | 0.095 | 0.082 |   2.464 |    1.519 | 
     | U1640                            | A v -> Y v          | AND2X1  | 0.420 | 0.399 |   2.863 |    1.918 | 
     | U2887                            | A v -> Y ^          | NOR2X1  | 0.126 | 0.132 |   2.995 |    2.050 | 
     | U2888                            | B ^ -> Y v          | NAND2X1 | 0.096 | 0.093 |   3.088 |    2.143 | 
     | U1803                            | A v -> Y ^          | INVX1   | 0.398 | 0.318 |   3.406 |    2.461 | 
     | U2911                            | B ^ -> Y v          | OAI21X1 | 0.119 | 0.108 |   3.515 |    2.569 | 
     |                                  | \xgmii_tx.TXD [2] v |         | 0.119 | 0.001 |   3.515 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [5]                   (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.514
= Slack Time                   -0.944
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -0.944 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^          | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.715 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^          | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.441 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^          | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.215 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^          | CLKBUF1 | 0.144 | 0.231 |   0.960 |    0.016 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^          | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.261 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v        | DFFSR   | 0.080 | 0.316 |   1.521 |    0.577 | 
     | U1969                            | A v -> Y ^          | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.674 | 
     | U1970                            | C ^ -> Y v          | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.770 | 
     | U1971                            | C v -> Y ^          | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.072 | 
     | U1779                            | A ^ -> Y v          | INVX2   | 0.104 | 0.093 |   2.109 |    1.165 | 
     | U1972                            | B v -> Y ^          | NAND2X1 | 0.328 | 0.273 |   2.381 |    1.438 | 
     | U2886                            | A ^ -> Y v          | OAI21X1 | 0.095 | 0.082 |   2.464 |    1.520 | 
     | U1640                            | A v -> Y v          | AND2X1  | 0.420 | 0.399 |   2.863 |    1.919 | 
     | U2887                            | A v -> Y ^          | NOR2X1  | 0.126 | 0.132 |   2.995 |    2.052 | 
     | U2888                            | B ^ -> Y v          | NAND2X1 | 0.096 | 0.093 |   3.088 |    2.144 | 
     | U1803                            | A v -> Y ^          | INVX1   | 0.398 | 0.318 |   3.406 |    2.463 | 
     | U2962                            | B ^ -> Y v          | OAI21X1 | 0.118 | 0.106 |   3.513 |    2.569 | 
     |                                  | \xgmii_tx.TXD [5] v |         | 0.118 | 0.001 |   3.514 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [6]                   (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.510
= Slack Time                   -0.940
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -0.940 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^          | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.712 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^          | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.437 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^          | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.211 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^          | CLKBUF1 | 0.144 | 0.231 |   0.960 |    0.020 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^          | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.264 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v        | DFFSR   | 0.080 | 0.316 |   1.521 |    0.580 | 
     | U1969                            | A v -> Y ^          | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.677 | 
     | U1970                            | C ^ -> Y v          | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.774 | 
     | U1971                            | C v -> Y ^          | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.076 | 
     | U1779                            | A ^ -> Y v          | INVX2   | 0.104 | 0.093 |   2.109 |    1.168 | 
     | U1972                            | B v -> Y ^          | NAND2X1 | 0.328 | 0.273 |   2.381 |    1.441 | 
     | U2886                            | A ^ -> Y v          | OAI21X1 | 0.095 | 0.082 |   2.464 |    1.524 | 
     | U1640                            | A v -> Y v          | AND2X1  | 0.420 | 0.399 |   2.863 |    1.923 | 
     | U2887                            | A v -> Y ^          | NOR2X1  | 0.126 | 0.132 |   2.995 |    2.055 | 
     | U2888                            | B ^ -> Y v          | NAND2X1 | 0.096 | 0.093 |   3.088 |    2.148 | 
     | U1803                            | A v -> Y ^          | INVX1   | 0.398 | 0.318 |   3.406 |    2.466 | 
     | U2979                            | B ^ -> Y v          | OAI21X1 | 0.115 | 0.103 |   3.510 |    2.569 | 
     |                                  | \xgmii_tx.TXD [6] v |         | 0.115 | 0.000 |   3.510 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [4]                   (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.510
= Slack Time                   -0.940
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -0.940 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^          | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.711 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^          | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.437 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^          | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.211 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^          | CLKBUF1 | 0.144 | 0.231 |   0.960 |    0.020 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^          | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.265 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v        | DFFSR   | 0.080 | 0.316 |   1.521 |    0.581 | 
     | U1969                            | A v -> Y ^          | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.678 | 
     | U1970                            | C ^ -> Y v          | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.774 | 
     | U1971                            | C v -> Y ^          | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.076 | 
     | U1779                            | A ^ -> Y v          | INVX2   | 0.104 | 0.093 |   2.109 |    1.169 | 
     | U1972                            | B v -> Y ^          | NAND2X1 | 0.328 | 0.273 |   2.381 |    1.441 | 
     | U2886                            | A ^ -> Y v          | OAI21X1 | 0.095 | 0.082 |   2.464 |    1.524 | 
     | U1640                            | A v -> Y v          | AND2X1  | 0.420 | 0.399 |   2.863 |    1.923 | 
     | U2887                            | A v -> Y ^          | NOR2X1  | 0.126 | 0.132 |   2.995 |    2.055 | 
     | U2888                            | B ^ -> Y v          | NAND2X1 | 0.096 | 0.093 |   3.088 |    2.148 | 
     | U1803                            | A v -> Y ^          | INVX1   | 0.398 | 0.318 |   3.406 |    2.466 | 
     | U2946                            | B ^ -> Y v          | OAI21X1 | 0.115 | 0.103 |   3.510 |    2.570 | 
     |                                  | \xgmii_tx.TXD [4] v |         | 0.115 | 0.000 |   3.510 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [19]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.509
= Slack Time                   -0.939
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.939 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.710 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.436 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.211 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.223 |   0.951 |    0.012 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.255 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.149 | 0.345 |   1.539 |    0.600 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.696 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.849 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.986 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                     | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.114 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                     | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.231 | 
     | \tx_core/axi_master /U246                         | B v -> Y ^                     | NOR3X1  | 0.097 | 0.102 |   2.272 |    1.333 | 
     | \tx_core/axi_master /FE_PSC114_n548               | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.152 |   2.424 |    1.485 | 
     | \tx_core/axi_master /U11                          | A ^ -> Y v                     | INVX4   | 0.127 | 0.110 |   2.534 |    1.595 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX2   | 0.143 | 0.145 |   2.679 |    1.740 | 
     | \tx_core/axi_master /FE_OFCC22_n1874              | A ^ -> Y ^                     | BUFX4   | 0.618 | 0.436 |   3.115 |    2.176 | 
     | \tx_core/axi_master /U1990                        | S ^ -> Y v                     | MUX2X1  | 0.221 | 0.390 |   3.505 |    2.566 | 
     |                                                   | \memif_pdfifo1.f0_wdata [19] v |         | 0.221 | 0.004 |   3.509 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [24]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.508
= Slack Time                   -0.938
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.938 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.710 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.435 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.210 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.223 |   0.951 |    0.013 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.256 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.149 | 0.345 |   1.539 |    0.601 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.697 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.849 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.986 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                     | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.114 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                     | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.232 | 
     | \tx_core/axi_master /U246                         | B v -> Y ^                     | NOR3X1  | 0.097 | 0.102 |   2.272 |    1.334 | 
     | \tx_core/axi_master /FE_PSC114_n548               | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.152 |   2.424 |    1.486 | 
     | \tx_core/axi_master /U11                          | A ^ -> Y v                     | INVX4   | 0.127 | 0.110 |   2.534 |    1.596 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX2   | 0.143 | 0.145 |   2.679 |    1.741 | 
     | \tx_core/axi_master /FE_OFCC22_n1874              | A ^ -> Y ^                     | BUFX4   | 0.618 | 0.436 |   3.115 |    2.177 | 
     | \tx_core/axi_master /U2000                        | S ^ -> Y v                     | MUX2X1  | 0.225 | 0.390 |   3.505 |    2.567 | 
     |                                                   | \memif_pdfifo1.f0_wdata [24] v |         | 0.225 | 0.003 |   3.508 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [3]                   (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/pkt_ctrl_d_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.508
= Slack Time                   -0.938
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -0.938 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^          | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.709 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^          | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.435 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^          | CLKBUF1 | 0.134 | 0.226 |   0.729 |   -0.209 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^          | CLKBUF1 | 0.144 | 0.231 |   0.960 |    0.022 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^          | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.267 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^ -> Q v        | DFFSR   | 0.080 | 0.316 |   1.521 |    0.582 | 
     | U1969                            | A v -> Y ^          | NAND2X1 | 0.089 | 0.097 |   1.618 |    0.680 | 
     | U1970                            | C ^ -> Y v          | NOR3X1  | 0.111 | 0.096 |   1.714 |    0.776 | 
     | U1971                            | C v -> Y ^          | NAND3X1 | 0.389 | 0.302 |   2.016 |    1.078 | 
     | U1779                            | A ^ -> Y v          | INVX2   | 0.104 | 0.093 |   2.109 |    1.171 | 
     | U1972                            | B v -> Y ^          | NAND2X1 | 0.328 | 0.273 |   2.381 |    1.443 | 
     | U2886                            | A ^ -> Y v          | OAI21X1 | 0.095 | 0.082 |   2.464 |    1.526 | 
     | U1640                            | A v -> Y v          | AND2X1  | 0.420 | 0.399 |   2.863 |    1.925 | 
     | U2887                            | A v -> Y ^          | NOR2X1  | 0.126 | 0.132 |   2.995 |    2.057 | 
     | U2888                            | B ^ -> Y v          | NAND2X1 | 0.096 | 0.093 |   3.088 |    2.150 | 
     | U1803                            | A v -> Y ^          | INVX1   | 0.398 | 0.318 |   3.406 |    2.468 | 
     | U2927                            | B ^ -> Y v          | OAI21X1 | 0.114 | 0.101 |   3.507 |    2.569 | 
     |                                  | \xgmii_tx.TXD [3] v |         | 0.114 | 0.001 |   3.508 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [17]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.507
= Slack Time                   -0.937
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.937 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.708 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.434 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.208 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.223 |   0.951 |    0.014 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.258 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.149 | 0.345 |   1.539 |    0.603 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.698 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.851 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.988 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                     | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.116 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                     | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.234 | 
     | \tx_core/axi_master /U246                         | B v -> Y ^                     | NOR3X1  | 0.097 | 0.102 |   2.272 |    1.335 | 
     | \tx_core/axi_master /FE_PSC114_n548               | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.152 |   2.424 |    1.488 | 
     | \tx_core/axi_master /U11                          | A ^ -> Y v                     | INVX4   | 0.127 | 0.110 |   2.534 |    1.598 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX2   | 0.143 | 0.145 |   2.679 |    1.743 | 
     | \tx_core/axi_master /FE_OFCC22_n1874              | A ^ -> Y ^                     | BUFX4   | 0.618 | 0.436 |   3.115 |    2.178 | 
     | \tx_core/axi_master /U1986                        | S ^ -> Y v                     | MUX2X1  | 0.211 | 0.388 |   3.503 |    2.567 | 
     |                                                   | \memif_pdfifo1.f0_wdata [17] v |         | 0.211 | 0.003 |   3.507 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [21]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.489
= Slack Time                   -0.919
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.919 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.690 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.416 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.190 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.223 |   0.951 |    0.032 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.276 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.149 | 0.345 |   1.539 |    0.621 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.716 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.869 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.130 | 0.137 |   1.925 |    1.006 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                     | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.134 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                     | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.252 | 
     | \tx_core/axi_master /U246                         | B v -> Y ^                     | NOR3X1  | 0.097 | 0.102 |   2.272 |    1.353 | 
     | \tx_core/axi_master /FE_PSC114_n548               | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.152 |   2.424 |    1.506 | 
     | \tx_core/axi_master /U11                          | A ^ -> Y v                     | INVX4   | 0.127 | 0.110 |   2.534 |    1.616 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX2   | 0.143 | 0.145 |   2.679 |    1.761 | 
     | \tx_core/axi_master /FE_OFCC22_n1874              | A ^ -> Y ^                     | BUFX4   | 0.618 | 0.436 |   3.115 |    2.196 | 
     | \tx_core/axi_master /U1994                        | S ^ -> Y v                     | MUX2X1  | 0.200 | 0.370 |   3.485 |    2.567 | 
     |                                                   | \memif_pdfifo1.f0_wdata [21] v |         | 0.200 | 0.003 |   3.489 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [16]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.479
= Slack Time                   -0.909
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.909 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.680 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.406 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.180 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.223 |   0.951 |    0.042 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.286 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.149 | 0.345 |   1.539 |    0.631 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.726 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.879 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.130 | 0.137 |   1.925 |    1.016 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                     | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.144 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                     | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.262 | 
     | \tx_core/axi_master /U246                         | B v -> Y ^                     | NOR3X1  | 0.097 | 0.102 |   2.272 |    1.363 | 
     | \tx_core/axi_master /FE_PSC114_n548               | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.152 |   2.424 |    1.516 | 
     | \tx_core/axi_master /U11                          | A ^ -> Y v                     | INVX4   | 0.127 | 0.110 |   2.534 |    1.626 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX2   | 0.143 | 0.145 |   2.679 |    1.771 | 
     | \tx_core/axi_master /FE_OFCC22_n1874              | A ^ -> Y ^                     | BUFX4   | 0.618 | 0.436 |   3.115 |    2.206 | 
     | \tx_core/axi_master /U1984                        | S ^ -> Y v                     | MUX2X1  | 0.214 | 0.361 |   3.476 |    2.567 | 
     |                                                   | \memif_pdfifo1.f0_wdata [16] v |         | 0.214 | 0.003 |   3.479 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [18]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.466
= Slack Time                   -0.896
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.896 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.668 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.393 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.168 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.223 |   0.951 |    0.055 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.298 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.149 | 0.345 |   1.539 |    0.643 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.739 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.891 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.130 | 0.137 |   1.925 |    1.028 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                     | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.156 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                     | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.274 | 
     | \tx_core/axi_master /U246                         | B v -> Y ^                     | NOR3X1  | 0.097 | 0.102 |   2.272 |    1.375 | 
     | \tx_core/axi_master /FE_PSC114_n548               | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.152 |   2.424 |    1.528 | 
     | \tx_core/axi_master /U11                          | A ^ -> Y v                     | INVX4   | 0.127 | 0.110 |   2.534 |    1.638 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX2   | 0.143 | 0.145 |   2.679 |    1.783 | 
     | \tx_core/axi_master /FE_OFCC22_n1874              | A ^ -> Y ^                     | BUFX4   | 0.618 | 0.436 |   3.115 |    2.219 | 
     | \tx_core/axi_master /U1988                        | S ^ -> Y v                     | MUX2X1  | 0.212 | 0.348 |   3.463 |    2.567 | 
     |                                                   | \memif_pdfifo1.f0_wdata [18] v |         | 0.212 | 0.003 |   3.466 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [27]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.454
= Slack Time                   -0.884
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.884 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.655 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.381 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.155 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.223 |   0.951 |    0.067 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.311 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.149 | 0.345 |   1.539 |    0.656 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.751 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.904 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.130 | 0.137 |   1.925 |    1.041 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                     | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.169 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                     | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.287 | 
     | \tx_core/axi_master /U246                         | B v -> Y ^                     | NOR3X1  | 0.097 | 0.102 |   2.272 |    1.388 | 
     | \tx_core/axi_master /FE_PSC114_n548               | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.152 |   2.424 |    1.541 | 
     | \tx_core/axi_master /U18                          | A ^ -> Y v                     | INVX8   | 0.112 | 0.095 |   2.519 |    1.635 | 
     | \tx_core/axi_master /U1959                        | A v -> Y ^                     | INVX2   | 0.827 | 0.577 |   3.096 |    2.213 | 
     | \tx_core/axi_master /U2006                        | S ^ -> Y v                     | MUX2X1  | 0.218 | 0.353 |   3.450 |    2.566 | 
     |                                                   | \memif_pdfifo1.f0_wdata [27] v |         | 0.218 | 0.004 |   3.454 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [31]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.453
= Slack Time                   -0.883
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.883 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.654 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.380 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.154 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.223 |   0.951 |    0.069 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.312 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.149 | 0.345 |   1.539 |    0.657 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.752 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.905 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.130 | 0.137 |   1.925 |    1.042 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                     | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.170 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                     | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.288 | 
     | \tx_core/axi_master /U246                         | B v -> Y ^                     | NOR3X1  | 0.097 | 0.102 |   2.272 |    1.389 | 
     | \tx_core/axi_master /FE_PSC114_n548               | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.152 |   2.424 |    1.542 | 
     | \tx_core/axi_master /U11                          | A ^ -> Y v                     | INVX4   | 0.127 | 0.110 |   2.534 |    1.652 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX2   | 0.143 | 0.145 |   2.679 |    1.797 | 
     | \tx_core/axi_master /FE_OFCC22_n1874              | A ^ -> Y ^                     | BUFX4   | 0.618 | 0.436 |   3.115 |    2.233 | 
     | \tx_core/axi_master /U2014                        | S ^ -> Y v                     | MUX2X1  | 0.196 | 0.335 |   3.451 |    2.568 | 
     |                                                   | \memif_pdfifo1.f0_wdata [31] v |         | 0.196 | 0.002 |   3.453 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [30]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.452
= Slack Time                   -0.882
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.882 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.653 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.379 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.154 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.223 |   0.951 |    0.069 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.312 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.149 | 0.345 |   1.539 |    0.657 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.753 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.906 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.130 | 0.137 |   1.925 |    1.043 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                     | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.170 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                     | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.288 | 
     | \tx_core/axi_master /U246                         | B v -> Y ^                     | NOR3X1  | 0.097 | 0.102 |   2.272 |    1.390 | 
     | \tx_core/axi_master /FE_PSC114_n548               | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.152 |   2.424 |    1.542 | 
     | \tx_core/axi_master /U18                          | A ^ -> Y v                     | INVX8   | 0.112 | 0.095 |   2.519 |    1.637 | 
     | \tx_core/axi_master /U1959                        | A v -> Y ^                     | INVX2   | 0.827 | 0.577 |   3.096 |    2.214 | 
     | \tx_core/axi_master /U2012                        | S ^ -> Y v                     | MUX2X1  | 0.228 | 0.352 |   3.449 |    2.567 | 
     |                                                   | \memif_pdfifo1.f0_wdata [30] v |         | 0.228 | 0.003 |   3.452 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [28]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.442
= Slack Time                   -0.872
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.872 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.643 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.369 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.143 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.223 |   0.951 |    0.080 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.323 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.149 | 0.345 |   1.539 |    0.668 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.763 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.916 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.130 | 0.137 |   1.925 |    1.053 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                     | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.181 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                     | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.299 | 
     | \tx_core/axi_master /U246                         | B v -> Y ^                     | NOR3X1  | 0.097 | 0.102 |   2.272 |    1.400 | 
     | \tx_core/axi_master /FE_PSC114_n548               | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.152 |   2.424 |    1.553 | 
     | \tx_core/axi_master /U18                          | A ^ -> Y v                     | INVX8   | 0.112 | 0.095 |   2.519 |    1.648 | 
     | \tx_core/axi_master /U1959                        | A v -> Y ^                     | INVX2   | 0.827 | 0.577 |   3.096 |    2.225 | 
     | \tx_core/axi_master /U2008                        | S ^ -> Y v                     | MUX2X1  | 0.211 | 0.342 |   3.439 |    2.567 | 
     |                                                   | \memif_pdfifo1.f0_wdata [28] v |         | 0.211 | 0.003 |   3.442 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [26]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.438
= Slack Time                   -0.868
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.868 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.640 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.365 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.140 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.223 |   0.951 |    0.083 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.326 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.149 | 0.345 |   1.539 |    0.671 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.767 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.919 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.130 | 0.137 |   1.925 |    1.056 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                     | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.184 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                     | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.302 | 
     | \tx_core/axi_master /U246                         | B v -> Y ^                     | NOR3X1  | 0.097 | 0.102 |   2.272 |    1.403 | 
     | \tx_core/axi_master /FE_PSC114_n548               | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.152 |   2.424 |    1.556 | 
     | \tx_core/axi_master /U11                          | A ^ -> Y v                     | INVX4   | 0.127 | 0.110 |   2.534 |    1.666 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX2   | 0.143 | 0.145 |   2.679 |    1.811 | 
     | \tx_core/axi_master /FE_OFCC22_n1874              | A ^ -> Y ^                     | BUFX4   | 0.618 | 0.436 |   3.115 |    2.247 | 
     | \tx_core/axi_master /U2004                        | S ^ -> Y v                     | MUX2X1  | 0.202 | 0.321 |   3.436 |    2.568 | 
     |                                                   | \memif_pdfifo1.f0_wdata [26] v |         | 0.202 | 0.002 |   3.438 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [22]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.438
= Slack Time                   -0.868
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.868 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.640 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.365 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.140 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.223 |   0.951 |    0.083 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.326 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.149 | 0.345 |   1.539 |    0.671 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.767 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.919 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.130 | 0.137 |   1.925 |    1.056 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                     | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.184 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                     | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.302 | 
     | \tx_core/axi_master /U246                         | B v -> Y ^                     | NOR3X1  | 0.097 | 0.102 |   2.272 |    1.404 | 
     | \tx_core/axi_master /FE_PSC114_n548               | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.152 |   2.424 |    1.556 | 
     | \tx_core/axi_master /U11                          | A ^ -> Y v                     | INVX4   | 0.127 | 0.110 |   2.534 |    1.666 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX2   | 0.143 | 0.145 |   2.679 |    1.811 | 
     | \tx_core/axi_master /FE_OFCC22_n1874              | A ^ -> Y ^                     | BUFX4   | 0.618 | 0.436 |   3.115 |    2.247 | 
     | \tx_core/axi_master /U1996                        | S ^ -> Y v                     | MUX2X1  | 0.219 | 0.321 |   3.436 |    2.568 | 
     |                                                   | \memif_pdfifo1.f0_wdata [22] v |         | 0.219 | 0.002 |   3.438 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [14]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.432
= Slack Time                   -0.862
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -0.862 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.633 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.359 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.130 | 0.234 |   0.737 |   -0.124 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.150 | 0.222 |   0.959 |    0.098 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.170 | 0.248 |   1.208 |    0.346 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.130 | 0.351 |   1.559 |    0.697 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX2   | 0.082 | 0.091 |   1.650 |    0.788 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.073 | 0.062 |   1.712 |    0.850 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.284 | 0.226 |   1.938 |    1.076 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 0.104 | 0.096 |   2.034 |    1.172 | 
     | \tx_core/axi_master /FE_OFCC3_n1305   | A v -> Y v             | BUFX4   | 0.360 | 0.332 |   2.365 |    1.504 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 0.217 | 0.345 |   2.710 |    1.849 | 
     | \tx_core/axi_master /FE_OFCC4_n580    | A ^ -> Y ^             | BUFX4   | 0.446 | 0.384 |   3.094 |    2.233 | 
     | \tx_core/axi_master /U1008            | D ^ -> Y v             | AOI22X1 | 0.195 | 0.207 |   3.301 |    2.440 | 
     | \tx_core/axi_master /U1010            | A v -> Y ^             | NAND2X1 | 0.101 | 0.129 |   3.431 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [14] ^ |         | 0.101 | 0.001 |   3.432 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [29]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.428
= Slack Time                   -0.858
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.858 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.629 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.355 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.129 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.223 |   0.951 |    0.094 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.337 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.149 | 0.345 |   1.539 |    0.682 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.777 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.930 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.130 | 0.137 |   1.925 |    1.067 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                     | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.195 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                     | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.313 | 
     | \tx_core/axi_master /U246                         | B v -> Y ^                     | NOR3X1  | 0.097 | 0.102 |   2.272 |    1.414 | 
     | \tx_core/axi_master /FE_PSC114_n548               | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.152 |   2.424 |    1.567 | 
     | \tx_core/axi_master /U18                          | A ^ -> Y v                     | INVX8   | 0.112 | 0.095 |   2.519 |    1.662 | 
     | \tx_core/axi_master /U1959                        | A v -> Y ^                     | INVX2   | 0.827 | 0.577 |   3.096 |    2.239 | 
     | \tx_core/axi_master /U2010                        | S ^ -> Y v                     | MUX2X1  | 0.199 | 0.329 |   3.425 |    2.568 | 
     |                                                   | \memif_pdfifo1.f0_wdata [29] v |         | 0.199 | 0.002 |   3.428 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [5]                      (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.426
= Slack Time                   -0.856
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -0.856 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^            | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.628 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^            | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.353 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^            | CLKBUF1 | 0.130 | 0.234 |   0.737 |   -0.119 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^            | CLKBUF1 | 0.150 | 0.222 |   0.959 |    0.103 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^            | CLKBUF1 | 0.170 | 0.248 |   1.208 |    0.351 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.130 | 0.351 |   1.559 |    0.702 | 
     | \tx_core/axi_master /U934             | A v -> Y ^            | INVX2   | 0.082 | 0.091 |   1.650 |    0.793 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v            | NAND2X1 | 0.073 | 0.062 |   1.712 |    0.855 | 
     | \tx_core/axi_master /U936             | B v -> Y ^            | NOR2X1  | 0.284 | 0.226 |   1.938 |    1.081 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v            | NAND2X1 | 0.104 | 0.096 |   2.034 |    1.177 | 
     | \tx_core/axi_master /FE_OFCC3_n1305   | A v -> Y v            | BUFX4   | 0.360 | 0.332 |   2.365 |    1.509 | 
     | \tx_core/axi_master /U949             | B v -> Y ^            | NAND3X1 | 0.217 | 0.345 |   2.710 |    1.854 | 
     | \tx_core/axi_master /FE_OFCC4_n580    | A ^ -> Y ^            | BUFX4   | 0.446 | 0.384 |   3.094 |    2.238 | 
     | \tx_core/axi_master /U1036            | D ^ -> Y v            | AOI22X1 | 0.148 | 0.201 |   3.295 |    2.439 | 
     | \tx_core/axi_master /U1038            | A v -> Y ^            | NAND2X1 | 0.114 | 0.130 |   3.425 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [5] ^ |         | 0.114 | 0.001 |   3.426 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [11]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.426
= Slack Time                   -0.856
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -0.856 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.628 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.353 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.130 | 0.234 |   0.737 |   -0.119 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.150 | 0.222 |   0.959 |    0.103 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.170 | 0.248 |   1.208 |    0.351 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.130 | 0.351 |   1.559 |    0.702 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX2   | 0.082 | 0.091 |   1.650 |    0.793 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.073 | 0.062 |   1.712 |    0.855 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.284 | 0.226 |   1.938 |    1.081 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 0.104 | 0.096 |   2.034 |    1.177 | 
     | \tx_core/axi_master /FE_OFCC3_n1305   | A v -> Y v             | BUFX4   | 0.360 | 0.332 |   2.365 |    1.509 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 0.217 | 0.345 |   2.710 |    1.854 | 
     | \tx_core/axi_master /FE_OFCC4_n580    | A ^ -> Y ^             | BUFX4   | 0.446 | 0.384 |   3.094 |    2.238 | 
     | \tx_core/axi_master /U1018            | D ^ -> Y v             | AOI22X1 | 0.196 | 0.210 |   3.304 |    2.448 | 
     | \tx_core/axi_master /U1020            | A v -> Y ^             | NAND2X1 | 0.093 | 0.122 |   3.426 |    2.570 | 
     |                                       | \m_r_ach.ARADDR [11] ^ |         | 0.093 | 0.000 |   3.426 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [23]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.425
= Slack Time                   -0.855
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.855 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.626 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.352 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.127 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.223 |   0.951 |    0.096 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.339 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.149 | 0.345 |   1.539 |    0.684 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.780 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.933 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.130 | 0.137 |   1.925 |    1.070 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                     | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.197 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                     | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.315 | 
     | \tx_core/axi_master /U246                         | B v -> Y ^                     | NOR3X1  | 0.097 | 0.102 |   2.272 |    1.417 | 
     | \tx_core/axi_master /FE_PSC114_n548               | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.152 |   2.424 |    1.569 | 
     | \tx_core/axi_master /U11                          | A ^ -> Y v                     | INVX4   | 0.127 | 0.110 |   2.534 |    1.679 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX2   | 0.143 | 0.145 |   2.679 |    1.824 | 
     | \tx_core/axi_master /FE_OFCC22_n1874              | A ^ -> Y ^                     | BUFX4   | 0.618 | 0.436 |   3.115 |    2.260 | 
     | \tx_core/axi_master /U1998                        | S ^ -> Y v                     | MUX2X1  | 0.190 | 0.307 |   3.422 |    2.567 | 
     |                                                   | \memif_pdfifo1.f0_wdata [23] v |         | 0.190 | 0.003 |   3.425 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [13]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.415
= Slack Time                   -0.845
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.845 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.616 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                     | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.342 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.117 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.223 |   0.951 |    0.106 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^                     | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.350 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.149 | 0.345 |   1.539 |    0.694 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v                     | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.790 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^                     | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.943 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v                     | NOR2X1  | 0.130 | 0.137 |   1.925 |    1.080 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^                     | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.208 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v                     | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.326 | 
     | \tx_core/axi_master /U246                         | B v -> Y ^                     | NOR3X1  | 0.097 | 0.102 |   2.272 |    1.427 | 
     | \tx_core/axi_master /FE_PSC114_n548               | A ^ -> Y ^                     | BUFX4   | 0.096 | 0.152 |   2.424 |    1.579 | 
     | \tx_core/axi_master /U18                          | A ^ -> Y v                     | INVX8   | 0.112 | 0.095 |   2.519 |    1.674 | 
     | \tx_core/axi_master /U1959                        | A v -> Y ^                     | INVX2   | 0.827 | 0.577 |   3.096 |    2.252 | 
     | \tx_core/axi_master /U1978                        | S ^ -> Y v                     | MUX2X1  | 0.199 | 0.316 |   3.412 |    2.568 | 
     |                                                   | \memif_pdfifo1.f0_wdata [13] v |         | 0.199 | 0.002 |   3.415 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 

