// Seed: 27016608
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input uwire id_3,
    output wire id_4
);
  wire id_6;
  assign module_1.id_12 = 0;
  wire id_7;
  ;
  assign id_4 = id_7 ? id_3 : -1'b0;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output supply1 id_2,
    input wor id_3,
    output wire id_4,
    input uwire id_5,
    input tri id_6,
    input tri id_7,
    input wor id_8,
    input wor id_9,
    input uwire id_10,
    output tri0 id_11,
    input supply1 id_12,
    input tri id_13,
    input wor id_14
    , id_16
);
  module_0 modCall_1 (
      id_11,
      id_10,
      id_14,
      id_5,
      id_11
  );
  wire id_17;
  always @(id_5) begin : LABEL_0
    id_16 += -1'b0;
    disable id_18;
  end
endmodule
