<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Octeon PCI Driver: cn56xx_regs.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="classes.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>cn56xx_regs.h</h1><a href="cn56xx__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment"></span>
<a name="l00002"></a>00002 <span class="comment">/*! \file cn56xx_regs.h</span>
<a name="l00003"></a>00003 <span class="comment">    \brief Host Driver: Register Address and Register Mask values for</span>
<a name="l00004"></a>00004 <span class="comment">                        Octeon CN56XX devices.</span>
<a name="l00005"></a>00005 <span class="comment">*/</span>
<a name="l00006"></a>00006 
<a name="l00007"></a>00007 
<a name="l00008"></a>00008 <span class="preprocessor">#ifndef __CN56XX_REGS_H__</span>
<a name="l00009"></a>00009 <span class="preprocessor"></span><span class="preprocessor">#define __CN56XX_REGS_H__</span>
<a name="l00010"></a>00010 <span class="preprocessor"></span>
<a name="l00011"></a>00011 
<a name="l00012"></a>00012 
<a name="l00013"></a>00013 <span class="preprocessor">#define     CN56XX_CONFIG_MSI_CAP          0x50</span>
<a name="l00014"></a>00014 <span class="preprocessor"></span><span class="preprocessor">#define     CN56XX_CONFIG_MSI_ADDR_LO      0x54</span>
<a name="l00015"></a>00015 <span class="preprocessor"></span><span class="preprocessor">#define     CN56XX_CONFIG_MSI_ADDR_HI      0x58</span>
<a name="l00016"></a>00016 <span class="preprocessor"></span><span class="preprocessor">#define     CN56XX_CONFIG_MSI_DATA         0x5C</span>
<a name="l00017"></a>00017 <span class="preprocessor"></span>
<a name="l00018"></a>00018 
<a name="l00019"></a>00019 <span class="preprocessor">#define     CN56XX_CONFIG_PCIE_CAP         0x70</span>
<a name="l00020"></a>00020 <span class="preprocessor"></span><span class="preprocessor">#define     CN56XX_CONFIG_PCIE_DEVCAP      0x74</span>
<a name="l00021"></a>00021 <span class="preprocessor"></span><span class="preprocessor">#define     CN56XX_CONFIG_PCIE_DEVCTL      0x78</span>
<a name="l00022"></a>00022 <span class="preprocessor"></span><span class="preprocessor">#define     CN56XX_CONFIG_PCIE_LINKCAP     0x7C</span>
<a name="l00023"></a>00023 <span class="preprocessor"></span><span class="preprocessor">#define     CN56XX_CONFIG_PCIE_LINKCTL     0x80</span>
<a name="l00024"></a>00024 <span class="preprocessor"></span><span class="preprocessor">#define     CN56XX_CONFIG_PCIE_SLOTCAP     0x84</span>
<a name="l00025"></a>00025 <span class="preprocessor"></span><span class="preprocessor">#define     CN56XX_CONFIG_PCIE_SLOTCTL     0x88</span>
<a name="l00026"></a>00026 <span class="preprocessor"></span>
<a name="l00027"></a>00027 <span class="preprocessor">#define     CN56XX_CONFIG_PCIE_ENH_CAP              0x100</span>
<a name="l00028"></a>00028 <span class="preprocessor"></span><span class="preprocessor">#define     CN56XX_CONFIG_PCIE_UNCORR_ERR_STATUS    0x104</span>
<a name="l00029"></a>00029 <span class="preprocessor"></span><span class="preprocessor">#define     CN56XX_CONFIG_PCIE_UNCORR_ERR_MASK      0x108</span>
<a name="l00030"></a>00030 <span class="preprocessor"></span><span class="preprocessor">#define     CN56XX_CONFIG_PCIE_UNCORR_ERR_SEVERITY  0x10C</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define     CN56XX_CONFIG_PCIE_CORR_ERR_STATUS      0x110</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span><span class="preprocessor">#define     CN56XX_CONFIG_PCIE_CORR_ERR_MASK        0x114</span>
<a name="l00033"></a>00033 <span class="preprocessor"></span>
<a name="l00034"></a>00034 <span class="preprocessor">#define     CN56XX_CONFIG_PCIE_ADV_ERR_CAP          0x118</span>
<a name="l00035"></a>00035 <span class="preprocessor"></span>
<a name="l00036"></a>00036 <span class="preprocessor">#define     CN56XX_CONFIG_PCIE_ACK_REPLAY_TIMER     0x700</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="preprocessor">#define     CN56XX_CONFIG_PCIE_OTHER_MSG            0x704</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span><span class="preprocessor">#define     CN56XX_CONFIG_PCIE_PORT_FORCE_LINK      0x708</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor">#define     CN56XX_CONFIG_PCIE_ACK_FREQ             0x70C</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="preprocessor">#define     CN56XX_CONFIG_PCIE_PORT_LINK_CTL        0x710</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">#define     CN56XX_CONFIG_PCIE_LANE_SKEW            0x714</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span><span class="preprocessor">#define     CN56XX_CONFIG_PCIE_SYM_NUM              0x718</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#define     CN56XX_CONFIG_PCIE_SYM_TIMER_FILT_MASK  0x71C</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span>
<a name="l00045"></a>00045 
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 
<a name="l00049"></a>00049 <span class="comment">/*   CN56XX Hardware Manual defines the BAR0 registers as 64-bit registers.</span>
<a name="l00050"></a>00050 <span class="comment">     CN56XX does not have any windowed-registers for PCI configuration.</span>
<a name="l00051"></a>00051 <span class="comment">*/</span>
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 <span class="preprocessor">#define    CN56XX_NPEI_CTL_STATUS                  0x0570</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#define    CN56XX_NPEI_CTL_STATUS_2                0x3C00</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span>
<a name="l00057"></a>00057 <span class="preprocessor">#define    CN56XX_NPEI_SCRATCH                     0x0270</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span>
<a name="l00059"></a>00059 <span class="preprocessor">#define    CN56XX_NPEI_DBG_DATA                    0x0510</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span>
<a name="l00061"></a>00061 <span class="preprocessor">#define    CN56XX_NPEI_DMA_PCIE_REQ_NUM            0x05B0</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span>
<a name="l00063"></a>00063 
<a name="l00064"></a>00064 
<a name="l00065"></a>00065 
<a name="l00066"></a>00066 
<a name="l00067"></a>00067 
<a name="l00068"></a>00068 
<a name="l00069"></a>00069 <span class="comment">/*</span>
<a name="l00070"></a>00070 <span class="comment">  ##############  BAR0 Registers ################</span>
<a name="l00071"></a>00071 <span class="comment">*/</span>
<a name="l00072"></a>00072 
<a name="l00073"></a>00073 
<a name="l00074"></a>00074 <span class="preprocessor">#define    CN56XX_WIN_WR_ADDR_LO                   0x0200</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_WIN_WR_ADDR_HI                   0x0204</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_WIN_WR_ADDR64                    CN56XX_WIN_WR_ADDR_LO</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span>
<a name="l00078"></a>00078 <span class="preprocessor">#define    CN56XX_WIN_RD_ADDR_LO                   0x0210</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_WIN_RD_ADDR_HI                   0x0214</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_WIN_RD_ADDR64                    CN56XX_WIN_RD_ADDR_LO</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span>
<a name="l00082"></a>00082 <span class="preprocessor">#define    CN56XX_WIN_WR_DATA_LO                   0x0220</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_WIN_WR_DATA_HI                   0x0224</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_WIN_WR_DATA64                    CN56XX_WIN_WR_DATA_LO</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span>
<a name="l00086"></a>00086 <span class="preprocessor">#define    CN56XX_WIN_RD_DATA_LO                   0x0240</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_WIN_RD_DATA_HI                   0x0244</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_WIN_RD_DATA64                    CN56XX_WIN_RD_DATA_LO</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span>
<a name="l00090"></a>00090 <span class="preprocessor">#define    CN56XX_WIN_WR_MASK_REG                  0x0230</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span>
<a name="l00092"></a>00092 
<a name="l00093"></a>00093 <span class="preprocessor">#define    CN56XX_BAR1_INDEX_START                 0x0000</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_PCI_BAR1_OFFSET                  0x10</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span>
<a name="l00096"></a>00096 
<a name="l00097"></a>00097 
<a name="l00098"></a>00098 
<a name="l00099"></a>00099 <span class="comment">/* 1 register (32-bit) to enable Input queues */</span>
<a name="l00100"></a>00100 <span class="preprocessor">#define    CN56XX_NPEI_PKT_INSTR_ENB               0x1000</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span>
<a name="l00102"></a>00102 <span class="comment">/* 1 register (32-bit) to enable Output queues */</span>
<a name="l00103"></a>00103 <span class="preprocessor">#define    CN56XX_NPEI_PKT_OUT_ENB                 0x1010</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span>
<a name="l00105"></a>00105 
<a name="l00106"></a>00106 <span class="comment">/* 1 register (32-bit) to determine whether Output queues are in reset. */</span>
<a name="l00107"></a>00107 <span class="preprocessor">#define    CN56XX_NPEI_PORT_IN_RST_OQ              0x0690</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>
<a name="l00109"></a>00109 <span class="comment">/* 1 register (32-bit) to determine whether Input queues are in reset. */</span>
<a name="l00110"></a>00110 <span class="preprocessor">#define    CN56XX_NPEI_PORT_IN_RST_IQ              0x0694</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span>
<a name="l00112"></a>00112 
<a name="l00113"></a>00113 
<a name="l00114"></a>00114 <span class="preprocessor">#define    CN56XX_BAR1_INDEX_REG(idx)              \</span>
<a name="l00115"></a>00115 <span class="preprocessor">           (CN56XX_BAR1_INDEX_START + (CN56XX_PCI_BAR1_OFFSET * (idx)))</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span>
<a name="l00117"></a>00117 
<a name="l00118"></a>00118 
<a name="l00119"></a>00119 
<a name="l00120"></a>00120 
<a name="l00121"></a>00121 <span class="comment">/*############################ REQUEST QUEUE #########################*/</span>
<a name="l00122"></a>00122 
<a name="l00123"></a>00123 <span class="comment">/*------- BAR0 Registers ---------*/</span>
<a name="l00124"></a>00124 <span class="comment">/* 32 registers for Input Queue Start Addr - NPEI_PKT0_INSTR_BADDR */</span>
<a name="l00125"></a>00125 <span class="preprocessor">#define    CN56XX_NPEI_IQ_BASE_ADDR_START64       0x2800</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span>
<a name="l00127"></a>00127 <span class="comment">/* 32 registers for Input Queue size - NPEI_PKT0_INSTR_FIFO_RSIZE */</span>
<a name="l00128"></a>00128 <span class="preprocessor">#define    CN56XX_NPEI_IQ_SIZE_START              0x3000</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span>
<a name="l00130"></a>00130 <span class="comment">/* 32 registers for Instruction Header Options - NPEI_PKT0_INSTR_HEADER */</span> 
<a name="l00131"></a>00131 <span class="preprocessor">#define    CN56XX_NPEI_IQ_PKT_INSTR_HDR_START64   0x3400</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span>
<a name="l00133"></a>00133 <span class="comment">/* 32 registers for Input Doorbell - NPEI_PKT0_INSTR_BAOFF_DBELL */</span>
<a name="l00134"></a>00134 <span class="preprocessor">#define    CN56XX_NPEI_IQ_DOORBELL_START          0x2C00</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span>
<a name="l00136"></a>00136 <span class="comment">/* 32 registers for Input Queue Instr Count - NPEI_PKT_IN_DONE0_CNTS */</span>
<a name="l00137"></a>00137 <span class="preprocessor">#define    CN56XX_NPEI_IQ_INSTR_COUNT_START       0x2000</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span>
<a name="l00139"></a>00139 <span class="comment">/* Each Input Queue register is at a 16-byte Offset in BAR0 */</span>
<a name="l00140"></a>00140 <span class="preprocessor">#define    CN56XX_IQ_OFFSET                       0x10</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span>
<a name="l00142"></a>00142 
<a name="l00143"></a>00143 <span class="comment">/* 1 register (32-bit) - instr. size of each input queue. */</span>
<a name="l00144"></a>00144 <span class="preprocessor">#define    CN56XX_NPEI_PKT_INSTR_SIZE             0x1020</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span>
<a name="l00146"></a>00146 
<a name="l00147"></a>00147 <span class="comment">/* 1 register (64-bit) - Back Pressure setting for each input queue. */</span>
<a name="l00148"></a>00148 <span class="preprocessor">#define    CN56XX_NPEI_INPUT_BP_START64           0x3800</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span>
<a name="l00150"></a>00150 
<a name="l00151"></a>00151 
<a name="l00152"></a>00152 
<a name="l00153"></a>00153 <span class="comment">/* 1 register (32-bit) - ES, RO, NS, Arbitration for Input Queue Data &amp;</span>
<a name="l00154"></a>00154 <span class="comment">                         gather list fetches.</span>
<a name="l00155"></a>00155 <span class="comment">*/</span>
<a name="l00156"></a>00156 <span class="preprocessor">#define    CN56XX_NPEI_PKT_INPUT_CONTROL           0x1150</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span>
<a name="l00158"></a>00158 
<a name="l00159"></a>00159 <span class="comment">/* 1 register (64-bit) - 2 bits for each input ring.</span>
<a name="l00160"></a>00160 <span class="comment">*/</span>
<a name="l00161"></a>00161 <span class="preprocessor">#define    CN56XX_NPEI_PKT_INSTR_RD_SIZE           0x1190</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span>
<a name="l00163"></a>00163 
<a name="l00164"></a>00164 <span class="comment">/* 1 register (64-bit) - 2 bits for each input ring.</span>
<a name="l00165"></a>00165 <span class="comment">*/</span>
<a name="l00166"></a>00166 <span class="preprocessor">#define    CN56XX_NPEI_IN_PCIE_PORT                0x11A0</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span>
<a name="l00168"></a>00168 
<a name="l00169"></a>00169 
<a name="l00170"></a>00170 
<a name="l00171"></a>00171 <span class="comment">/*------- Request Queue Macros ---------*/</span>
<a name="l00172"></a>00172 <span class="comment">/* 32 registers for Input Queue Start Addr */</span>
<a name="l00173"></a>00173 <span class="preprocessor">#define    CN56XX_NPEI_IQ_BASE_ADDR64(iq)          \</span>
<a name="l00174"></a>00174 <span class="preprocessor">       (CN56XX_NPEI_IQ_BASE_ADDR_START64 + ((iq) * CN56XX_IQ_OFFSET))</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span>
<a name="l00176"></a>00176 
<a name="l00177"></a>00177 <span class="comment">/* 32 registers for Input Queue size */</span>
<a name="l00178"></a>00178 <span class="preprocessor">#define    CN56XX_NPEI_IQ_SIZE(iq)                 \</span>
<a name="l00179"></a>00179 <span class="preprocessor">       (CN56XX_NPEI_IQ_SIZE_START + ((iq) * CN56XX_IQ_OFFSET))</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span>
<a name="l00181"></a>00181 
<a name="l00182"></a>00182 <span class="comment">/* 32 IQ Packet Instruction Header Registers */</span>
<a name="l00183"></a>00183 <span class="preprocessor">#define    CN56XX_NPEI_IQ_PKT_INSTR_HDR64(iq)      \</span>
<a name="l00184"></a>00184 <span class="preprocessor">       (CN56XX_NPEI_IQ_PKT_INSTR_HDR_START64 + ((iq) * CN56XX_IQ_OFFSET))</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span>
<a name="l00186"></a>00186 
<a name="l00187"></a>00187 <span class="comment">/* 32 registers for Input Doorbell */</span>
<a name="l00188"></a>00188 <span class="preprocessor">#define    CN56XX_NPEI_IQ_DOORBELL(iq)             \</span>
<a name="l00189"></a>00189 <span class="preprocessor">       (CN56XX_NPEI_IQ_DOORBELL_START + ((iq) * CN56XX_IQ_OFFSET))</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span>
<a name="l00191"></a>00191 
<a name="l00192"></a>00192 <span class="comment">/* 32 registers for Input Instruction Count */</span>
<a name="l00193"></a>00193 <span class="preprocessor">#define    CN56XX_NPEI_IQ_INSTR_COUNT(iq)          \</span>
<a name="l00194"></a>00194 <span class="preprocessor">       (CN56XX_NPEI_IQ_INSTR_COUNT_START + ((iq) * CN56XX_IQ_OFFSET))</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span>
<a name="l00196"></a>00196 <span class="preprocessor">#define    CN56XX_NPEI_IQ_BP64(iq)                 \</span>
<a name="l00197"></a>00197 <span class="preprocessor">       (CN56XX_NPEI_INPUT_BP_START64 + ((iq) * CN56XX_IQ_OFFSET))</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span>
<a name="l00199"></a>00199 
<a name="l00200"></a>00200 
<a name="l00201"></a>00201 <span class="comment">/*------------------ Masks ----------------*/</span>
<a name="l00202"></a>00202 <span class="preprocessor">#define    CN56XX_INPUT_CTL_ROUND_ROBIN_ARB         (1 &lt;&lt; 22)</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INPUT_CTL_DATA_NS                 (1 &lt;&lt; 8)</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INPUT_CTL_DATA_ES_64B_SWAP        (1 &lt;&lt; 6)</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INPUT_CTL_DATA_RO                 (1 &lt;&lt; 5)</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INPUT_CTL_USE_CSR                 (1 &lt;&lt; 4)</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INPUT_CTL_GATHER_NS               (1 &lt;&lt; 3)</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INPUT_CTL_GATHER_ES_64B_SWAP      (2)</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INPUT_CTL_GATHER_RO               (1)</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span>
<a name="l00211"></a>00211 <span class="preprocessor">#if  __CAVIUM_BYTE_ORDER == __CAVIUM_LITTLE_ENDIAN</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INPUT_CTL_MASK                    \</span>
<a name="l00213"></a>00213 <span class="preprocessor">            ( CN56XX_INPUT_CTL_ROUND_ROBIN_ARB      \</span>
<a name="l00214"></a>00214 <span class="preprocessor">            | CN56XX_INPUT_CTL_DATA_ES_64B_SWAP     \</span>
<a name="l00215"></a>00215 <span class="preprocessor">            | CN56XX_INPUT_CTL_USE_CSR ) </span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INPUT_CTL_MASK                    \</span>
<a name="l00218"></a>00218 <span class="preprocessor">           ( CN56XX_INPUT_CTL_ROUND_ROBIN_ARB       \</span>
<a name="l00219"></a>00219 <span class="preprocessor">            | CN56XX_INPUT_CTL_DATA_ES_64B_SWAP     \</span>
<a name="l00220"></a>00220 <span class="preprocessor">            | CN56XX_INPUT_CTL_USE_CSR              \</span>
<a name="l00221"></a>00221 <span class="preprocessor">            | CN56XX_INPUT_CTL_GATHER_ES_64B_SWAP)</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span>
<a name="l00224"></a>00224 
<a name="l00225"></a>00225 
<a name="l00226"></a>00226 <span class="comment">/*############################ OUTPUT QUEUE #########################*/</span>
<a name="l00227"></a>00227 
<a name="l00228"></a>00228 <span class="comment">/*------- BAR0 Registers ---------*/</span>
<a name="l00229"></a>00229 
<a name="l00230"></a>00230 <span class="comment">/* 32 registers for Output Queue Start Addr - NPEI_PKT0_SLIST_BADDR */</span>
<a name="l00231"></a>00231 <span class="preprocessor">#define    CN56XX_NPEI_OQ_BASE_ADDR_START64       0x1400</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span>
<a name="l00233"></a>00233 <span class="comment">/* 32 registers for Output Queue size - NPEI_PKT0_SLIST_FIFO_RSIZE */</span>
<a name="l00234"></a>00234 <span class="preprocessor">#define    CN56XX_NPEI_OQ_SIZE_START              0x1C00</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span>
<a name="l00236"></a>00236 <span class="comment">/* 32 registers for Output Queue Packet Count - NPEI_PKT0_CNTS */</span>
<a name="l00237"></a>00237 <span class="preprocessor">#define    CN56XX_NPEI_OQ_PKT_SENT_START          0x2400</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span>
<a name="l00239"></a>00239 <span class="comment">/* 32 registers for Output Queue Packet Credits - NPEI_PKT0_SLIST_BAOFF_DBELL */</span>
<a name="l00240"></a>00240 <span class="preprocessor">#define    CN56XX_NPEI_OQ_PKT_CREDITS_START       0x1800</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span>
<a name="l00242"></a>00242 
<a name="l00243"></a>00243 <span class="comment">/* Each Output Queue register is at a 16-byte Offset in BAR0 */</span>
<a name="l00244"></a>00244 <span class="preprocessor">#define    CN56XX_OQ_OFFSET                       0x10</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span>
<a name="l00246"></a>00246 
<a name="l00247"></a>00247 
<a name="l00248"></a>00248 
<a name="l00249"></a>00249 <span class="comment">/* 1 register for Output queue buffer and info size - NPEI_PKT_SLIST_ID_SIZE */</span>
<a name="l00250"></a>00250 <span class="preprocessor">#define    CN56XX_NPEI_OQ_BUFF_INFO_SIZE          0x1180</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span>
<a name="l00252"></a>00252 <span class="comment">/* 1 (64-bit) register for Output Queue Packet Count Interrupt Threshold</span>
<a name="l00253"></a>00253 <span class="comment">   &amp; Time Threshold. We use the 32-bit offsets to define distinct addresses. */</span>
<a name="l00254"></a>00254 <span class="preprocessor">#define    CN56XX_NPEI_OQ_INT_LEV_PKTS            0x1100</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_NPEI_OQ_INT_LEV_TIME            0x1104</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span>
<a name="l00257"></a>00257 
<a name="l00258"></a>00258 <span class="comment">/* 1 register (64-bit) - PCIE port for each of 32 Output queues. */</span>
<a name="l00259"></a>00259 <span class="preprocessor">#define    CN56XX_NPEI_PKT_PCIE_PORT64            0x10E0</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span>
<a name="l00261"></a>00261 <span class="comment">/* 1 register (64-bit) - Endian-Swap mode for 32 Output Queue Data. */</span>
<a name="l00262"></a>00262 <span class="preprocessor">#define    CN56XX_NPEI_PKT_DATA_OUT_ES64          0x10B0</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span>
<a name="l00264"></a>00264 <span class="comment">/* 1 register (64-bit) - Endian-Swap mode for 32 Output Queue ScatterList. */</span>
<a name="l00265"></a>00265 <span class="preprocessor">#define    CN56XX_NPEI_PKT_SLIST_ES64             0x1050</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span>
<a name="l00267"></a>00267 
<a name="l00268"></a>00268 
<a name="l00269"></a>00269 
<a name="l00270"></a>00270 <span class="comment">/* 1 register (32-bit) - Relaxed Ordering for 32 Output Queues Data. */</span>
<a name="l00271"></a>00271 <span class="preprocessor">#define    CN56XX_NPEI_PKT_DATA_OUT_ROR           0x1090</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span>
<a name="l00273"></a>00273 <span class="comment">/* 1 register (32-bit) - Relaxed Ordering for 32 Output Queues Scatter List. */</span>
<a name="l00274"></a>00274 <span class="preprocessor">#define    CN56XX_NPEI_PKT_SLIST_ROR              0x1030</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span>
<a name="l00276"></a>00276 <span class="comment">/* 1 register (32-bit) - No Snoop mode for 32 Output Queues Data. */</span>
<a name="l00277"></a>00277 <span class="preprocessor">#define    CN56XX_NPEI_PKT_DATA_OUT_NS            0x10A0</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span>
<a name="l00279"></a>00279 <span class="comment">/* 1 register (32-bit) - No Snoop mode for 32 Output Queues Scatter List. */</span>
<a name="l00280"></a>00280 <span class="preprocessor">#define    CN56XX_NPEI_PKT_SLIST_NS               0x1040</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span>
<a name="l00282"></a>00282 <span class="comment">/* 1 register (32-bit) - Packet OR Byte Count for 32 Output queues Interrupts.*/</span>
<a name="l00283"></a>00283 <span class="preprocessor">#define    CN56XX_NPEI_PKT_OUT_BMODE              0x10D0</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span>
<a name="l00285"></a>00285 <span class="comment">/* 1 register (32-bit) - source of ES,RO,NS bits for 32 OQ's.*/</span>
<a name="l00286"></a>00286 <span class="preprocessor">#define    CN56XX_NPEI_PKT_DPADDR                 0x1080</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span>
<a name="l00288"></a>00288 <span class="comment">/* 1 register (32-bit) - InfoPtr use for 32 Output Queues.*/</span>
<a name="l00289"></a>00289 <span class="preprocessor">#define    CN56XX_NPEI_PKT_IPTR                   0x1070</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span>
<a name="l00291"></a>00291 
<a name="l00292"></a>00292 
<a name="l00293"></a>00293 
<a name="l00294"></a>00294 
<a name="l00295"></a>00295 
<a name="l00296"></a>00296 <span class="comment">/*------- Output Queue Macros ---------*/</span>
<a name="l00297"></a>00297 <span class="comment">/* 32 registers for Output Queue Start Addr */</span>
<a name="l00298"></a>00298 <span class="preprocessor">#define    CN56XX_NPEI_OQ_BASE_ADDR64(oq)          \</span>
<a name="l00299"></a>00299 <span class="preprocessor">       (CN56XX_NPEI_OQ_BASE_ADDR_START64 + ((oq) * CN56XX_OQ_OFFSET))</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span>
<a name="l00301"></a>00301 
<a name="l00302"></a>00302 <span class="comment">/* 32 registers for Output Queue size */</span>
<a name="l00303"></a>00303 <span class="preprocessor">#define    CN56XX_NPEI_OQ_SIZE(oq)                 \</span>
<a name="l00304"></a>00304 <span class="preprocessor">       (CN56XX_NPEI_OQ_SIZE_START + ((oq) * CN56XX_OQ_OFFSET))</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span>
<a name="l00306"></a>00306 
<a name="l00307"></a>00307 <span class="comment">/* 32 registers for Output Queue Packet Sent Count */</span>
<a name="l00308"></a>00308 <span class="preprocessor">#define    CN56XX_NPEI_OQ_PKTS_SENT(oq)            \</span>
<a name="l00309"></a>00309 <span class="preprocessor">       (CN56XX_NPEI_OQ_PKT_SENT_START + ((oq) * CN56XX_OQ_OFFSET))</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span>
<a name="l00311"></a>00311 
<a name="l00312"></a>00312 <span class="comment">/* 32 registers for Output Queue Packet Credit */</span>
<a name="l00313"></a>00313 <span class="preprocessor">#define    CN56XX_NPEI_OQ_PKTS_CREDIT(oq)          \</span>
<a name="l00314"></a>00314 <span class="preprocessor">       (CN56XX_NPEI_OQ_PKT_CREDITS_START + ((oq) * CN56XX_OQ_OFFSET))</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span>
<a name="l00316"></a>00316 
<a name="l00317"></a>00317 
<a name="l00318"></a>00318 
<a name="l00319"></a>00319 
<a name="l00320"></a>00320 
<a name="l00321"></a>00321 
<a name="l00322"></a>00322 
<a name="l00323"></a>00323 
<a name="l00324"></a>00324 
<a name="l00325"></a>00325 
<a name="l00326"></a>00326 
<a name="l00327"></a>00327 
<a name="l00328"></a>00328 <span class="comment">/*############################ DMA QUEUE #########################*/</span>
<a name="l00329"></a>00329 
<a name="l00330"></a>00330 <span class="comment">/* 1 register (64-bit) - 2 32-bit Counter - 1 for each DMA Queue 0/1. */</span> 
<a name="l00331"></a>00331 <span class="preprocessor">#define    CN56XX_DMA_CNT_START                   0x05E0</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span>
<a name="l00333"></a>00333 <span class="comment">/* 2 registers (64-bit) - DMA count &amp; Time Interrupt threshold -</span>
<a name="l00334"></a>00334 <span class="comment">   NPEI_DMA_0_INT_LEVEL */</span>
<a name="l00335"></a>00335 <span class="preprocessor">#define    CN56XX_DMA_INT_LEVEL_START             0x05C0</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span>
<a name="l00337"></a>00337 
<a name="l00338"></a>00338 <span class="preprocessor">#define    CN56XX_DMA_IBUFF_SADDR                 0x0400</span>
<a name="l00339"></a>00339 <span class="preprocessor"></span>
<a name="l00340"></a>00340 
<a name="l00341"></a>00341 
<a name="l00342"></a>00342 
<a name="l00343"></a>00343 <span class="comment">/*---------- DMA Queue Macros ---------*/</span>
<a name="l00344"></a>00344 <span class="preprocessor">#define    CN56XX_DMA_CNT(dq)                      \</span>
<a name="l00345"></a>00345 <span class="preprocessor">           (CN56XX_DMA_CNT_START + ((dq) * 4))</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span>
<a name="l00347"></a>00347 <span class="preprocessor">#define    CN56XX_DMA_PKT_INT_LEVEL(dq)            \</span>
<a name="l00348"></a>00348 <span class="preprocessor">           (CN56XX_DMA_INT_LEVEL_START + ((dq) * 0x10))</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span>
<a name="l00350"></a>00350 <span class="preprocessor">#define    CN56XX_DMA_TIME_INT_LEVEL(dq)           \</span>
<a name="l00351"></a>00351 <span class="preprocessor">           (CN56XX_DMA_INT_LEVEL_START + 4 + ((dq) * 0x10))</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span>
<a name="l00353"></a>00353 <span class="preprocessor">#define    CN56XX_DMA_BASE_ADDR(dq)                \</span>
<a name="l00354"></a>00354 <span class="preprocessor">           (CN56XX_DMA_IBUFF_SADDR + (0x10 * (dq)))</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span>
<a name="l00356"></a>00356 
<a name="l00357"></a>00357 
<a name="l00358"></a>00358 
<a name="l00359"></a>00359 <span class="comment">/*############################ INTERRUPTS #########################*/</span>
<a name="l00360"></a>00360 
<a name="l00361"></a>00361 <span class="comment">/* 1 register (64-bit) for Interrupt Summary */</span>
<a name="l00362"></a>00362 <span class="preprocessor">#define    CN56XX_NPEI_INT_SUM64                  0x0530</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span>
<a name="l00364"></a>00364 
<a name="l00365"></a>00365 <span class="comment">/* 1 register (64-bit) for Interrupt Enable */</span>
<a name="l00366"></a>00366 <span class="preprocessor">#define    CN56XX_NPEI_INT_ENB64                  0x0540</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span>
<a name="l00368"></a>00368 
<a name="l00369"></a>00369 <span class="comment">/* 1 register (64-bit) for Additional Interrupt Summary */</span>
<a name="l00370"></a>00370 <span class="preprocessor">#define    CN56XX_NPEI_INT_A_SUM64                0x0550</span>
<a name="l00371"></a>00371 <span class="preprocessor"></span>
<a name="l00372"></a>00372 
<a name="l00373"></a>00373 <span class="comment">/* 1 register (64-bit) for Additional Interrupt Enable */</span>
<a name="l00374"></a>00374 <span class="preprocessor">#define    CN56XX_NPEI_INT_A_ENB64                0x0560</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span>
<a name="l00376"></a>00376 
<a name="l00377"></a>00377 
<a name="l00378"></a>00378 
<a name="l00379"></a>00379 <span class="comment">/* 1 register (32-bit) to enable Output Queue Packet/Byte Count Interrupt */</span> 
<a name="l00380"></a>00380 <span class="preprocessor">#define    CN56XX_NPEI_PKT_CNT_INT_ENB            0x1130</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span>
<a name="l00382"></a>00382 
<a name="l00383"></a>00383 <span class="comment">/* 1 register (32-bit) to enable Output Queue Packet Timer Interrupt */</span> 
<a name="l00384"></a>00384 <span class="preprocessor">#define    CN56XX_NPEI_PKT_TIME_INT_ENB           0x1140</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span>
<a name="l00386"></a>00386 
<a name="l00387"></a>00387 
<a name="l00388"></a>00388 <span class="comment">/* 1 register (32-bit) to indicate which Output Queue reached pkt threshold */</span>
<a name="l00389"></a>00389 <span class="preprocessor">#define    CN56XX_NPEI_PKT_CNT_INT                0x1110</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span>
<a name="l00391"></a>00391 <span class="comment">/* 1 register (32-bit) to indicate which Output Queue reached time threshold */</span>
<a name="l00392"></a>00392 <span class="preprocessor">#define    CN56XX_NPEI_PKT_TIME_INT               0x1120</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span>
<a name="l00394"></a>00394 
<a name="l00395"></a>00395 
<a name="l00396"></a>00396 
<a name="l00397"></a>00397 
<a name="l00398"></a>00398 
<a name="l00399"></a>00399 <span class="comment">/*------------------ Interrupt Masks ----------------*/</span>
<a name="l00400"></a>00400 
<a name="l00401"></a>00401 <span class="preprocessor">#define    CN56XX_INTR_RML_WR_TIMEOUT            (1)</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INTR_RML_RD_TIMEOUT            (1 &lt;&lt; 1)</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INTR_BAR0_RW_TIMEOUT           (1 &lt;&lt; 2)</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INTR_IO2BIG                    (1 &lt;&lt; 3)</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span>
<a name="l00406"></a>00406 <span class="preprocessor">#define    CN56XX_INTR_DMA0_DB_OF                (1 &lt;&lt; 4)</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INTR_DMA1_DB_OF                (1 &lt;&lt; 5)</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INTR_DMA2_DB_OF                (1 &lt;&lt; 6)</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INTR_DMA3_DB_OF                (1 &lt;&lt; 7)</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INTR_DMA4_DB_OF                (1 &lt;&lt; 8)</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INTR_DMA_DB_OF                 (0x1F0)</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span>
<a name="l00413"></a>00413 <span class="preprocessor">#define    CN56XX_INTR_DMA0_FORCE                (1 &lt;&lt; 9)</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INTR_DMA1_FORCE                (1 &lt;&lt; 10)</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span>
<a name="l00416"></a>00416 <span class="preprocessor">#define    CN56XX_INTR_DMA0_COUNT                (1 &lt;&lt; 11)</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INTR_DMA1_COUNT                (1 &lt;&lt; 12)</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span>
<a name="l00419"></a>00419 <span class="preprocessor">#define    CN56XX_INTR_DMA0_TIME                 (1 &lt;&lt; 13)</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INTR_DMA1_TIME                 (1 &lt;&lt; 14)</span>
<a name="l00421"></a>00421 <span class="preprocessor"></span>
<a name="l00422"></a>00422 <span class="preprocessor">#define    CN56XX_INTR_PKT_SLIST_OF              (1 &lt;&lt; 15)</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INTR_PKT_INSTR_OF              (1 &lt;&lt; 16)</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span>
<a name="l00425"></a>00425 <span class="preprocessor">#define    CN56XX_INTR_PKT_COUNT                 (1 &lt;&lt; 17)</span>
<a name="l00426"></a>00426 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INTR_PKT_TIME                  (1 &lt;&lt; 18)</span>
<a name="l00427"></a>00427 <span class="preprocessor"></span>
<a name="l00428"></a>00428 <span class="preprocessor">#define    CN56XX_INTR_RC_MODE                   ((1 &lt;&lt; 19) | (1 &lt;&lt; 21) \</span>
<a name="l00429"></a>00429 <span class="preprocessor">                                                  |(1 &lt;&lt; 26) | (1 &lt;&lt; 28))</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span>
<a name="l00431"></a>00431 <span class="preprocessor">#define    CN56XX_INTR_CRS_TIMEOUT_PCIE0         ((1 &lt;&lt; 20) | (1 &lt;&lt; 22))</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span>
<a name="l00433"></a>00433 <span class="preprocessor">#define    CN56XX_INTR_PMU_WAKE_PCIE0            (1 &lt;&lt; 23)</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INTR_PME_PCIE0                 (1 &lt;&lt; 24)</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INTR_HOTPLUG_PCIE0             (1 &lt;&lt; 25)</span>
<a name="l00436"></a>00436 <span class="preprocessor"></span>
<a name="l00437"></a>00437 <span class="preprocessor">#define    CN56XX_INTR_CRS_TIMEOUT_PCIE1         ((1 &lt;&lt; 27) | (1 &lt;&lt; 29))</span>
<a name="l00438"></a>00438 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INTR_PMU_WAKE_PCIE1            (1 &lt;&lt; 30)</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INTR_PME_PCIE1                 (1 &lt;&lt; 31)</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INTR_HOTPLUG_PCIE1             (1ULL &lt;&lt; 32)</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span>
<a name="l00442"></a>00442 <span class="preprocessor">#define    CN56XX_INTR_UNSUPPORTED_TLP           (0x01FFFFFE00000000ULL)</span>
<a name="l00443"></a>00443 <span class="preprocessor"></span>
<a name="l00444"></a>00444 <span class="preprocessor">#define    CN56XX_INTR_INT_A                     (1ULL &lt;&lt; 61)</span>
<a name="l00445"></a>00445 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INTR_MIO                       (1ULL &lt;&lt; 63)</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span>
<a name="l00447"></a>00447 
<a name="l00448"></a>00448 
<a name="l00449"></a>00449 
<a name="l00450"></a>00450 <span class="preprocessor">#define    CN56XX_INTR_DMA0_DATA                 \</span>
<a name="l00451"></a>00451 <span class="preprocessor">            ( CN56XX_INTR_DMA0_TIME)</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span>
<a name="l00453"></a>00453 <span class="preprocessor">#define    CN56XX_INTR_DMA1_DATA                 \</span>
<a name="l00454"></a>00454 <span class="preprocessor">            ( CN56XX_INTR_DMA1_TIME )</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span>
<a name="l00456"></a>00456 <span class="preprocessor">#define    CN56XX_INTR_DMA_DATA                  \</span>
<a name="l00457"></a>00457 <span class="preprocessor">            ( CN56XX_INTR_DMA0_DATA              \</span>
<a name="l00458"></a>00458 <span class="preprocessor">            | CN56XX_INTR_DMA1_DATA)</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span>
<a name="l00460"></a>00460 
<a name="l00461"></a>00461 <span class="preprocessor">#define    CN56XX_INTR_PKT_DATA               (CN56XX_INTR_PKT_TIME)</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span>
<a name="l00463"></a>00463 
<a name="l00464"></a>00464 <span class="comment">/* Sum of interrupts for all PCI-Express Data Interrupts */</span>
<a name="l00465"></a>00465 <span class="preprocessor">#define    CN56XX_INTR_PCIE_DATA                 \</span>
<a name="l00466"></a>00466 <span class="preprocessor">           (  CN56XX_INTR_DMA_DATA               \</span>
<a name="l00467"></a>00467 <span class="preprocessor">            | CN56XX_INTR_PKT_DATA )</span>
<a name="l00468"></a>00468 <span class="preprocessor"></span>
<a name="l00469"></a>00469 
<a name="l00470"></a>00470 
<a name="l00471"></a>00471 <span class="comment">/* Sum of interrupts for Internal Doorbell overflow events */</span>
<a name="l00472"></a>00472 <span class="preprocessor">#define    CN56XX_INTR_ERR_OVERFLOW              \</span>
<a name="l00473"></a>00473 <span class="preprocessor">           ( CN56XX_INTR_DMA_DB_OF               \</span>
<a name="l00474"></a>00474 <span class="preprocessor">            | CN56XX_INTR_PKT_SLIST_OF           \</span>
<a name="l00475"></a>00475 <span class="preprocessor">            | CN56XX_INTR_PKT_INSTR_OF )</span>
<a name="l00476"></a>00476 <span class="preprocessor"></span>
<a name="l00477"></a>00477 
<a name="l00478"></a>00478 <span class="comment">/* Sum of interrupts for Miscellaneous errors. */</span>
<a name="l00479"></a>00479 <span class="preprocessor">#define    CN56XX_INTR_ERR_MISC                  \</span>
<a name="l00480"></a>00480 <span class="preprocessor">           (  CN56XX_INTR_RML_WR_TIMEOUT         \</span>
<a name="l00481"></a>00481 <span class="preprocessor">            | CN56XX_INTR_RML_RD_TIMEOUT         \</span>
<a name="l00482"></a>00482 <span class="preprocessor">            | CN56XX_INTR_BAR0_RW_TIMEOUT        \</span>
<a name="l00483"></a>00483 <span class="preprocessor">            | CN56XX_INTR_IO2BIG )</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span>
<a name="l00485"></a>00485 
<a name="l00486"></a>00486 <span class="comment">/* Sum of interrupts for all error events */</span>
<a name="l00487"></a>00487 <span class="preprocessor">#define    CN56XX_INTR_ERR                       \</span>
<a name="l00488"></a>00488 <span class="preprocessor">           (  CN56XX_INTR_ERR_OVERFLOW           \</span>
<a name="l00489"></a>00489 <span class="preprocessor">            | CN56XX_INTR_UNSUPPORTED_TLP        \</span>
<a name="l00490"></a>00490 <span class="preprocessor">            | CN56XX_INTR_INT_A                  \</span>
<a name="l00491"></a>00491 <span class="preprocessor">            | CN56XX_INTR_ERR_MISC)</span>
<a name="l00492"></a>00492 <span class="preprocessor"></span>
<a name="l00493"></a>00493 
<a name="l00494"></a>00494 <span class="comment">/* Sum of interrupt for Power-Management Events - PCIE Core 0 */</span>
<a name="l00495"></a>00495 <span class="preprocessor">#define    CN56XX_INTR_POWER_MGMT_PCIE0          \</span>
<a name="l00496"></a>00496 <span class="preprocessor">           (  CN56XX_INTR_PMU_WAKE_PCIE0         \</span>
<a name="l00497"></a>00497 <span class="preprocessor">            | CN56XX_INTR_PME_PCIE0              \</span>
<a name="l00498"></a>00498 <span class="preprocessor">            | CN56XX_INTR_HOTPLUG_PCIE0)</span>
<a name="l00499"></a>00499 <span class="preprocessor"></span>
<a name="l00500"></a>00500 
<a name="l00501"></a>00501 <span class="comment">/* Sum of interrupt for Power-Management Events - PCIE Core 1 */</span>
<a name="l00502"></a>00502 <span class="preprocessor">#define    CN56XX_INTR_POWER_MGMT_PCIE1          \</span>
<a name="l00503"></a>00503 <span class="preprocessor">           (  CN56XX_INTR_PMU_WAKE_PCIE1         \</span>
<a name="l00504"></a>00504 <span class="preprocessor">            | CN56XX_INTR_PME_PCIE1              \</span>
<a name="l00505"></a>00505 <span class="preprocessor">            | CN56XX_INTR_HOTPLUG_PCIE1)</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span>
<a name="l00507"></a>00507 
<a name="l00508"></a>00508 
<a name="l00509"></a>00509 <span class="comment">/* Programmed Mask for Interrupt Sum */</span>
<a name="l00510"></a>00510 <span class="preprocessor">#ifdef CVMCS_DMA_IC</span>
<a name="l00511"></a>00511 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INTR_MASK                      \</span>
<a name="l00512"></a>00512 <span class="preprocessor">           (  CN56XX_INTR_PCIE_DATA              \</span>
<a name="l00513"></a>00513 <span class="preprocessor">        | CN56XX_INTR_DMA0_COUNT         \</span>
<a name="l00514"></a>00514 <span class="preprocessor">        | CN56XX_INTR_DMA0_TIME      \</span>
<a name="l00515"></a>00515 <span class="preprocessor">            | CN56XX_INTR_MIO                    \</span>
<a name="l00516"></a>00516 <span class="preprocessor">            | CN56XX_INTR_ERR)</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INTR_MASK                      \</span>
<a name="l00519"></a>00519 <span class="preprocessor">           (  CN56XX_INTR_PCIE_DATA              \</span>
<a name="l00520"></a>00520 <span class="preprocessor">            | CN56XX_INTR_DMA0_FORCE             \</span>
<a name="l00521"></a>00521 <span class="preprocessor">            | CN56XX_INTR_DMA1_FORCE             \</span>
<a name="l00522"></a>00522 <span class="preprocessor">            | CN56XX_INTR_MIO                    \</span>
<a name="l00523"></a>00523 <span class="preprocessor">            | CN56XX_INTR_ERR)</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00525"></a>00525 <span class="preprocessor"></span>
<a name="l00526"></a>00526 
<a name="l00527"></a>00527 
<a name="l00528"></a>00528 
<a name="l00529"></a>00529 
<a name="l00530"></a>00530 
<a name="l00531"></a>00531 <span class="comment">/*------------ Interrupt INT_A  Masks -----------------------*/</span>
<a name="l00532"></a>00532 
<a name="l00533"></a>00533 <span class="preprocessor">#define    CN56XX_INT_A_DMA_URCA_PCIE0          (1 &lt;&lt; 0)</span>
<a name="l00534"></a>00534 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INT_A_DMA_URCA_PCIE1          (1 &lt;&lt; 1)</span>
<a name="l00535"></a>00535 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INT_A_INSTR_READ_ERR          (1 &lt;&lt; 2)</span>
<a name="l00536"></a>00536 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INT_A_SLIST_PTR_READ_ERR      (1 &lt;&lt; 3)</span>
<a name="l00537"></a>00537 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INT_A_INSTR_DATA_READ_ERR     (1 &lt;&lt; 4)</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INT_A_INSTR_GLIST_READ_ERR    (1 &lt;&lt; 5)</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INT_A_READ_LOCK_PCIE0         (1 &lt;&lt; 6)</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INT_A_READ_LOCK_PCIE1         (1 &lt;&lt; 7)</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INT_A_PKT_IN_WMARK            (1 &lt;&lt; 8)</span>
<a name="l00542"></a>00542 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_INT_A_PKT_OUT_ERR             (1 &lt;&lt; 9)</span>
<a name="l00543"></a>00543 <span class="preprocessor"></span>
<a name="l00544"></a>00544 
<a name="l00545"></a>00545 
<a name="l00546"></a>00546 <span class="preprocessor">#define    CN56XX_INT_A_MASK      \</span>
<a name="l00547"></a>00547 <span class="preprocessor">                ( CN56XX_INT_A_DMA_URCA_PCIE0               \</span>
<a name="l00548"></a>00548 <span class="preprocessor">                 | CN56XX_INT_A_DMA_URCA_PCIE1              \</span>
<a name="l00549"></a>00549 <span class="preprocessor">                 | CN56XX_INT_A_INSTR_READ_ERR              \</span>
<a name="l00550"></a>00550 <span class="preprocessor">                 | CN56XX_INT_A_SLIST_PTR_READ_ERR          \</span>
<a name="l00551"></a>00551 <span class="preprocessor">                 | CN56XX_INT_A_INSTR_DATA_READ_ERR         \</span>
<a name="l00552"></a>00552 <span class="preprocessor">                 | CN56XX_INT_A_INSTR_GLIST_READ_ERR        \</span>
<a name="l00553"></a>00553 <span class="preprocessor">                 | CN56XX_INT_A_READ_LOCK_PCIE0             \</span>
<a name="l00554"></a>00554 <span class="preprocessor">                 | CN56XX_INT_A_READ_LOCK_PCIE1             \</span>
<a name="l00555"></a>00555 <span class="preprocessor">                 | CN56XX_INT_A_PKT_IN_WMARK                \</span>
<a name="l00556"></a>00556 <span class="preprocessor">                 | CN56XX_INT_A_PKT_OUT_ERR )</span>
<a name="l00557"></a>00557 <span class="preprocessor"></span>
<a name="l00558"></a>00558 
<a name="l00559"></a>00559 
<a name="l00560"></a>00560 
<a name="l00561"></a>00561 
<a name="l00562"></a>00562 
<a name="l00563"></a>00563 <span class="comment">/*############################ CIU #########################*/</span>
<a name="l00564"></a>00564 
<a name="l00565"></a>00565 <span class="preprocessor">#define    CN56XX_CIU_PP_RST              0x0001070000000700ULL</span>
<a name="l00566"></a>00566 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_CIU_SOFT_BIST           0x0001070000000738ULL</span>
<a name="l00567"></a>00567 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_CIU_SOFT_PRST           0x0001070000000748ULL</span>
<a name="l00568"></a>00568 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_CIU_SOFT_RST            0x0001070000000740ULL</span>
<a name="l00569"></a>00569 <span class="preprocessor"></span><span class="preprocessor">#define    CN56XX_CIU_PCI_INTA            0x0001070000000750ULL</span>
<a name="l00570"></a>00570 <span class="preprocessor"></span>
<a name="l00571"></a>00571 <span class="comment">/*---------- TWSI/MIO Registers -------------------*/</span>
<a name="l00572"></a>00572 
<a name="l00573"></a>00573 <span class="preprocessor">#define    MIO_BOOT_REG_CFG0              0x0001180000000000ULL</span>
<a name="l00574"></a>00574 <span class="preprocessor"></span><span class="preprocessor">#define    MIO_BOOT_LOC_CFG0              0x0001180000000080ULL</span>
<a name="l00575"></a>00575 <span class="preprocessor"></span><span class="preprocessor">#define    MIO_BOOT_LOC_ADR               0x0001180000000090ULL</span>
<a name="l00576"></a>00576 <span class="preprocessor"></span><span class="preprocessor">#define    MIO_BOOT_LOC_DAT               0x0001180000000098ULL</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span><span class="preprocessor">#define    MIO_TWS_SW_TWSI                0x0001180000001000ULL</span>
<a name="l00578"></a>00578 <span class="preprocessor"></span><span class="preprocessor">#define    MIO_TWS_TWSI_SW                0x0001180000001008ULL</span>
<a name="l00579"></a>00579 <span class="preprocessor"></span><span class="preprocessor">#define    MIO_TWS_INT                    0x0001180000001010ULL</span>
<a name="l00580"></a>00580 <span class="preprocessor"></span><span class="preprocessor">#define    MIO_TWS_SW_TWSI_EXT            0x0001180000001018ULL</span>
<a name="l00581"></a>00581 <span class="preprocessor"></span>
<a name="l00582"></a>00582 
<a name="l00583"></a>00583 
<a name="l00584"></a>00584 
<a name="l00585"></a>00585 
<a name="l00586"></a>00586 
<a name="l00587"></a>00587 
<a name="l00588"></a>00588 <span class="preprocessor">#endif</span>
<a name="l00589"></a>00589 <span class="preprocessor"></span>
<a name="l00590"></a>00590 <span class="comment">/* $Id: cn56xx_regs.h 56301 2011-01-15 00:41:25Z skoteshwar $ */</span>
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Tue Nov 22 15:40:59 2011 for Octeon PCI Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
