# EEEE380-Spring-2020
 Digital Electronics at RIT during Spring 2020
Laboratory Exercise 1: LT-Spice
Laboratory Exercise 2: Design and Simulation of NMOS structures
Laboratory Exercise 3: CMOS Inverter Design and Dynamic Behavior
Laboratory Exercise 4: CMOS Combinational Logic
Laboratory Exercise 5: CMOS Sequential Logic
Laboratory Exercise 6: CMIS Dynamic Logic
