// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VAzadi_top_verilator__Syms.h"


//======================

void VAzadi_top_verilator::trace(VerilatedVcdC* tfp, int, int) {
    tfp->spTrace()->addInitCb(&traceInit, __VlSymsp);
    traceRegister(tfp->spTrace());
}

void VAzadi_top_verilator::traceInit(void* userp, VerilatedVcd* tracep, uint32_t code) {
    // Callback from tracep->open()
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    if (!Verilated::calcUnusedSigs()) {
        VL_FATAL_MT(__FILE__, __LINE__, __FILE__,
                        "Turning on wave traces requires Verilated::traceEverOn(true) call before time 0.");
    }
    vlSymsp->__Vm_baseCode = code;
    tracep->module(vlSymsp->name());
    tracep->scopeEscape(' ');
    VAzadi_top_verilator::traceInitTop(vlSymsp, tracep);
    tracep->scopeEscape('.');
}

//======================


void VAzadi_top_verilator::traceInitTop(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceInitSub0(userp, tracep);
    }
}

void VAzadi_top_verilator::traceInitSub0(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+3997,"clock", false,-1);
        tracep->declBit(c+3998,"reset_ni", false,-1);
        tracep->declBus(c+3999,"gpio_i", false,-1, 19,0);
        tracep->declBus(c+4000,"gpio_o", false,-1, 19,0);
        tracep->declBit(c+3997,"Azadi_top_verilator clock", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator reset_ni", false,-1);
        tracep->declBus(c+3999,"Azadi_top_verilator gpio_i", false,-1, 19,0);
        tracep->declBus(c+4000,"Azadi_top_verilator gpio_o", false,-1, 19,0);
        tracep->declBus(c+4148,"Azadi_top_verilator JTAG_IDCODE", false,-1, 31,0);
        tracep->declBit(c+2445,"Azadi_top_verilator cio_jtag_tck", false,-1);
        tracep->declBit(c+2446,"Azadi_top_verilator cio_jtag_tdi", false,-1);
        tracep->declBit(c+3102,"Azadi_top_verilator cio_jtag_tdo", false,-1);
        tracep->declBit(c+2447,"Azadi_top_verilator cio_jtag_tms", false,-1);
        tracep->declBit(c+2448,"Azadi_top_verilator cio_jtag_trst_n", false,-1);
        tracep->declBit(c+2449,"Azadi_top_verilator cio_jtag_srst_n", false,-1);
        tracep->declBus(c+4148,"Azadi_top_verilator top_verilator JTAG_ID", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator clock", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator reset_ni", false,-1);
        tracep->declBit(c+4149,"Azadi_top_verilator top_verilator uart_rx_i", false,-1);
        tracep->declBus(c+3999,"Azadi_top_verilator top_verilator gpio_i", false,-1, 19,0);
        tracep->declBus(c+4000,"Azadi_top_verilator top_verilator gpio_o", false,-1, 19,0);
        tracep->declBit(c+2445,"Azadi_top_verilator top_verilator jtag_tck_i", false,-1);
        tracep->declBit(c+2447,"Azadi_top_verilator top_verilator jtag_tms_i", false,-1);
        tracep->declBit(c+2448,"Azadi_top_verilator top_verilator jtag_trst_ni", false,-1);
        tracep->declBit(c+2446,"Azadi_top_verilator top_verilator jtag_tdi_i", false,-1);
        tracep->declBit(c+3102,"Azadi_top_verilator top_verilator jtag_tdo_o", false,-1);
        tracep->declBit(c+4001,"Azadi_top_verilator top_verilator RESET", false,-1);
        tracep->declBus(c+3999,"Azadi_top_verilator top_verilator gpio_in", false,-1, 19,0);
        tracep->declBus(c+2032,"Azadi_top_verilator top_verilator gpio_out", false,-1, 19,0);
        tracep->declArray(c+3760,"Azadi_top_verilator top_verilator ifu_to_xbar", false,-1, 85,0);
        tracep->declQuad(c+167,"Azadi_top_verilator top_verilator xbar_to_ifu", false,-1, 51,0);
        tracep->declArray(c+3763,"Azadi_top_verilator top_verilator xbar_to_iccm", false,-1, 85,0);
        tracep->declQuad(c+169,"Azadi_top_verilator top_verilator iccm_to_xbar", false,-1, 51,0);
        tracep->declArray(c+3365,"Azadi_top_verilator top_verilator lsu_to_xbar", false,-1, 85,0);
        tracep->declQuad(c+171,"Azadi_top_verilator top_verilator xbar_to_lsu", false,-1, 51,0);
        tracep->declArray(c+173,"Azadi_top_verilator top_verilator xbar_to_dccm", false,-1, 85,0);
        tracep->declQuad(c+3002,"Azadi_top_verilator top_verilator dccm_to_xbar", false,-1, 51,0);
        tracep->declArray(c+176,"Azadi_top_verilator top_verilator xbarm_to_xbarp", false,-1, 85,0);
        tracep->declQuad(c+179,"Azadi_top_verilator top_verilator xbarp_to_xbarm", false,-1, 51,0);
        tracep->declArray(c+181,"Azadi_top_verilator top_verilator xbarp_to_gpio", false,-1, 85,0);
        tracep->declQuad(c+2033,"Azadi_top_verilator top_verilator gpio_to_xbarp", false,-1, 51,0);
        tracep->declArray(c+2450,"Azadi_top_verilator top_verilator dm_to_xbar", false,-1, 85,0);
        tracep->declQuad(c+184,"Azadi_top_verilator top_verilator xbar_to_dm", false,-1, 51,0);
        tracep->declArray(c+3766,"Azadi_top_verilator top_verilator dbgrom_to_xbar", false,-1, 85,0);
        tracep->declQuad(c+2453,"Azadi_top_verilator top_verilator xbar_to_dbgrom", false,-1, 51,0);
        tracep->declBus(c+2035,"Azadi_top_verilator top_verilator gpio_intr", false,-1, 31,0);
        tracep->declBit(c+2426,"Azadi_top_verilator top_verilator rx_dv_i", false,-1);
        tracep->declBus(c+2427,"Azadi_top_verilator top_verilator rx_byte_i", false,-1, 7,0);
        tracep->declBit(c+2383,"Azadi_top_verilator top_verilator instr_valid", false,-1);
        tracep->declBus(c+3769,"Azadi_top_verilator top_verilator tlul_addr", false,-1, 11,0);
        tracep->declBit(c+3770,"Azadi_top_verilator top_verilator req_i", false,-1);
        tracep->declBus(c+2384,"Azadi_top_verilator top_verilator tlul_data", false,-1, 31,0);
        tracep->declBit(c+2428,"Azadi_top_verilator top_verilator iccm_cntrl_reset", false,-1);
        tracep->declBus(c+2429,"Azadi_top_verilator top_verilator iccm_cntrl_addr", false,-1, 11,0);
        tracep->declBus(c+2430,"Azadi_top_verilator top_verilator iccm_cntrl_data", false,-1, 31,0);
        tracep->declBit(c+2431,"Azadi_top_verilator top_verilator iccm_cntrl_we", false,-1);
        tracep->declBus(c+2455,"Azadi_top_verilator top_verilator jtag_req", false,-1, 3,0);
        tracep->declBus(c+3103,"Azadi_top_verilator top_verilator jtag_rsp", false,-1, 1,0);
        tracep->declBit(c+3104,"Azadi_top_verilator top_verilator unused_jtag_tdo_oe_o", false,-1);
        tracep->declBit(c+2456,"Azadi_top_verilator top_verilator brg_req", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator dbg_rst", false,-1);
        tracep->declBus(c+4150,"Azadi_top_verilator top_verilator u_top DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+4151,"Azadi_top_verilator top_verilator u_top DmExceptionAddr", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator u_top clock", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top reset", false,-1);
        tracep->declQuad(c+167,"Azadi_top_verilator top_verilator u_top tl_i_i", false,-1, 51,0);
        tracep->declArray(c+3760,"Azadi_top_verilator top_verilator u_top tl_i_o", false,-1, 85,0);
        tracep->declQuad(c+171,"Azadi_top_verilator top_verilator u_top tl_d_i", false,-1, 51,0);
        tracep->declArray(c+3365,"Azadi_top_verilator top_verilator u_top tl_d_o", false,-1, 85,0);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator u_top test_en_i", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top hart_id_i", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top irq_software_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top irq_timer_i", false,-1);
        tracep->declBit(c+2036,"Azadi_top_verilator top_verilator u_top irq_external_i", false,-1);
        tracep->declBus(c+4155,"Azadi_top_verilator top_verilator u_top irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top irq_nm_i", false,-1);
        tracep->declBit(c+2456,"Azadi_top_verilator top_verilator u_top debug_req_i", false,-1);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator u_top fetch_enable_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top alert_minor_o", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top alert_major_o", false,-1);
        tracep->declBit(c+4002,"Azadi_top_verilator top_verilator u_top core_sleep_o", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top rst_ni", false,-1);
        tracep->declBit(c+3621,"Azadi_top_verilator top_verilator u_top instr_req", false,-1);
        tracep->declBit(c+187,"Azadi_top_verilator top_verilator u_top instr_gnt", false,-1);
        tracep->declBit(c+188,"Azadi_top_verilator top_verilator u_top instr_rvalid", false,-1);
        tracep->declBus(c+3771,"Azadi_top_verilator top_verilator u_top instr_addr", false,-1, 31,0);
        tracep->declBus(c+189,"Azadi_top_verilator top_verilator u_top instr_rdata", false,-1, 31,0);
        tracep->declBit(c+190,"Azadi_top_verilator top_verilator u_top instr_err", false,-1);
        tracep->declBit(c+3256,"Azadi_top_verilator top_verilator u_top data_req", false,-1);
        tracep->declBit(c+191,"Azadi_top_verilator top_verilator u_top data_gnt", false,-1);
        tracep->declBit(c+192,"Azadi_top_verilator top_verilator u_top data_rvalid", false,-1);
        tracep->declBit(c+3257,"Azadi_top_verilator top_verilator u_top data_we", false,-1);
        tracep->declBus(c+3368,"Azadi_top_verilator top_verilator u_top data_be", false,-1, 3,0);
        tracep->declBus(c+3369,"Azadi_top_verilator top_verilator u_top data_addr", false,-1, 31,0);
        tracep->declBus(c+3370,"Azadi_top_verilator top_verilator u_top data_wdata", false,-1, 31,0);
        tracep->declBus(c+193,"Azadi_top_verilator top_verilator u_top data_rdata", false,-1, 31,0);
        tracep->declBit(c+194,"Azadi_top_verilator top_verilator u_top data_err", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core PMPEnable", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator u_top u_core PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator u_top u_core PMPNumRegions", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator u_top u_core MHPMCounterNum", false,-1, 31,0);
        tracep->declBus(c+4159,"Azadi_top_verilator top_verilator u_top u_core MHPMCounterWidth", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core RV32E", false,-1);
        tracep->declBus(c+4160,"Azadi_top_verilator top_verilator u_top u_core RV32M", false,-1, 31,0);
        tracep->declBus(c+4161,"Azadi_top_verilator top_verilator u_top u_core RV32B", false,-1, 31,0);
        tracep->declBus(c+4162,"Azadi_top_verilator top_verilator u_top u_core RegFile", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core BranchTargetALU", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core WritebackStage", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core ICache", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core ICacheECC", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core BranchPredictor", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core DbgTriggerEn", false,-1);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator u_top u_core DbgHwBreakNum", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core Securebrq", false,-1);
        tracep->declBus(c+4150,"Azadi_top_verilator top_verilator u_top u_core DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+4151,"Azadi_top_verilator top_verilator u_top u_core DmExceptionAddr", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator u_top u_core clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core rst_ni", false,-1);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator u_top u_core test_en_i", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core hart_id_i", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+3621,"Azadi_top_verilator top_verilator u_top u_core instr_req_o", false,-1);
        tracep->declBit(c+187,"Azadi_top_verilator top_verilator u_top u_core instr_gnt_i", false,-1);
        tracep->declBit(c+188,"Azadi_top_verilator top_verilator u_top u_core instr_rvalid_i", false,-1);
        tracep->declBus(c+3771,"Azadi_top_verilator top_verilator u_top u_core instr_addr_o", false,-1, 31,0);
        tracep->declBus(c+189,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+190,"Azadi_top_verilator top_verilator u_top u_core instr_err_i", false,-1);
        tracep->declBit(c+3256,"Azadi_top_verilator top_verilator u_top u_core data_req_o", false,-1);
        tracep->declBit(c+191,"Azadi_top_verilator top_verilator u_top u_core data_gnt_i", false,-1);
        tracep->declBit(c+192,"Azadi_top_verilator top_verilator u_top u_core data_rvalid_i", false,-1);
        tracep->declBit(c+3257,"Azadi_top_verilator top_verilator u_top u_core data_we_o", false,-1);
        tracep->declBus(c+3368,"Azadi_top_verilator top_verilator u_top u_core data_be_o", false,-1, 3,0);
        tracep->declBus(c+3369,"Azadi_top_verilator top_verilator u_top u_core data_addr_o", false,-1, 31,0);
        tracep->declBus(c+3370,"Azadi_top_verilator top_verilator u_top u_core data_wdata_o", false,-1, 31,0);
        tracep->declBus(c+193,"Azadi_top_verilator top_verilator u_top u_core data_rdata_i", false,-1, 31,0);
        tracep->declBit(c+194,"Azadi_top_verilator top_verilator u_top u_core data_err_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core irq_software_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core irq_timer_i", false,-1);
        tracep->declBit(c+2036,"Azadi_top_verilator top_verilator u_top u_core irq_external_i", false,-1);
        tracep->declBus(c+4155,"Azadi_top_verilator top_verilator u_top u_core irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core irq_nm_i", false,-1);
        tracep->declBit(c+2456,"Azadi_top_verilator top_verilator u_top u_core debug_req_i", false,-1);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator u_top u_core fetch_enable_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core alert_minor_o", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core alert_major_o", false,-1);
        tracep->declBit(c+4002,"Azadi_top_verilator top_verilator u_top u_core core_sleep_o", false,-1);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator u_top u_core PMP_NUM_CHAN", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core DataIndTiming", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core DummyInstructions", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core PCIncrCheck", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core ShadowCSR", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core SpecBranch", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core RegFileECC", false,-1);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator u_top u_core RegFileDataWidth", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_id", false,-1);
        tracep->declBit(c+3258,"Azadi_top_verilator top_verilator u_top u_core instr_valid_id", false,-1);
        tracep->declBit(c+2805,"Azadi_top_verilator top_verilator u_top u_core instr_new_id", false,-1);
        tracep->declBus(c+2975,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_id", false,-1, 31,0);
        tracep->declBus(c+2976,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_alu_id", false,-1, 31,0);
        tracep->declBus(c+2977,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_c_id", false,-1, 15,0);
        tracep->declBit(c+2978,"Azadi_top_verilator top_verilator u_top u_core instr_is_compressed_id", false,-1);
        tracep->declBit(c+4003,"Azadi_top_verilator top_verilator u_top u_core instr_perf_count_id", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core instr_bp_taken_id", false,-1);
        tracep->declBit(c+2979,"Azadi_top_verilator top_verilator u_top u_core instr_fetch_err", false,-1);
        tracep->declBit(c+2980,"Azadi_top_verilator top_verilator u_top u_core instr_fetch_err_plus2", false,-1);
        tracep->declBit(c+2981,"Azadi_top_verilator top_verilator u_top u_core illegal_c_insn_id", false,-1);
        tracep->declBus(c+2982,"Azadi_top_verilator top_verilator u_top u_core pc_if", false,-1, 31,0);
        tracep->declBus(c+2983,"Azadi_top_verilator top_verilator u_top u_core pc_id", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core pc_wb", false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+3371+i*2,"Azadi_top_verilator top_verilator u_top u_core imd_val_d_ex", true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+2806+i*2,"Azadi_top_verilator top_verilator u_top u_core imd_val_q_ex", true,(i+0), 33,0);}}
        tracep->declBus(c+3259,"Azadi_top_verilator top_verilator u_top u_core imd_val_we_ex", false,-1, 1,0);
        tracep->declBit(c+2810,"Azadi_top_verilator top_verilator u_top u_core data_ind_timing", false,-1);
        tracep->declBit(c+2811,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_en", false,-1);
        tracep->declBus(c+2812,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_mask", false,-1, 2,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_seed_en", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_seed", false,-1, 31,0);
        tracep->declBit(c+2813,"Azadi_top_verilator top_verilator u_top u_core icache_enable", false,-1);
        tracep->declBit(c+3260,"Azadi_top_verilator top_verilator u_top u_core icache_inval", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core pc_mismatch_alert", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core csr_shadow_err", false,-1);
        tracep->declBit(c+3261,"Azadi_top_verilator top_verilator u_top u_core instr_first_cycle_id", false,-1);
        tracep->declBit(c+4004,"Azadi_top_verilator top_verilator u_top u_core instr_valid_clear", false,-1);
        tracep->declBit(c+3622,"Azadi_top_verilator top_verilator u_top u_core pc_set", false,-1);
        tracep->declBit(c+3623,"Azadi_top_verilator top_verilator u_top u_core pc_set_spec", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core nt_branch_mispredict", false,-1);
        tracep->declBus(c+3262,"Azadi_top_verilator top_verilator u_top u_core pc_mux_id", false,-1, 2,0);
        tracep->declBus(c+3263,"Azadi_top_verilator top_verilator u_top u_core exc_pc_mux_id", false,-1, 1,0);
        tracep->declBus(c+3639,"Azadi_top_verilator top_verilator u_top u_core exc_cause", false,-1, 5,0);
        tracep->declBit(c+195,"Azadi_top_verilator top_verilator u_top u_core lsu_load_err", false,-1);
        tracep->declBit(c+196,"Azadi_top_verilator top_verilator u_top u_core lsu_store_err", false,-1);
        tracep->declBit(c+2814,"Azadi_top_verilator top_verilator u_top u_core lsu_addr_incr_req", false,-1);
        tracep->declBus(c+2815,"Azadi_top_verilator top_verilator u_top u_core lsu_addr_last", false,-1, 31,0);
        tracep->declBus(c+3375,"Azadi_top_verilator top_verilator u_top u_core branch_target_ex", false,-1, 31,0);
        tracep->declBit(c+3376,"Azadi_top_verilator top_verilator u_top u_core branch_decision", false,-1);
        tracep->declBit(c+3624,"Azadi_top_verilator top_verilator u_top u_core ctrl_busy", false,-1);
        tracep->declBit(c+4005,"Azadi_top_verilator top_verilator u_top u_core if_busy", false,-1);
        tracep->declBit(c+2816,"Azadi_top_verilator top_verilator u_top u_core lsu_busy", false,-1);
        tracep->declBit(c+4006,"Azadi_top_verilator top_verilator u_top u_core core_busy_d", false,-1);
        tracep->declBit(c+2740,"Azadi_top_verilator top_verilator u_top u_core core_busy_q", false,-1);
        tracep->declBus(c+2984,"Azadi_top_verilator top_verilator u_top u_core rf_raddr_a", false,-1, 4,0);
        tracep->declBus(c+3377,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_a", false,-1, 31,0);
        tracep->declBus(c+2985,"Azadi_top_verilator top_verilator u_top u_core rf_raddr_b", false,-1, 4,0);
        tracep->declBus(c+3378,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_b", false,-1, 31,0);
        tracep->declBit(c+3264,"Azadi_top_verilator top_verilator u_top u_core rf_ren_a", false,-1);
        tracep->declBit(c+3265,"Azadi_top_verilator top_verilator u_top u_core rf_ren_b", false,-1);
        tracep->declBus(c+2986,"Azadi_top_verilator top_verilator u_top u_core rf_waddr_wb", false,-1, 4,0);
        tracep->declBus(c+197,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_wb", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_fwd_wb", false,-1, 31,0);
        tracep->declBus(c+198,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_lsu", false,-1, 31,0);
        tracep->declBit(c+199,"Azadi_top_verilator top_verilator u_top u_core rf_we_wb", false,-1);
        tracep->declBit(c+1968,"Azadi_top_verilator top_verilator u_top u_core rf_we_lsu", false,-1);
        tracep->declBus(c+2986,"Azadi_top_verilator top_verilator u_top u_core rf_waddr_id", false,-1, 4,0);
        tracep->declBus(c+4007,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_id", false,-1, 31,0);
        tracep->declBit(c+2002,"Azadi_top_verilator top_verilator u_top u_core rf_we_id", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core rf_rd_a_wb_match", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core rf_rd_b_wb_match", false,-1);
        tracep->declBus(c+3266,"Azadi_top_verilator top_verilator u_top u_core alu_operator_ex", false,-1, 5,0);
        tracep->declBus(c+3379,"Azadi_top_verilator top_verilator u_top u_core alu_operand_a_ex", false,-1, 31,0);
        tracep->declBus(c+3380,"Azadi_top_verilator top_verilator u_top u_core alu_operand_b_ex", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core bt_a_operand", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core bt_b_operand", false,-1, 31,0);
        tracep->declBus(c+3375,"Azadi_top_verilator top_verilator u_top u_core alu_adder_result_ex", false,-1, 31,0);
        tracep->declBus(c+3381,"Azadi_top_verilator top_verilator u_top u_core result_ex", false,-1, 31,0);
        tracep->declBit(c+3267,"Azadi_top_verilator top_verilator u_top u_core mult_en_ex", false,-1);
        tracep->declBit(c+3268,"Azadi_top_verilator top_verilator u_top u_core div_en_ex", false,-1);
        tracep->declBit(c+3269,"Azadi_top_verilator top_verilator u_top u_core mult_sel_ex", false,-1);
        tracep->declBit(c+3270,"Azadi_top_verilator top_verilator u_top u_core div_sel_ex", false,-1);
        tracep->declBus(c+3271,"Azadi_top_verilator top_verilator u_top u_core multdiv_operator_ex", false,-1, 1,0);
        tracep->declBus(c+3272,"Azadi_top_verilator top_verilator u_top u_core multdiv_signed_mode_ex", false,-1, 1,0);
        tracep->declBus(c+3377,"Azadi_top_verilator top_verilator u_top u_core multdiv_operand_a_ex", false,-1, 31,0);
        tracep->declBus(c+3378,"Azadi_top_verilator top_verilator u_top u_core multdiv_operand_b_ex", false,-1, 31,0);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator u_top u_core multdiv_ready_id", false,-1);
        tracep->declBit(c+3273,"Azadi_top_verilator top_verilator u_top u_core csr_access", false,-1);
        tracep->declBus(c+3274,"Azadi_top_verilator top_verilator u_top u_core csr_op", false,-1, 1,0);
        tracep->declBit(c+200,"Azadi_top_verilator top_verilator u_top u_core csr_op_en", false,-1);
        tracep->declBus(c+3382,"Azadi_top_verilator top_verilator u_top u_core csr_addr", false,-1, 11,0);
        tracep->declBus(c+3640,"Azadi_top_verilator top_verilator u_top u_core csr_rdata", false,-1, 31,0);
        tracep->declBus(c+3379,"Azadi_top_verilator top_verilator u_top u_core csr_wdata", false,-1, 31,0);
        tracep->declBit(c+201,"Azadi_top_verilator top_verilator u_top u_core illegal_csr_insn_id", false,-1);
        tracep->declBit(c+3257,"Azadi_top_verilator top_verilator u_top u_core lsu_we", false,-1);
        tracep->declBus(c+3275,"Azadi_top_verilator top_verilator u_top u_core lsu_type", false,-1, 1,0);
        tracep->declBit(c+3276,"Azadi_top_verilator top_verilator u_top u_core lsu_sign_ext", false,-1);
        tracep->declBit(c+3277,"Azadi_top_verilator top_verilator u_top u_core lsu_req", false,-1);
        tracep->declBus(c+3378,"Azadi_top_verilator top_verilator u_top u_core lsu_wdata", false,-1, 31,0);
        tracep->declBit(c+4008,"Azadi_top_verilator top_verilator u_top u_core lsu_req_done", false,-1);
        tracep->declBit(c+202,"Azadi_top_verilator top_verilator u_top u_core id_in_ready", false,-1);
        tracep->declBit(c+3278,"Azadi_top_verilator top_verilator u_top u_core ex_valid", false,-1);
        tracep->declBit(c+203,"Azadi_top_verilator top_verilator u_top u_core lsu_resp_valid", false,-1);
        tracep->declBit(c+204,"Azadi_top_verilator top_verilator u_top u_core lsu_resp_err", false,-1);
        tracep->declBit(c+3279,"Azadi_top_verilator top_verilator u_top u_core instr_req_int", false,-1);
        tracep->declBit(c+205,"Azadi_top_verilator top_verilator u_top u_core en_wb", false,-1);
        tracep->declBus(c+4166,"Azadi_top_verilator top_verilator u_top u_core instr_type_wb", false,-1, 1,0);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator u_top u_core ready_wb", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core rf_write_wb", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core outstanding_load_wb", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core outstanding_store_wb", false,-1);
        tracep->declBit(c+3251,"Azadi_top_verilator top_verilator u_top u_core irq_pending", false,-1);
        tracep->declBit(c+2817,"Azadi_top_verilator top_verilator u_top u_core nmi_mode", false,-1);
        tracep->declBus(c+3252,"Azadi_top_verilator top_verilator u_top u_core irqs", false,-1, 17,0);
        tracep->declBit(c+2818,"Azadi_top_verilator top_verilator u_top u_core csr_mstatus_mie", false,-1);
        tracep->declBus(c+2819,"Azadi_top_verilator top_verilator u_top u_core csr_mepc", false,-1, 31,0);
        tracep->declBus(c+2820,"Azadi_top_verilator top_verilator u_top u_core csr_depc", false,-1, 31,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+1+i*2,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_addr", true,(i+0), 33,0);}}
        tracep->declBus(c+9,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(0)", false,-1, 5,0);
        tracep->declBus(c+10,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(1)", false,-1, 5,0);
        tracep->declBus(c+11,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(2)", false,-1, 5,0);
        tracep->declBus(c+12,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(3)", false,-1, 5,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+13+i*1,"Azadi_top_verilator top_verilator u_top u_core pmp_req_err", true,(i+0));}}
        tracep->declBit(c+3625,"Azadi_top_verilator top_verilator u_top u_core instr_req_out", false,-1);
        tracep->declBit(c+3280,"Azadi_top_verilator top_verilator u_top u_core data_req_out", false,-1);
        tracep->declBit(c+3626,"Azadi_top_verilator top_verilator u_top u_core csr_save_if", false,-1);
        tracep->declBit(c+3281,"Azadi_top_verilator top_verilator u_top u_core csr_save_id", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core csr_save_wb", false,-1);
        tracep->declBit(c+3282,"Azadi_top_verilator top_verilator u_top u_core csr_restore_mret_id", false,-1);
        tracep->declBit(c+3283,"Azadi_top_verilator top_verilator u_top u_core csr_restore_dret_id", false,-1);
        tracep->declBit(c+3627,"Azadi_top_verilator top_verilator u_top u_core csr_save_cause", false,-1);
        tracep->declBit(c+3628,"Azadi_top_verilator top_verilator u_top u_core csr_mtvec_init", false,-1);
        tracep->declBus(c+2821,"Azadi_top_verilator top_verilator u_top u_core csr_mtvec", false,-1, 31,0);
        tracep->declBus(c+3284,"Azadi_top_verilator top_verilator u_top u_core csr_mtval", false,-1, 31,0);
        tracep->declBit(c+2822,"Azadi_top_verilator top_verilator u_top u_core csr_mstatus_tw", false,-1);
        tracep->declBus(c+2823,"Azadi_top_verilator top_verilator u_top u_core priv_mode_id", false,-1, 1,0);
        tracep->declBus(c+3629,"Azadi_top_verilator top_verilator u_top u_core priv_mode_if", false,-1, 1,0);
        tracep->declBus(c+2824,"Azadi_top_verilator top_verilator u_top u_core priv_mode_lsu", false,-1, 1,0);
        tracep->declBit(c+2825,"Azadi_top_verilator top_verilator u_top u_core debug_mode", false,-1);
        tracep->declBus(c+3634,"Azadi_top_verilator top_verilator u_top u_core debug_cause", false,-1, 2,0);
        tracep->declBit(c+3635,"Azadi_top_verilator top_verilator u_top u_core debug_csr_save", false,-1);
        tracep->declBit(c+2826,"Azadi_top_verilator top_verilator u_top u_core debug_single_step", false,-1);
        tracep->declBit(c+2827,"Azadi_top_verilator top_verilator u_top u_core debug_ebreakm", false,-1);
        tracep->declBit(c+2828,"Azadi_top_verilator top_verilator u_top u_core debug_ebreaku", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core trigger_match", false,-1);
        tracep->declBit(c+205,"Azadi_top_verilator top_verilator u_top u_core instr_id_done", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core instr_done_wb", false,-1);
        tracep->declBit(c+206,"Azadi_top_verilator top_verilator u_top u_core perf_instr_ret_wb", false,-1);
        tracep->declBit(c+4009,"Azadi_top_verilator top_verilator u_top u_core perf_instr_ret_compressed_wb", false,-1);
        tracep->declBit(c+2003,"Azadi_top_verilator top_verilator u_top u_core perf_iside_wait", false,-1);
        tracep->declBit(c+2004,"Azadi_top_verilator top_verilator u_top u_core perf_dside_wait", false,-1);
        tracep->declBit(c+2005,"Azadi_top_verilator top_verilator u_top u_core perf_mul_wait", false,-1);
        tracep->declBit(c+2006,"Azadi_top_verilator top_verilator u_top u_core perf_div_wait", false,-1);
        tracep->declBit(c+3285,"Azadi_top_verilator top_verilator u_top u_core perf_jump", false,-1);
        tracep->declBit(c+3286,"Azadi_top_verilator top_verilator u_top u_core perf_branch", false,-1);
        tracep->declBit(c+3287,"Azadi_top_verilator top_verilator u_top u_core perf_tbranch", false,-1);
        tracep->declBit(c+3288,"Azadi_top_verilator top_verilator u_top u_core perf_load", false,-1);
        tracep->declBit(c+3289,"Azadi_top_verilator top_verilator u_top u_core perf_store", false,-1);
        tracep->declBit(c+2007,"Azadi_top_verilator top_verilator u_top u_core illegal_insn_id", false,-1);
        tracep->declBit(c+2007,"Azadi_top_verilator top_verilator u_top u_core unused_illegal_insn_id", false,-1);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core clk", false,-1);
        tracep->declBit(c+4010,"Azadi_top_verilator top_verilator u_top u_core clock_en", false,-1);
        tracep->declBit(c+2741,"Azadi_top_verilator top_verilator u_top u_core fetch_enable_q", false,-1);
        tracep->declBus(c+197,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_wb_ecc", false,-1, 31,0);
        tracep->declBus(c+3377,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_a_ecc", false,-1, 31,0);
        tracep->declBus(c+3378,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_b_ecc", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core rf_ecc_err_comb", false,-1);
        tracep->declBit(c+2805,"Azadi_top_verilator top_verilator u_top u_core unused_instr_new_id", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core unused_instr_done_wb", false,-1);
        tracep->declBit(c+3264,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_ren_a", false,-1);
        tracep->declBit(c+3265,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_ren_b", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_rd_a_wb_match", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_rd_b_wb_match", false,-1);
        tracep->declBus(c+3629,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_priv_lvl_if", false,-1, 1,0);
        tracep->declBus(c+2824,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_priv_lvl_ls", false,-1, 1,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+15+i*2,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_addr", true,(i+0), 33,0);}}
        tracep->declBus(c+23,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(0)", false,-1, 5,0);
        tracep->declBus(c+24,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(1)", false,-1, 5,0);
        tracep->declBus(c+25,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(2)", false,-1, 5,0);
        tracep->declBus(c+26,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(3)", false,-1, 5,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i clk_i", false,-1);
        tracep->declBit(c+4010,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i en_i", false,-1);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i test_en_i", false,-1);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i clk_o", false,-1);
        tracep->declBus(c+4167,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i Impl", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic NoFpgaGate", false,-1);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic clk_i", false,-1);
        tracep->declBit(c+4010,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic en_i", false,-1);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic test_en_i", false,-1);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic clk_o", false,-1);
        tracep->declBit(c+208,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic en_latch", false,-1);
        tracep->declBus(c+4150,"Azadi_top_verilator top_verilator u_top u_core if_stage_i DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+4151,"Azadi_top_verilator top_verilator u_top u_core if_stage_i DmExceptionAddr", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core if_stage_i DummyInstructions", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ICache", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ICacheECC", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core if_stage_i PCIncrCheck", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core if_stage_i BranchPredictor", false,-1);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core if_stage_i clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core if_stage_i rst_ni", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core if_stage_i boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+3279,"Azadi_top_verilator top_verilator u_top u_core if_stage_i req_i", false,-1);
        tracep->declBit(c+3625,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_req_o", false,-1);
        tracep->declBus(c+3771,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_addr_o", false,-1, 31,0);
        tracep->declBit(c+187,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_gnt_i", false,-1);
        tracep->declBit(c+188,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rvalid_i", false,-1);
        tracep->declBus(c+189,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+190,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_err_i", false,-1);
        tracep->declBit(c+27,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_pmp_err_i", false,-1);
        tracep->declBit(c+3258,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_id_o", false,-1);
        tracep->declBit(c+2805,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_new_id_o", false,-1);
        tracep->declBus(c+2975,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_id_o", false,-1, 31,0);
        tracep->declBus(c+2976,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_alu_id_o", false,-1, 31,0);
        tracep->declBus(c+2977,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_c_id_o", false,-1, 15,0);
        tracep->declBit(c+2978,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_is_compressed_id_o", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_bp_taken_o", false,-1);
        tracep->declBit(c+2979,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_fetch_err_o", false,-1);
        tracep->declBit(c+2980,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_fetch_err_plus2_o", false,-1);
        tracep->declBit(c+2981,"Azadi_top_verilator top_verilator u_top u_core if_stage_i illegal_c_insn_id_o", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_id_o", false,-1);
        tracep->declBus(c+2982,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_if_o", false,-1, 31,0);
        tracep->declBus(c+2983,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_id_o", false,-1, 31,0);
        tracep->declBit(c+4004,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_clear_i", false,-1);
        tracep->declBit(c+3622,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_set_i", false,-1);
        tracep->declBit(c+3623,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_set_spec_i", false,-1);
        tracep->declBus(c+3262,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_mux_i", false,-1, 2,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core if_stage_i nt_branch_mispredict_i", false,-1);
        tracep->declBus(c+3263,"Azadi_top_verilator top_verilator u_top u_core if_stage_i exc_pc_mux_i", false,-1, 1,0);
        tracep->declBus(c+3639,"Azadi_top_verilator top_verilator u_top u_core if_stage_i exc_cause", false,-1, 5,0);
        tracep->declBit(c+2811,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_en_i", false,-1);
        tracep->declBus(c+2812,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_mask_i", false,-1, 2,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_seed_en_i", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_seed_i", false,-1, 31,0);
        tracep->declBit(c+2813,"Azadi_top_verilator top_verilator u_top u_core if_stage_i icache_enable_i", false,-1);
        tracep->declBit(c+3260,"Azadi_top_verilator top_verilator u_top u_core if_stage_i icache_inval_i", false,-1);
        tracep->declBus(c+3375,"Azadi_top_verilator top_verilator u_top u_core if_stage_i branch_target_ex_i", false,-1, 31,0);
        tracep->declBus(c+2819,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_mepc_i", false,-1, 31,0);
        tracep->declBus(c+2820,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_depc_i", false,-1, 31,0);
        tracep->declBus(c+2821,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_mtvec_i", false,-1, 31,0);
        tracep->declBit(c+3628,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_mtvec_init_o", false,-1);
        tracep->declBit(c+202,"Azadi_top_verilator top_verilator u_top u_core if_stage_i id_in_ready_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_mismatch_alert_o", false,-1);
        tracep->declBit(c+4005,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_busy_o", false,-1);
        tracep->declBit(c+4011,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_id_d", false,-1);
        tracep->declBit(c+3258,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_id_q", false,-1);
        tracep->declBit(c+209,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_new_id_d", false,-1);
        tracep->declBit(c+2805,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_new_id_q", false,-1);
        tracep->declBit(c+4005,"Azadi_top_verilator top_verilator u_top u_core if_stage_i prefetch_busy", false,-1);
        tracep->declBit(c+3622,"Azadi_top_verilator top_verilator u_top u_core if_stage_i branch_req", false,-1);
        tracep->declBit(c+3623,"Azadi_top_verilator top_verilator u_top u_core if_stage_i branch_spec", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core if_stage_i predicted_branch", false,-1);
        tracep->declBus(c+3641,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_addr_n", false,-1, 31,0);
        tracep->declBit(c+3642,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_fetch_addr_n0", false,-1);
        tracep->declBit(c+210,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_valid", false,-1);
        tracep->declBit(c+202,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_ready", false,-1);
        tracep->declBus(c+211,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_rdata", false,-1, 31,0);
        tracep->declBus(c+2982,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_addr", false,-1, 31,0);
        tracep->declBit(c+212,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_err", false,-1);
        tracep->declBit(c+4012,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_err_plus2", false,-1);
        tracep->declBit(c+210,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_valid", false,-1);
        tracep->declBus(c+211,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_rdata", false,-1, 31,0);
        tracep->declBus(c+2982,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_addr", false,-1, 31,0);
        tracep->declBit(c+212,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_err", false,-1);
        tracep->declBus(c+4013,"Azadi_top_verilator top_verilator u_top u_core if_stage_i exc_pc", false,-1, 31,0);
        tracep->declBus(c+3639,"Azadi_top_verilator top_verilator u_top u_core if_stage_i irq_id", false,-1, 5,0);
        tracep->declBit(c+3643,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_irq_bit", false,-1);
        tracep->declBit(c+209,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_id_pipe_reg_we", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core if_stage_i stall_dummy_instr", false,-1);
        tracep->declBus(c+213,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_out", false,-1, 31,0);
        tracep->declBit(c+214,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_is_compressed_out", false,-1);
        tracep->declBit(c+215,"Azadi_top_verilator top_verilator u_top u_core if_stage_i illegal_c_instr_out", false,-1);
        tracep->declBit(c+212,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_err_out", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core if_stage_i predict_branch_taken", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core if_stage_i predict_branch_pc", false,-1, 31,0);
        tracep->declBus(c+3262,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_mux_internal", false,-1, 2,0);
        tracep->declBus(c+4168,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_boot_addr", false,-1, 7,0);
        tracep->declBus(c+2829,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_csr_mtvec", false,-1, 7,0);
        tracep->declBus(c+213,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_decompressed", false,-1, 31,0);
        tracep->declBit(c+215,"Azadi_top_verilator top_verilator u_top u_core if_stage_i illegal_c_insn", false,-1);
        tracep->declBit(c+214,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_is_compressed", false,-1);
        tracep->declBit(c+2813,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer unused_icen", false,-1);
        tracep->declBit(c+3260,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer unused_icinv", false,-1);
        tracep->declBit(c+2811,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_en", false,-1);
        tracep->declBus(c+2812,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_mask", false,-1, 2,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_seed_en", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_seed", false,-1, 31,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i rst_ni", false,-1);
        tracep->declBit(c+216,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i valid_i", false,-1);
        tracep->declBus(c+211,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i instr_i", false,-1, 31,0);
        tracep->declBus(c+213,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i instr_o", false,-1, 31,0);
        tracep->declBit(c+214,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i is_compressed_o", false,-1);
        tracep->declBit(c+215,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i illegal_instr_o", false,-1);
        tracep->declBit(c+216,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i unused_valid", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i BranchPredictor", false,-1);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rst_ni", false,-1);
        tracep->declBit(c+3279,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i req_i", false,-1);
        tracep->declBit(c+3622,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_i", false,-1);
        tracep->declBit(c+3623,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_spec_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i predicted_branch_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_mispredict_i", false,-1);
        tracep->declBus(c+3644,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i addr_i", false,-1, 31,0);
        tracep->declBit(c+202,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i ready_i", false,-1);
        tracep->declBit(c+210,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_o", false,-1);
        tracep->declBus(c+211,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_o", false,-1, 31,0);
        tracep->declBus(c+2982,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i addr_o", false,-1, 31,0);
        tracep->declBit(c+212,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i err_o", false,-1);
        tracep->declBit(c+4012,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i err_plus2_o", false,-1);
        tracep->declBit(c+3625,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_req_o", false,-1);
        tracep->declBit(c+187,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_gnt_i", false,-1);
        tracep->declBus(c+3771,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_addr_o", false,-1, 31,0);
        tracep->declBus(c+189,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+190,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_err_i", false,-1);
        tracep->declBit(c+27,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_pmp_err_i", false,-1);
        tracep->declBit(c+188,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_rvalid_i", false,-1);
        tracep->declBit(c+4005,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i busy_o", false,-1);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i NUM_REQS", false,-1, 31,0);
        tracep->declBit(c+3630,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_suppress", false,-1);
        tracep->declBit(c+3631,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_new_req", false,-1);
        tracep->declBit(c+3625,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_req", false,-1);
        tracep->declBit(c+4014,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_req_d", false,-1);
        tracep->declBit(c+3290,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_req_q", false,-1);
        tracep->declBit(c+3632,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i discard_req_d", false,-1);
        tracep->declBit(c+2830,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i discard_req_q", false,-1);
        tracep->declBit(c+217,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i gnt_or_pmp_err", false,-1);
        tracep->declBit(c+218,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rvalid_or_pmp_err", false,-1);
        tracep->declBus(c+219,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_n", false,-1, 1,0);
        tracep->declBus(c+220,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_s", false,-1, 1,0);
        tracep->declBus(c+2831,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_q", false,-1, 1,0);
        tracep->declBus(c+221,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_discard_n", false,-1, 1,0);
        tracep->declBus(c+222,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_discard_s", false,-1, 1,0);
        tracep->declBus(c+2832,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_discard_q", false,-1, 1,0);
        tracep->declBus(c+3633,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_pmp_err_n", false,-1, 1,0);
        tracep->declBus(c+4015,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_pmp_err_s", false,-1, 1,0);
        tracep->declBus(c+2833,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_pmp_err_q", false,-1, 1,0);
        tracep->declBus(c+2834,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_rev", false,-1, 1,0);
        tracep->declBus(c+3772,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i stored_addr_d", false,-1, 31,0);
        tracep->declBus(c+2987,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i stored_addr_q", false,-1, 31,0);
        tracep->declBit(c+4016,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i stored_addr_en", false,-1);
        tracep->declBus(c+4017,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fetch_addr_d", false,-1, 31,0);
        tracep->declBus(c+2988,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fetch_addr_q", false,-1, 31,0);
        tracep->declBit(c+4018,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fetch_addr_en", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_mispredict_addr", false,-1, 31,0);
        tracep->declBus(c+3772,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_addr", false,-1, 31,0);
        tracep->declBus(c+3771,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_addr_w_aligned", false,-1, 31,0);
        tracep->declBit(c+223,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_or_pmp_err", false,-1);
        tracep->declBit(c+224,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_valid", false,-1);
        tracep->declBus(c+4019,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_addr", false,-1, 31,0);
        tracep->declBit(c+2970,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_ready", false,-1);
        tracep->declBit(c+3622,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_clear", false,-1);
        tracep->declBus(c+3291,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_busy", false,-1, 1,0);
        tracep->declBit(c+210,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_raw", false,-1);
        tracep->declBus(c+4020,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i addr_next", false,-1, 31,0);
        tracep->declBit(c+3622,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_or_mispredict", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i g_no_branch_predictor unused_predicted_branch", false,-1);
        tracep->declBus(c+4020,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i g_no_branch_predictor unused_addr_next", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i NUM_REQS", false,-1, 31,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rst_ni", false,-1);
        tracep->declBit(c+3622,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i clear_i", false,-1);
        tracep->declBus(c+3291,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i busy_o", false,-1, 1,0);
        tracep->declBit(c+224,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_valid_i", false,-1);
        tracep->declBus(c+4019,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_addr_i", false,-1, 31,0);
        tracep->declBus(c+189,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_rdata_i", false,-1, 31,0);
        tracep->declBit(c+223,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_err_i", false,-1);
        tracep->declBit(c+210,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_valid_o", false,-1);
        tracep->declBit(c+202,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_ready_i", false,-1);
        tracep->declBus(c+2982,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_addr_o", false,-1, 31,0);
        tracep->declBus(c+4020,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_addr_next_o", false,-1, 31,0);
        tracep->declBus(c+211,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_rdata_o", false,-1, 31,0);
        tracep->declBit(c+212,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_err_o", false,-1);
        tracep->declBit(c+4012,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_err_plus2_o", false,-1);
        tracep->declBus(c+4169,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i DEPTH", false,-1, 31,0);
        tracep->declArray(c+225,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_d", false,-1, 95,0);
        tracep->declArray(c+2989,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_q", false,-1, 95,0);
        tracep->declBus(c+228,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_d", false,-1, 2,0);
        tracep->declBus(c+2992,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_q", false,-1, 2,0);
        tracep->declBus(c+229,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_d", false,-1, 2,0);
        tracep->declBus(c+3292,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_q", false,-1, 2,0);
        tracep->declBus(c+3293,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i lowest_free_entry", false,-1, 2,0);
        tracep->declBus(c+230,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_pushed", false,-1, 2,0);
        tracep->declBus(c+231,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_popped", false,-1, 2,0);
        tracep->declBus(c+232,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i entry_en", false,-1, 2,0);
        tracep->declBit(c+233,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i pop_fifo", false,-1);
        tracep->declBus(c+234,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata", false,-1, 31,0);
        tracep->declBus(c+4021,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_unaligned", false,-1, 31,0);
        tracep->declBit(c+235,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err", false,-1);
        tracep->declBit(c+4022,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_unaligned", false,-1);
        tracep->declBit(c+4023,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_plus2", false,-1);
        tracep->declBit(c+236,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid", false,-1);
        tracep->declBit(c+2008,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_unaligned", false,-1);
        tracep->declBit(c+237,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i aligned_is_compressed", false,-1);
        tracep->declBit(c+238,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i unaligned_is_compressed", false,-1);
        tracep->declBit(c+239,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i addr_incr_two", false,-1);
        tracep->declBus(c+4024,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_next", false,-1, 31,1);
        tracep->declBus(c+4025,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_d", false,-1, 31,1);
        tracep->declBus(c+2993,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_q", false,-1, 31,1);
        tracep->declBit(c+4026,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_en", false,-1);
        tracep->declBit(c+4027,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i unused_addr_in", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core id_stage_i RV32E", false,-1);
        tracep->declBus(c+4170,"Azadi_top_verilator top_verilator u_top u_core id_stage_i RV32M", false,-1, 31,0);
        tracep->declBus(c+4171,"Azadi_top_verilator top_verilator u_top u_core id_stage_i RV32B", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core id_stage_i DataIndTiming", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core id_stage_i BranchTargetALU", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core id_stage_i SpecBranch", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core id_stage_i WritebackStage", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core id_stage_i BranchPredictor", false,-1);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core id_stage_i clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rst_ni", false,-1);
        tracep->declBit(c+3624,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ctrl_busy_o", false,-1);
        tracep->declBit(c+2007,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_insn_o", false,-1);
        tracep->declBit(c+3258,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_valid_i", false,-1);
        tracep->declBus(c+2975,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_rdata_i", false,-1, 31,0);
        tracep->declBus(c+2976,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_rdata_alu_i", false,-1, 31,0);
        tracep->declBus(c+2977,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_rdata_c_i", false,-1, 15,0);
        tracep->declBit(c+2978,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_is_compressed_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_bp_taken_i", false,-1);
        tracep->declBit(c+3279,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_req_o", false,-1);
        tracep->declBit(c+3261,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_first_cycle_id_o", false,-1);
        tracep->declBit(c+4004,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_valid_clear_o", false,-1);
        tracep->declBit(c+202,"Azadi_top_verilator top_verilator u_top u_core id_stage_i id_in_ready_o", false,-1);
        tracep->declBit(c+3260,"Azadi_top_verilator top_verilator u_top u_core id_stage_i icache_inval_o", false,-1);
        tracep->declBit(c+3376,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_decision_i", false,-1);
        tracep->declBit(c+3622,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_set_o", false,-1);
        tracep->declBit(c+3623,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_set_spec_o", false,-1);
        tracep->declBus(c+3262,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_mux_o", false,-1, 2,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i nt_branch_mispredict_o", false,-1);
        tracep->declBus(c+3263,"Azadi_top_verilator top_verilator u_top u_core id_stage_i exc_pc_mux_o", false,-1, 1,0);
        tracep->declBus(c+3639,"Azadi_top_verilator top_verilator u_top u_core id_stage_i exc_cause_o", false,-1, 5,0);
        tracep->declBit(c+2981,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_c_insn_i", false,-1);
        tracep->declBit(c+2979,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_fetch_err_i", false,-1);
        tracep->declBit(c+2980,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_fetch_err_plus2_i", false,-1);
        tracep->declBus(c+2983,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+3278,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ex_valid_i", false,-1);
        tracep->declBit(c+203,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_resp_valid_i", false,-1);
        tracep->declBus(c+3266,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operator_ex_o", false,-1, 5,0);
        tracep->declBus(c+3379,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_a_ex_o", false,-1, 31,0);
        tracep->declBus(c+3380,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_b_ex_o", false,-1, 31,0);
        tracep->declBus(c+3259,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_we_ex_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+3383+i*2,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_d_ex_i", true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+2835+i*2,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_q_ex_o", true,(i+0), 33,0);}}
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_a_operand_o", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_b_operand_o", false,-1, 31,0);
        tracep->declBit(c+3267,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_en_ex_o", false,-1);
        tracep->declBit(c+3268,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_en_ex_o", false,-1);
        tracep->declBit(c+3269,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_sel_ex_o", false,-1);
        tracep->declBit(c+3270,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_sel_ex_o", false,-1);
        tracep->declBus(c+3271,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operator_ex_o", false,-1, 1,0);
        tracep->declBus(c+3272,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_signed_mode_ex_o", false,-1, 1,0);
        tracep->declBus(c+3377,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operand_a_ex_o", false,-1, 31,0);
        tracep->declBus(c+3378,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operand_b_ex_o", false,-1, 31,0);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_ready_id_o", false,-1);
        tracep->declBit(c+3273,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_access_o", false,-1);
        tracep->declBus(c+3274,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_op_o", false,-1, 1,0);
        tracep->declBit(c+200,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_op_en_o", false,-1);
        tracep->declBit(c+3626,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_if_o", false,-1);
        tracep->declBit(c+3281,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_id_o", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_wb_o", false,-1);
        tracep->declBit(c+3282,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_restore_mret_id_o", false,-1);
        tracep->declBit(c+3283,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_restore_dret_id_o", false,-1);
        tracep->declBit(c+3627,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_cause_o", false,-1);
        tracep->declBus(c+3284,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_mtval_o", false,-1, 31,0);
        tracep->declBus(c+2823,"Azadi_top_verilator top_verilator u_top u_core id_stage_i priv_mode_i", false,-1, 1,0);
        tracep->declBit(c+2822,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_mstatus_tw_i", false,-1);
        tracep->declBit(c+201,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_csr_insn_i", false,-1);
        tracep->declBit(c+2810,"Azadi_top_verilator top_verilator u_top u_core id_stage_i data_ind_timing_i", false,-1);
        tracep->declBit(c+3277,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req_o", false,-1);
        tracep->declBit(c+3257,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_we_o", false,-1);
        tracep->declBus(c+3275,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_type_o", false,-1, 1,0);
        tracep->declBit(c+3276,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_sign_ext_o", false,-1);
        tracep->declBus(c+3378,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_wdata_o", false,-1, 31,0);
        tracep->declBit(c+4008,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req_done_i", false,-1);
        tracep->declBit(c+2814,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_addr_incr_req_i", false,-1);
        tracep->declBus(c+2815,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_addr_last_i", false,-1, 31,0);
        tracep->declBit(c+2818,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_mstatus_mie_i", false,-1);
        tracep->declBit(c+3251,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irq_pending_i", false,-1);
        tracep->declBus(c+3252,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irqs_i", false,-1, 17,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irq_nm_i", false,-1);
        tracep->declBit(c+2817,"Azadi_top_verilator top_verilator u_top u_core id_stage_i nmi_mode_o", false,-1);
        tracep->declBit(c+195,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_load_err_i", false,-1);
        tracep->declBit(c+196,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_store_err_i", false,-1);
        tracep->declBit(c+2825,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_mode_o", false,-1);
        tracep->declBus(c+3634,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_cause_o", false,-1, 2,0);
        tracep->declBit(c+3635,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_csr_save_o", false,-1);
        tracep->declBit(c+2456,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_req_i", false,-1);
        tracep->declBit(c+2826,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_single_step_i", false,-1);
        tracep->declBit(c+2827,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_ebreakm_i", false,-1);
        tracep->declBit(c+2828,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_ebreaku_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i trigger_match_i", false,-1);
        tracep->declBus(c+3381,"Azadi_top_verilator top_verilator u_top u_core id_stage_i result_ex_i", false,-1, 31,0);
        tracep->declBus(c+3640,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_rdata_i", false,-1, 31,0);
        tracep->declBus(c+2984,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_raddr_a_o", false,-1, 4,0);
        tracep->declBus(c+3377,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_a_i", false,-1, 31,0);
        tracep->declBus(c+2985,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_raddr_b_o", false,-1, 4,0);
        tracep->declBus(c+3378,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_b_i", false,-1, 31,0);
        tracep->declBit(c+3264,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_a_o", false,-1);
        tracep->declBit(c+3265,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_b_o", false,-1);
        tracep->declBus(c+2986,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_waddr_id_o", false,-1, 4,0);
        tracep->declBus(c+4007,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_wdata_id_o", false,-1, 31,0);
        tracep->declBit(c+2002,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_we_id_o", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rd_a_wb_match_o", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rd_b_wb_match_o", false,-1);
        tracep->declBus(c+2986,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_waddr_wb_i", false,-1, 4,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_wdata_fwd_wb_i", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_write_wb_i", false,-1);
        tracep->declBit(c+205,"Azadi_top_verilator top_verilator u_top u_core id_stage_i en_wb_o", false,-1);
        tracep->declBus(c+4166,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_type_wb_o", false,-1, 1,0);
        tracep->declBit(c+4003,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_perf_count_id_o", false,-1);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ready_wb_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i outstanding_load_wb_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i outstanding_store_wb_i", false,-1);
        tracep->declBit(c+3285,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_jump_o", false,-1);
        tracep->declBit(c+3286,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_branch_o", false,-1);
        tracep->declBit(c+3287,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_tbranch_o", false,-1);
        tracep->declBit(c+2004,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_dside_wait_o", false,-1);
        tracep->declBit(c+2005,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_mul_wait_o", false,-1);
        tracep->declBit(c+2006,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_div_wait_o", false,-1);
        tracep->declBit(c+205,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_id_done_o", false,-1);
        tracep->declBit(c+3294,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_insn_dec", false,-1);
        tracep->declBit(c+3295,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ebrk_insn", false,-1);
        tracep->declBit(c+3296,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mret_insn_dec", false,-1);
        tracep->declBit(c+3297,"Azadi_top_verilator top_verilator u_top u_core id_stage_i dret_insn_dec", false,-1);
        tracep->declBit(c+3298,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ecall_insn_dec", false,-1);
        tracep->declBit(c+3299,"Azadi_top_verilator top_verilator u_top u_core id_stage_i wfi_insn_dec", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i wb_exception", false,-1);
        tracep->declBit(c+3300,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_in_dec", false,-1);
        tracep->declBit(c+3387,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_spec", false,-1);
        tracep->declBit(c+2839,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_set_spec", false,-1);
        tracep->declBit(c+2839,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_set", false,-1);
        tracep->declBit(c+3388,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_set_d", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_not_set", false,-1);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_taken", false,-1);
        tracep->declBit(c+3301,"Azadi_top_verilator top_verilator u_top u_core id_stage_i jump_in_dec", false,-1);
        tracep->declBit(c+3302,"Azadi_top_verilator top_verilator u_top u_core id_stage_i jump_set_dec", false,-1);
        tracep->declBit(c+3303,"Azadi_top_verilator top_verilator u_top u_core id_stage_i jump_set", false,-1);
        tracep->declBit(c+3261,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_first_cycle", false,-1);
        tracep->declBit(c+3304,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_executing", false,-1);
        tracep->declBit(c+205,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_done", false,-1);
        tracep->declBit(c+3305,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_run", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_ld_hz", false,-1);
        tracep->declBit(c+2009,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_mem", false,-1);
        tracep->declBit(c+240,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_multdiv", false,-1);
        tracep->declBit(c+241,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_branch", false,-1);
        tracep->declBit(c+242,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_jump", false,-1);
        tracep->declBit(c+243,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_id", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_wb", false,-1);
        tracep->declBit(c+3636,"Azadi_top_verilator top_verilator u_top u_core id_stage_i flush_id", false,-1);
        tracep->declBit(c+244,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multicycle_done", false,-1);
        tracep->declBus(c+2994,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_i_type", false,-1, 31,0);
        tracep->declBus(c+2995,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_s_type", false,-1, 31,0);
        tracep->declBus(c+2996,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b_type", false,-1, 31,0);
        tracep->declBus(c+2997,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_u_type", false,-1, 31,0);
        tracep->declBus(c+2998,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_j_type", false,-1, 31,0);
        tracep->declBus(c+2999,"Azadi_top_verilator top_verilator u_top u_core id_stage_i zimm_rs1_type", false,-1, 31,0);
        tracep->declBus(c+4028,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_a", false,-1, 31,0);
        tracep->declBus(c+3306,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b", false,-1, 31,0);
        tracep->declBit(c+3307,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_wdata_sel", false,-1);
        tracep->declBit(c+3308,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_we_dec", false,-1);
        tracep->declBit(c+3309,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_we_raw", false,-1);
        tracep->declBit(c+3264,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_a", false,-1);
        tracep->declBit(c+3265,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_b", false,-1);
        tracep->declBus(c+3377,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_a_fwd", false,-1, 31,0);
        tracep->declBus(c+3378,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_b_fwd", false,-1, 31,0);
        tracep->declBus(c+3266,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operator", false,-1, 5,0);
        tracep->declBus(c+3310,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_a_mux_sel", false,-1, 1,0);
        tracep->declBus(c+3311,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_a_mux_sel_dec", false,-1, 1,0);
        tracep->declBit(c+2971,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_b_mux_sel", false,-1);
        tracep->declBit(c+3312,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_b_mux_sel_dec", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_multicycle_dec", false,-1);
        tracep->declBit(c+28,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_alu", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+2840+i*2,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_q", true,(i+0), 33,0);}}
        tracep->declBus(c+4172,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_a_mux_sel", false,-1, 1,0);
        tracep->declBus(c+4173,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_b_mux_sel", false,-1, 2,0);
        tracep->declBit(c+3313,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_a_mux_sel", false,-1);
        tracep->declBus(c+3314,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b_mux_sel", false,-1, 2,0);
        tracep->declBus(c+3315,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b_mux_sel_dec", false,-1, 2,0);
        tracep->declBit(c+3267,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_en_id", false,-1);
        tracep->declBit(c+3316,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_en_dec", false,-1);
        tracep->declBit(c+3268,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_en_id", false,-1);
        tracep->declBit(c+3317,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_en_dec", false,-1);
        tracep->declBit(c+3318,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_en_dec", false,-1);
        tracep->declBus(c+3271,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operator", false,-1, 1,0);
        tracep->declBus(c+3272,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_signed_mode", false,-1, 1,0);
        tracep->declBit(c+3257,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_we", false,-1);
        tracep->declBus(c+3275,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_type", false,-1, 1,0);
        tracep->declBit(c+3276,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_sign_ext", false,-1);
        tracep->declBit(c+3277,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req", false,-1);
        tracep->declBit(c+3319,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req_dec", false,-1);
        tracep->declBit(c+3261,"Azadi_top_verilator top_verilator u_top u_core id_stage_i data_req_allowed", false,-1);
        tracep->declBit(c+245,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_pipe_flush", false,-1);
        tracep->declBus(c+3379,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_a", false,-1, 31,0);
        tracep->declBus(c+3380,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_b", false,-1, 31,0);
        tracep->declBit(c+2844,"Azadi_top_verilator top_verilator u_top u_core id_stage_i id_fsm_q", false,-1);
        tracep->declBit(c+246,"Azadi_top_verilator top_verilator u_top u_core id_stage_i id_fsm_d", false,-1);
        tracep->declBus(c+4172,"Azadi_top_verilator top_verilator u_top u_core id_stage_i g_nobtalu unused_a_mux_sel", false,-1, 1,0);
        tracep->declBus(c+4173,"Azadi_top_verilator top_verilator u_top u_core id_stage_i g_nobtalu unused_b_mux_sel", false,-1, 2,0);
        tracep->declBit(c+2839,"Azadi_top_verilator top_verilator u_top u_core id_stage_i g_branch_set_flop branch_set_q", false,-1);
        tracep->declBit(c+4008,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_no_stall_mem unused_data_req_done_ex", false,-1);
        tracep->declBus(c+2986,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_no_stall_mem unused_rf_waddr_wb", false,-1, 4,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_no_stall_mem unused_rf_write_wb", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_no_stall_mem unused_outstanding_load_wb", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_no_stall_mem unused_outstanding_store_wb", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_no_stall_mem unused_wb_exception", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_no_stall_mem unused_rf_wdata_fwd_wb", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i RV32E", false,-1);
        tracep->declBus(c+4174,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i RV32M", false,-1, 31,0);
        tracep->declBus(c+4175,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i RV32B", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i BranchTargetALU", false,-1);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rst_ni", false,-1);
        tracep->declBit(c+3294,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_insn_o", false,-1);
        tracep->declBit(c+3295,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i ebrk_insn_o", false,-1);
        tracep->declBit(c+3296,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i mret_insn_o", false,-1);
        tracep->declBit(c+3297,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i dret_insn_o", false,-1);
        tracep->declBit(c+3298,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i ecall_insn_o", false,-1);
        tracep->declBit(c+3299,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i wfi_insn_o", false,-1);
        tracep->declBit(c+3302,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i jump_set_o", false,-1);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i branch_taken_i", false,-1);
        tracep->declBit(c+3260,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i icache_inval_o", false,-1);
        tracep->declBit(c+3261,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_first_cycle_i", false,-1);
        tracep->declBus(c+2975,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rdata_i", false,-1, 31,0);
        tracep->declBus(c+2976,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rdata_alu_i", false,-1, 31,0);
        tracep->declBit(c+2981,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_c_insn_i", false,-1);
        tracep->declBit(c+3313,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_a_mux_sel_o", false,-1);
        tracep->declBus(c+3315,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_b_mux_sel_o", false,-1, 2,0);
        tracep->declBus(c+4172,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i bt_a_mux_sel_o", false,-1, 1,0);
        tracep->declBus(c+4173,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i bt_b_mux_sel_o", false,-1, 2,0);
        tracep->declBus(c+2994,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_i_type_o", false,-1, 31,0);
        tracep->declBus(c+2995,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_s_type_o", false,-1, 31,0);
        tracep->declBus(c+2996,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_b_type_o", false,-1, 31,0);
        tracep->declBus(c+2997,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_u_type_o", false,-1, 31,0);
        tracep->declBus(c+2998,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_j_type_o", false,-1, 31,0);
        tracep->declBus(c+2999,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i zimm_rs1_type_o", false,-1, 31,0);
        tracep->declBit(c+3307,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_wdata_sel_o", false,-1);
        tracep->declBit(c+3308,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_we_o", false,-1);
        tracep->declBus(c+2984,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_raddr_a_o", false,-1, 4,0);
        tracep->declBus(c+2985,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_raddr_b_o", false,-1, 4,0);
        tracep->declBus(c+2986,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_waddr_o", false,-1, 4,0);
        tracep->declBit(c+3264,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_ren_a_o", false,-1);
        tracep->declBit(c+3265,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_ren_b_o", false,-1);
        tracep->declBus(c+3266,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_operator_o", false,-1, 5,0);
        tracep->declBus(c+3311,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_op_a_mux_sel_o", false,-1, 1,0);
        tracep->declBit(c+3312,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_op_b_mux_sel_o", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_multicycle_o", false,-1);
        tracep->declBit(c+3316,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i mult_en_o", false,-1);
        tracep->declBit(c+3317,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i div_en_o", false,-1);
        tracep->declBit(c+3269,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i mult_sel_o", false,-1);
        tracep->declBit(c+3270,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i div_sel_o", false,-1);
        tracep->declBus(c+3271,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i multdiv_operator_o", false,-1, 1,0);
        tracep->declBus(c+3272,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i multdiv_signed_mode_o", false,-1, 1,0);
        tracep->declBit(c+3273,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_access_o", false,-1);
        tracep->declBus(c+3274,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_op_o", false,-1, 1,0);
        tracep->declBit(c+3319,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_req_o", false,-1);
        tracep->declBit(c+3257,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_we_o", false,-1);
        tracep->declBus(c+3275,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_type_o", false,-1, 1,0);
        tracep->declBit(c+3276,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_sign_extension_o", false,-1);
        tracep->declBit(c+3301,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i jump_in_dec_o", false,-1);
        tracep->declBit(c+3300,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i branch_in_dec_o", false,-1);
        tracep->declBit(c+3294,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_insn", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_reg_rv32e", false,-1);
        tracep->declBit(c+3320,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_illegal", false,-1);
        tracep->declBit(c+3308,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_we", false,-1);
        tracep->declBus(c+2975,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr", false,-1, 31,0);
        tracep->declBus(c+2976,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_alu", false,-1, 31,0);
        tracep->declBus(c+3000,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i unused_instr_alu", false,-1, 9,0);
        tracep->declBus(c+2984,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rs1", false,-1, 4,0);
        tracep->declBus(c+2985,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rs2", false,-1, 4,0);
        tracep->declBus(c+3001,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rs3", false,-1, 4,0);
        tracep->declBus(c+2986,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rd", false,-1, 4,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i use_rs3_d", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i use_rs3_q", false,-1);
        tracep->declBus(c+3321,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_op", false,-1, 1,0);
        tracep->declBus(c+3322,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i opcode", false,-1, 6,0);
        tracep->declBus(c+3323,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i opcode_alu", false,-1, 6,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i WritebackStage", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i BranchPredictor", false,-1);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i rst_ni", false,-1);
        tracep->declBit(c+3624,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ctrl_busy_o", false,-1);
        tracep->declBit(c+2007,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_i", false,-1);
        tracep->declBit(c+3298,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ecall_insn_i", false,-1);
        tracep->declBit(c+3296,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i mret_insn_i", false,-1);
        tracep->declBit(c+3297,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i dret_insn_i", false,-1);
        tracep->declBit(c+3299,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i wfi_insn_i", false,-1);
        tracep->declBit(c+3295,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebrk_insn_i", false,-1);
        tracep->declBit(c+245,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_pipe_flush_i", false,-1);
        tracep->declBit(c+3258,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_valid_i", false,-1);
        tracep->declBus(c+2975,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_i", false,-1, 31,0);
        tracep->declBus(c+2977,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_compressed_i", false,-1, 15,0);
        tracep->declBit(c+2978,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_is_compressed_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_bp_taken_i", false,-1);
        tracep->declBit(c+2979,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err_i", false,-1);
        tracep->declBit(c+2980,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err_plus2_i", false,-1);
        tracep->declBus(c+2983,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+4004,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_valid_clear_o", false,-1);
        tracep->declBit(c+202,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i id_in_ready_o", false,-1);
        tracep->declBit(c+3305,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i controller_run_o", false,-1);
        tracep->declBit(c+3279,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_req_o", false,-1);
        tracep->declBit(c+3622,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_set_o", false,-1);
        tracep->declBit(c+3623,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_set_spec_o", false,-1);
        tracep->declBus(c+3262,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_mux_o", false,-1, 2,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nt_branch_mispredict_o", false,-1);
        tracep->declBus(c+3263,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_pc_mux_o", false,-1, 1,0);
        tracep->declBus(c+3639,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_cause_o", false,-1, 5,0);
        tracep->declBus(c+2815,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i lsu_addr_last_i", false,-1, 31,0);
        tracep->declBit(c+195,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_i", false,-1);
        tracep->declBit(c+196,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i wb_exception_o", false,-1);
        tracep->declBit(c+2839,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i branch_set_i", false,-1);
        tracep->declBit(c+2839,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i branch_set_spec_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i branch_not_set_i", false,-1);
        tracep->declBit(c+3303,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i jump_set_i", false,-1);
        tracep->declBit(c+2818,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_mstatus_mie_i", false,-1);
        tracep->declBit(c+3251,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irq_pending_i", false,-1);
        tracep->declBus(c+3252,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irqs_i", false,-1, 17,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irq_nm_i", false,-1);
        tracep->declBit(c+2817,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nmi_mode_o", false,-1);
        tracep->declBit(c+2456,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_req_i", false,-1);
        tracep->declBus(c+3634,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_cause_o", false,-1, 2,0);
        tracep->declBit(c+3635,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_csr_save_o", false,-1);
        tracep->declBit(c+2825,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_mode_o", false,-1);
        tracep->declBit(c+2826,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_single_step_i", false,-1);
        tracep->declBit(c+2827,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_ebreakm_i", false,-1);
        tracep->declBit(c+2828,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_ebreaku_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i trigger_match_i", false,-1);
        tracep->declBit(c+3626,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_if_o", false,-1);
        tracep->declBit(c+3281,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_id_o", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_wb_o", false,-1);
        tracep->declBit(c+3282,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_restore_mret_id_o", false,-1);
        tracep->declBit(c+3283,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_restore_dret_id_o", false,-1);
        tracep->declBit(c+3627,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_cause_o", false,-1);
        tracep->declBus(c+3284,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_mtval_o", false,-1, 31,0);
        tracep->declBus(c+2823,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i priv_mode_i", false,-1, 1,0);
        tracep->declBit(c+2822,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_mstatus_tw_i", false,-1);
        tracep->declBit(c+243,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i stall_id_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i stall_wb_i", false,-1);
        tracep->declBit(c+3636,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i flush_id_o", false,-1);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ready_wb_i", false,-1);
        tracep->declBit(c+3285,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i perf_jump_o", false,-1);
        tracep->declBit(c+3287,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i perf_tbranch_o", false,-1);
        tracep->declBus(c+3324,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ctrl_fsm_cs", false,-1, 3,0);
        tracep->declBus(c+247,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ctrl_fsm_ns", false,-1, 3,0);
        tracep->declBit(c+2817,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nmi_mode_q", false,-1);
        tracep->declBit(c+3325,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nmi_mode_d", false,-1);
        tracep->declBit(c+2825,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_mode_q", false,-1);
        tracep->declBit(c+3637,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_mode_d", false,-1);
        tracep->declBit(c+2845,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_q", false,-1);
        tracep->declBit(c+195,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_d", false,-1);
        tracep->declBit(c+2846,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_q", false,-1);
        tracep->declBit(c+196,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_d", false,-1);
        tracep->declBit(c+2847,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_req_q", false,-1);
        tracep->declBit(c+248,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_req_d", false,-1);
        tracep->declBit(c+2848,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_q", false,-1);
        tracep->declBit(c+249,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_d", false,-1);
        tracep->declBit(c+3326,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err_prio", false,-1);
        tracep->declBit(c+3327,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_prio", false,-1);
        tracep->declBit(c+3328,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ecall_insn_prio", false,-1);
        tracep->declBit(c+3329,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebrk_insn_prio", false,-1);
        tracep->declBit(c+3330,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_prio", false,-1);
        tracep->declBit(c+3331,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_prio", false,-1);
        tracep->declBit(c+243,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i stall", false,-1);
        tracep->declBit(c+250,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i halt_if", false,-1);
        tracep->declBit(c+251,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i retain_id", false,-1);
        tracep->declBit(c+3636,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i flush_id", false,-1);
        tracep->declBit(c+2972,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_dret", false,-1);
        tracep->declBit(c+2973,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_umode", false,-1);
        tracep->declBit(c+252,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_req_lsu", false,-1);
        tracep->declBit(c+253,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i special_req_all", false,-1);
        tracep->declBit(c+3332,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i special_req_branch", false,-1);
        tracep->declBit(c+3638,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i enter_debug_mode", false,-1);
        tracep->declBit(c+2849,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebreak_into_debug", false,-1);
        tracep->declBit(c+3253,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i handle_irq", false,-1);
        tracep->declBus(c+3254,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i mfip_id", false,-1, 3,0);
        tracep->declBit(c+3255,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i unused_irq_timer", false,-1);
        tracep->declBit(c+3333,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ecall_insn", false,-1);
        tracep->declBit(c+3334,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i mret_insn", false,-1);
        tracep->declBit(c+3335,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i dret_insn", false,-1);
        tracep->declBit(c+3336,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i wfi_insn", false,-1);
        tracep->declBit(c+3337,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebrk_insn", false,-1);
        tracep->declBit(c+254,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_pipe_flush", false,-1);
        tracep->declBit(c+3338,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err", false,-1);
        tracep->declBus(c+4176,"Azadi_top_verilator top_verilator u_top u_core ex_block_i RV32M", false,-1, 31,0);
        tracep->declBus(c+4177,"Azadi_top_verilator top_verilator u_top u_core ex_block_i RV32B", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core ex_block_i BranchTargetALU", false,-1);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core ex_block_i clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core ex_block_i rst_ni", false,-1);
        tracep->declBus(c+3266,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_operator_i", false,-1, 5,0);
        tracep->declBus(c+3379,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_operand_a_i", false,-1, 31,0);
        tracep->declBus(c+3380,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_operand_b_i", false,-1, 31,0);
        tracep->declBit(c+3261,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_instr_first_cycle_i", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core ex_block_i bt_a_operand_i", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core ex_block_i bt_b_operand_i", false,-1, 31,0);
        tracep->declBus(c+3271,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_operator_i", false,-1, 1,0);
        tracep->declBit(c+3267,"Azadi_top_verilator top_verilator u_top u_core ex_block_i mult_en_i", false,-1);
        tracep->declBit(c+3268,"Azadi_top_verilator top_verilator u_top u_core ex_block_i div_en_i", false,-1);
        tracep->declBit(c+3269,"Azadi_top_verilator top_verilator u_top u_core ex_block_i mult_sel_i", false,-1);
        tracep->declBit(c+3270,"Azadi_top_verilator top_verilator u_top u_core ex_block_i div_sel_i", false,-1);
        tracep->declBus(c+3272,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_signed_mode_i", false,-1, 1,0);
        tracep->declBus(c+3377,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_operand_a_i", false,-1, 31,0);
        tracep->declBus(c+3378,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_operand_b_i", false,-1, 31,0);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_ready_id_i", false,-1);
        tracep->declBit(c+2810,"Azadi_top_verilator top_verilator u_top u_core ex_block_i data_ind_timing_i", false,-1);
        tracep->declBus(c+3259,"Azadi_top_verilator top_verilator u_top u_core ex_block_i imd_val_we_o", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+3389+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i imd_val_d_o", true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+2850+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i imd_val_q_i", true,(i+0), 33,0);}}
        tracep->declBus(c+3375,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_adder_result_ex_o", false,-1, 31,0);
        tracep->declBus(c+3381,"Azadi_top_verilator top_verilator u_top u_core ex_block_i result_ex_o", false,-1, 31,0);
        tracep->declBus(c+3375,"Azadi_top_verilator top_verilator u_top u_core ex_block_i branch_target_o", false,-1, 31,0);
        tracep->declBit(c+3376,"Azadi_top_verilator top_verilator u_top u_core ex_block_i branch_decision_o", false,-1);
        tracep->declBit(c+3278,"Azadi_top_verilator top_verilator u_top u_core ex_block_i ex_valid_o", false,-1);
        tracep->declBus(c+3393,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_result", false,-1, 31,0);
        tracep->declBus(c+4029,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_result", false,-1, 31,0);
        tracep->declQuad(c+3394,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_alu_operand_b", false,-1, 32,0);
        tracep->declQuad(c+2854,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_alu_operand_a", false,-1, 32,0);
        tracep->declQuad(c+3396,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_adder_result_ext", false,-1, 33,0);
        tracep->declBit(c+3376,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_cmp_result", false,-1);
        tracep->declBit(c+3398,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_is_equal_result", false,-1);
        tracep->declBit(c+2974,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_valid", false,-1);
        tracep->declBit(c+3339,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_sel", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+2856+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_imd_val_q", true,(i+0), 31,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+29+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_imd_val_d", true,(i+0), 31,0);}}
        tracep->declBus(c+4178,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_imd_val_we", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+3399+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_imd_val_d", true,(i+0), 33,0);}}
        tracep->declBus(c+3340,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_imd_val_we", false,-1, 1,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core ex_block_i g_no_branch_target_alu unused_bt_a_operand", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core ex_block_i g_no_branch_target_alu unused_bt_b_operand", false,-1, 31,0);
        tracep->declBus(c+4179,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i RV32B", false,-1, 31,0);
        tracep->declBus(c+3266,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operator_i", false,-1, 5,0);
        tracep->declBus(c+3379,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_a_i", false,-1, 31,0);
        tracep->declBus(c+3380,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_b_i", false,-1, 31,0);
        tracep->declBit(c+3261,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i instr_first_cycle_i", false,-1);
        tracep->declQuad(c+2854,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multdiv_operand_a_i", false,-1, 32,0);
        tracep->declQuad(c+3394,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multdiv_operand_b_i", false,-1, 32,0);
        tracep->declBit(c+3339,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multdiv_sel_i", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+2858+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i imd_val_q_i", true,(i+0), 31,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+31+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i imd_val_d_o", true,(i+0), 31,0);}}
        tracep->declBus(c+4178,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i imd_val_we_o", false,-1, 1,0);
        tracep->declBus(c+3375,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_result_o", false,-1, 31,0);
        tracep->declQuad(c+3396,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_result_ext_o", false,-1, 33,0);
        tracep->declBus(c+3393,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i result_o", false,-1, 31,0);
        tracep->declBit(c+3376,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i comparison_result_o", false,-1);
        tracep->declBit(c+3398,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i is_equal_result_o", false,-1);
        tracep->declBus(c+3403,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_a_rev", false,-1, 31,0);
        tracep->declQuad(c+3404,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_b_neg", false,-1, 32,0);
        tracep->declBit(c+3341,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_op_b_negate", false,-1);
        tracep->declQuad(c+4030,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_in_a", false,-1, 32,0);
        tracep->declQuad(c+3356,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_in_b", false,-1, 32,0);
        tracep->declBus(c+3375,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_result", false,-1, 31,0);
        tracep->declBit(c+3398,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i is_equal", false,-1);
        tracep->declBit(c+3358,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i is_greater_equal", false,-1);
        tracep->declBit(c+3342,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i cmp_signed", false,-1);
        tracep->declBit(c+3376,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i cmp_result", false,-1);
        tracep->declBit(c+3343,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_left", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_ones", false,-1);
        tracep->declBit(c+3344,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_arith", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_funnel", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_sbmode", false,-1);
        tracep->declBus(c+3406,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_amt", false,-1, 5,0);
        tracep->declBus(c+3407,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_amt_compl", false,-1, 5,0);
        tracep->declBus(c+3408,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_operand", false,-1, 31,0);
        tracep->declQuad(c+3409,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_result_ext", false,-1, 32,0);
        tracep->declBit(c+3411,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i unused_shift_result_ext", false,-1);
        tracep->declBus(c+3412,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_result", false,-1, 31,0);
        tracep->declBus(c+3413,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_result_rev", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_op", false,-1);
        tracep->declBus(c+3414,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_len", false,-1, 4,0);
        tracep->declBus(c+3415,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_off", false,-1, 4,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_mask", false,-1, 31,0);
        tracep->declBus(c+33,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_mask_rev", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_result", false,-1, 31,0);
        tracep->declBit(c+3345,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_or", false,-1);
        tracep->declBit(c+3346,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_and", false,-1);
        tracep->declBus(c+3380,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_operand_b", false,-1, 31,0);
        tracep->declBus(c+3416,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_or_result", false,-1, 31,0);
        tracep->declBus(c+3417,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_and_result", false,-1, 31,0);
        tracep->declBus(c+3418,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_xor_result", false,-1, 31,0);
        tracep->declBus(c+3419,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_result", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_op_b_negate", false,-1);
        tracep->declBus(c+4180,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bitcnt_result", false,-1, 5,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i minmax_result", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i pack_result", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i sext_result", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i singlebit_result", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i rev_result", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shuffle_result", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i butterfly_result", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i invbutterfly_result", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i clmul_result", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multicycle_result", false,-1, 31,0);
        tracep->declBit(c+3420,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i unused_shift_amt_compl", false,-1);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i unnamedblk1 i", false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+2860+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i g_no_alu_rvb unused_imd_val_q", true,(i+0), 31,0);}}
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i g_no_alu_rvb unused_butterfly_result", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i g_no_alu_rvb unused_invbutterfly_result", false,-1, 31,0);
        tracep->declBus(c+4181,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i RV32M", false,-1, 31,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i rst_ni", false,-1);
        tracep->declBit(c+3267,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_en_i", false,-1);
        tracep->declBit(c+3268,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_en_i", false,-1);
        tracep->declBit(c+3269,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_sel_i", false,-1);
        tracep->declBit(c+3270,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_sel_i", false,-1);
        tracep->declBus(c+3271,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i operator_i", false,-1, 1,0);
        tracep->declBus(c+3272,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i signed_mode_i", false,-1, 1,0);
        tracep->declBus(c+3377,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_a_i", false,-1, 31,0);
        tracep->declBus(c+3378,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_b_i", false,-1, 31,0);
        tracep->declQuad(c+3396,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i alu_adder_ext_i", false,-1, 33,0);
        tracep->declBus(c+3375,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i alu_adder_i", false,-1, 31,0);
        tracep->declBit(c+3398,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i equal_to_zero_i", false,-1);
        tracep->declBit(c+2810,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i data_ind_timing_i", false,-1);
        tracep->declQuad(c+2854,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i alu_operand_a_o", false,-1, 32,0);
        tracep->declQuad(c+3394,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i alu_operand_b_o", false,-1, 32,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+2862+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i imd_val_q_i", true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+3421+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i imd_val_d_o", true,(i+0), 33,0);}}
        tracep->declBus(c+3340,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i imd_val_we_o", false,-1, 1,0);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i multdiv_ready_id_i", false,-1);
        tracep->declBus(c+4029,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i multdiv_result_o", false,-1, 31,0);
        tracep->declBit(c+2974,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i valid_o", false,-1);
        tracep->declQuad(c+3359,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mac_res_signed", false,-1, 34,0);
        tracep->declQuad(c+3359,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mac_res_ext", false,-1, 34,0);
        tracep->declQuad(c+3347,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i accum", false,-1, 33,0);
        tracep->declBit(c+3425,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i sign_a", false,-1);
        tracep->declBit(c+3426,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i sign_b", false,-1);
        tracep->declBit(c+3349,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_valid", false,-1);
        tracep->declBit(c+3350,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i signed_mult", false,-1);
        tracep->declQuad(c+3427,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mac_res_d", false,-1, 33,0);
        tracep->declQuad(c+3429,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_remainder_d", false,-1, 33,0);
        tracep->declQuad(c+3361,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mac_res", false,-1, 33,0);
        tracep->declBit(c+3431,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_sign_a", false,-1);
        tracep->declBit(c+3432,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_sign_b", false,-1);
        tracep->declBit(c+3433,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i is_greater_equal", false,-1);
        tracep->declBit(c+4032,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_change_sign", false,-1);
        tracep->declBit(c+3431,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i rem_change_sign", false,-1);
        tracep->declBus(c+2866,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i one_shift", false,-1, 31,0);
        tracep->declBus(c+2867,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_denominator_q", false,-1, 31,0);
        tracep->declBus(c+2868,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_numerator_q", false,-1, 31,0);
        tracep->declBus(c+2869,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_quotient_q", false,-1, 31,0);
        tracep->declBus(c+3434,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_denominator_d", false,-1, 31,0);
        tracep->declBus(c+3435,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_numerator_d", false,-1, 31,0);
        tracep->declBus(c+3436,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_quotient_d", false,-1, 31,0);
        tracep->declBus(c+3437,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i next_remainder", false,-1, 31,0);
        tracep->declQuad(c+3438,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i next_quotient", false,-1, 32,0);
        tracep->declBus(c+3375,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i res_adder_h", false,-1, 31,0);
        tracep->declBit(c+2870,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_valid", false,-1);
        tracep->declBus(c+2871,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_counter_q", false,-1, 4,0);
        tracep->declBus(c+3440,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_counter_d", false,-1, 4,0);
        tracep->declBit(c+3351,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i multdiv_en", false,-1);
        tracep->declBit(c+3352,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_hold", false,-1);
        tracep->declBit(c+2872,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_hold", false,-1);
        tracep->declBit(c+3441,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_by_zero_d", false,-1);
        tracep->declBit(c+2873,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_by_zero_q", false,-1);
        tracep->declBit(c+3353,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_en_internal", false,-1);
        tracep->declBit(c+3354,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_en_internal", false,-1);
        tracep->declBus(c+2874,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i md_state_q", false,-1, 2,0);
        tracep->declBus(c+3442,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i md_state_d", false,-1, 2,0);
        tracep->declBit(c+3269,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i unused_mult_sel_i", false,-1);
        tracep->declBus(c+2875,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i unused_imd_val", false,-1, 1,0);
        tracep->declBit(c+3363,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i unused_mac_res_ext", false,-1);
        tracep->declBus(c+3443,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i unused_alu_adder_ext", false,-1, 1,0);
        tracep->declBus(c+3444,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_op_a", false,-1, 15,0);
        tracep->declBus(c+3445,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_op_b", false,-1, 15,0);
        tracep->declBus(c+2876,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_state_q", false,-1, 1,0);
        tracep->declBus(c+3355,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_state_d", false,-1, 1,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rst_ni", false,-1);
        tracep->declBit(c+3280,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_req_o", false,-1);
        tracep->declBit(c+191,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_gnt_i", false,-1);
        tracep->declBit(c+192,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_rvalid_i", false,-1);
        tracep->declBit(c+194,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_err_i", false,-1);
        tracep->declBit(c+34,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_pmp_err_i", false,-1);
        tracep->declBus(c+3369,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_addr_o", false,-1, 31,0);
        tracep->declBit(c+3257,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_we_o", false,-1);
        tracep->declBus(c+3368,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_be_o", false,-1, 3,0);
        tracep->declBus(c+3370,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_wdata_o", false,-1, 31,0);
        tracep->declBus(c+193,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_rdata_i", false,-1, 31,0);
        tracep->declBit(c+3257,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_we_i", false,-1);
        tracep->declBus(c+3275,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_type_i", false,-1, 1,0);
        tracep->declBus(c+3378,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_wdata_i", false,-1, 31,0);
        tracep->declBit(c+3276,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_sign_ext_i", false,-1);
        tracep->declBus(c+198,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_rdata_o", false,-1, 31,0);
        tracep->declBit(c+1968,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_rdata_valid_o", false,-1);
        tracep->declBit(c+3277,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_req_i", false,-1);
        tracep->declBus(c+3375,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i adder_result_ex_i", false,-1, 31,0);
        tracep->declBit(c+2814,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_incr_req_o", false,-1);
        tracep->declBus(c+2815,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_last_o", false,-1, 31,0);
        tracep->declBit(c+4008,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_req_done_o", false,-1);
        tracep->declBit(c+203,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_resp_valid_o", false,-1);
        tracep->declBit(c+195,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i load_err_o", false,-1);
        tracep->declBit(c+196,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i store_err_o", false,-1);
        tracep->declBit(c+2816,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i busy_o", false,-1);
        tracep->declBit(c+3288,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i perf_load_o", false,-1);
        tracep->declBit(c+3289,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i perf_store_o", false,-1);
        tracep->declBus(c+3375,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_addr", false,-1, 31,0);
        tracep->declBus(c+3369,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_addr_w_aligned", false,-1, 31,0);
        tracep->declBus(c+2815,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_last_q", false,-1, 31,0);
        tracep->declBit(c+255,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_update", false,-1);
        tracep->declBit(c+256,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i ctrl_update", false,-1);
        tracep->declBit(c+257,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_update", false,-1);
        tracep->declBus(c+2877,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_q", false,-1, 31,8);
        tracep->declBus(c+2878,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_offset_q", false,-1, 1,0);
        tracep->declBus(c+2879,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_type_q", false,-1, 1,0);
        tracep->declBit(c+2880,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_sign_ext_q", false,-1);
        tracep->declBit(c+2881,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_we_q", false,-1);
        tracep->declBus(c+3446,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_offset", false,-1, 1,0);
        tracep->declBus(c+3368,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_be", false,-1, 3,0);
        tracep->declBus(c+3370,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_wdata", false,-1, 31,0);
        tracep->declBus(c+198,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_rdata_ext", false,-1, 31,0);
        tracep->declBus(c+1969,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_w_ext", false,-1, 31,0);
        tracep->declBus(c+1970,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_h_ext", false,-1, 31,0);
        tracep->declBus(c+1971,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_b_ext", false,-1, 31,0);
        tracep->declBit(c+3447,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i split_misaligned_access", false,-1);
        tracep->declBit(c+2882,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i handle_misaligned_q", false,-1);
        tracep->declBit(c+258,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i handle_misaligned_d", false,-1);
        tracep->declBit(c+2883,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i pmp_err_q", false,-1);
        tracep->declBit(c+259,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i pmp_err_d", false,-1);
        tracep->declBit(c+2884,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_err_q", false,-1);
        tracep->declBit(c+260,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_err_d", false,-1);
        tracep->declBit(c+261,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_or_pmp_err", false,-1);
        tracep->declBus(c+2885,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i ls_fsm_cs", false,-1, 2,0);
        tracep->declBus(c+262,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i ls_fsm_ns", false,-1, 2,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i WritebackStage", false,-1);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rst_ni", false,-1);
        tracep->declBit(c+205,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i en_wb_i", false,-1);
        tracep->declBus(c+4166,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_type_wb_i", false,-1, 1,0);
        tracep->declBus(c+2983,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+2978,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_is_compressed_id_i", false,-1);
        tracep->declBit(c+4003,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_perf_count_id_i", false,-1);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i ready_wb_o", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_write_wb_o", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i outstanding_load_wb_o", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i outstanding_store_wb_o", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i pc_wb_o", false,-1, 31,0);
        tracep->declBit(c+206,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i perf_instr_ret_wb_o", false,-1);
        tracep->declBit(c+4009,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i perf_instr_ret_compressed_wb_o", false,-1);
        tracep->declBus(c+2986,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_waddr_id_i", false,-1, 4,0);
        tracep->declBus(c+4007,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_id_i", false,-1, 31,0);
        tracep->declBit(c+2002,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_we_id_i", false,-1);
        tracep->declBus(c+198,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_lsu_i", false,-1, 31,0);
        tracep->declBit(c+1968,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_we_lsu_i", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_fwd_wb_o", false,-1, 31,0);
        tracep->declBus(c+2986,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_waddr_wb_o", false,-1, 4,0);
        tracep->declBus(c+197,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_wb_o", false,-1, 31,0);
        tracep->declBit(c+199,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_we_wb_o", false,-1);
        tracep->declBit(c+203,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i lsu_resp_valid_i", false,-1);
        tracep->declBit(c+204,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i lsu_resp_err_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_done_wb_o", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+2010+i*1,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_wb_mux", true,(i+0), 31,0);}}
        tracep->declBus(c+263,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_wb_mux_we", false,-1, 1,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_bypass_wb unused_clk", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_bypass_wb unused_rst", false,-1);
        tracep->declBus(c+4166,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_bypass_wb unused_instr_type_wb", false,-1, 1,0);
        tracep->declBus(c+2983,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_bypass_wb unused_pc_id", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DbgTriggerEn", false,-1);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DbgHwBreakNum", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DataIndTiming", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DummyInstructions", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i ShadowCSR", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i ICache", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MHPMCounterNum", false,-1, 31,0);
        tracep->declBus(c+4159,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MHPMCounterWidth", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPEnable", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPNumRegions", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i RV32E", false,-1);
        tracep->declBus(c+4182,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i RV32M", false,-1, 31,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i rst_ni", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i hart_id_i", false,-1, 31,0);
        tracep->declBus(c+2823,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_mode_id_o", false,-1, 1,0);
        tracep->declBus(c+3629,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_mode_if_o", false,-1, 1,0);
        tracep->declBus(c+2824,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_mode_lsu_o", false,-1, 1,0);
        tracep->declBit(c+2822,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mstatus_tw_o", false,-1);
        tracep->declBus(c+2821,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mtvec_o", false,-1, 31,0);
        tracep->declBit(c+3628,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mtvec_init_i", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+3273,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_access_i", false,-1);
        tracep->declBus(c+3382,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_addr_i", false,-1, 11,0);
        tracep->declBus(c+3379,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_wdata_i", false,-1, 31,0);
        tracep->declBus(c+3274,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_op_i", false,-1, 1,0);
        tracep->declBit(c+200,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_op_en_i", false,-1);
        tracep->declBus(c+3640,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_rdata_o", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_software_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_timer_i", false,-1);
        tracep->declBit(c+2036,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_external_i", false,-1);
        tracep->declBus(c+4155,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+2817,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i nmi_mode_i", false,-1);
        tracep->declBit(c+3251,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_pending_o", false,-1);
        tracep->declBus(c+3252,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irqs_o", false,-1, 17,0);
        tracep->declBit(c+2818,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mstatus_mie_o", false,-1);
        tracep->declBus(c+2819,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mepc_o", false,-1, 31,0);
        tracep->declBus(c+35,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(0)", false,-1, 5,0);
        tracep->declBus(c+36,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(1)", false,-1, 5,0);
        tracep->declBus(c+37,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(2)", false,-1, 5,0);
        tracep->declBus(c+38,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(3)", false,-1, 5,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+39+i*2,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_addr_o", true,(i+0), 33,0);}}
        tracep->declBit(c+2825,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_mode_i", false,-1);
        tracep->declBus(c+3634,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_cause_i", false,-1, 2,0);
        tracep->declBit(c+3635,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_csr_save_i", false,-1);
        tracep->declBus(c+2820,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_depc_o", false,-1, 31,0);
        tracep->declBit(c+2826,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_single_step_o", false,-1);
        tracep->declBit(c+2827,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_ebreakm_o", false,-1);
        tracep->declBit(c+2828,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_ebreaku_o", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i trigger_match_o", false,-1);
        tracep->declBus(c+2982,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pc_if_i", false,-1, 31,0);
        tracep->declBus(c+2983,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pc_id_i", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pc_wb_i", false,-1, 31,0);
        tracep->declBit(c+2810,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i data_ind_timing_o", false,-1);
        tracep->declBit(c+2811,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_en_o", false,-1);
        tracep->declBus(c+2812,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_mask_o", false,-1, 2,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_seed_en_o", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_seed_o", false,-1, 31,0);
        tracep->declBit(c+2813,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i icache_enable_o", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_shadow_err_o", false,-1);
        tracep->declBit(c+3626,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_if_i", false,-1);
        tracep->declBit(c+3281,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_id_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_wb_i", false,-1);
        tracep->declBit(c+3282,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_restore_mret_i", false,-1);
        tracep->declBit(c+3283,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_restore_dret_i", false,-1);
        tracep->declBit(c+3627,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_cause_i", false,-1);
        tracep->declBus(c+3639,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mcause_i", false,-1, 5,0);
        tracep->declBus(c+3284,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mtval_i", false,-1, 31,0);
        tracep->declBit(c+201,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr_insn_o", false,-1);
        tracep->declBit(c+206,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i instr_ret_i", false,-1);
        tracep->declBit(c+4009,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i instr_ret_compressed_i", false,-1);
        tracep->declBit(c+2003,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i iside_wait_i", false,-1);
        tracep->declBit(c+3285,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i jump_i", false,-1);
        tracep->declBit(c+3286,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i branch_i", false,-1);
        tracep->declBit(c+3287,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i branch_taken_i", false,-1);
        tracep->declBit(c+3288,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mem_load_i", false,-1);
        tracep->declBit(c+3289,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mem_store_i", false,-1);
        tracep->declBit(c+2004,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dside_wait_i", false,-1);
        tracep->declBit(c+2005,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mul_wait_i", false,-1);
        tracep->declBit(c+2006,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i div_wait_i", false,-1);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i RV32MEnabled", false,-1, 31,0);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPAddrWidth", false,-1, 31,0);
        tracep->declBus(c+4183,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MISA_VALUE", false,-1, 31,0);
        tracep->declBus(c+3773,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i exception_pc", false,-1, 31,0);
        tracep->declBus(c+2823,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_lvl_q", false,-1, 1,0);
        tracep->declBus(c+3629,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_lvl_d", false,-1, 1,0);
        tracep->declBus(c+2886,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_q", false,-1, 5,0);
        tracep->declBus(c+264,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_d", false,-1, 5,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_err", false,-1);
        tracep->declBit(c+265,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_en", false,-1);
        tracep->declBus(c+2887,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_q", false,-1, 17,0);
        tracep->declBus(c+3645,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_d", false,-1, 17,0);
        tracep->declBit(c+266,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_en", false,-1);
        tracep->declBus(c+2888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mscratch_q", false,-1, 31,0);
        tracep->declBit(c+267,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mscratch_en", false,-1);
        tracep->declBus(c+2819,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mepc_q", false,-1, 31,0);
        tracep->declBus(c+3774,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mepc_d", false,-1, 31,0);
        tracep->declBit(c+268,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mepc_en", false,-1);
        tracep->declBus(c+2889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcause_q", false,-1, 5,0);
        tracep->declBus(c+3775,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcause_d", false,-1, 5,0);
        tracep->declBit(c+269,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcause_en", false,-1);
        tracep->declBus(c+2890,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtval_q", false,-1, 31,0);
        tracep->declBus(c+3776,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtval_d", false,-1, 31,0);
        tracep->declBit(c+270,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtval_en", false,-1);
        tracep->declBus(c+2821,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_q", false,-1, 31,0);
        tracep->declBus(c+4033,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_d", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_err", false,-1);
        tracep->declBit(c+271,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_en", false,-1);
        tracep->declBus(c+2037,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mip", false,-1, 17,0);
        tracep->declBus(c+2891,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q", false,-1, 31,0);
        tracep->declBus(c+272,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d", false,-1, 31,0);
        tracep->declBit(c+273,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_en", false,-1);
        tracep->declBus(c+2820,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i depc_q", false,-1, 31,0);
        tracep->declBus(c+3777,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i depc_d", false,-1, 31,0);
        tracep->declBit(c+274,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i depc_en", false,-1);
        tracep->declBus(c+2892,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch0_q", false,-1, 31,0);
        tracep->declBus(c+2893,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch1_q", false,-1, 31,0);
        tracep->declBit(c+275,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch0_en", false,-1);
        tracep->declBit(c+276,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch1_en", false,-1);
        tracep->declBus(c+2894,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_q", false,-1, 2,0);
        tracep->declBus(c+2895,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_d", false,-1, 2,0);
        tracep->declBit(c+3778,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_en", false,-1);
        tracep->declBus(c+2896,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_epc_q", false,-1, 31,0);
        tracep->declBus(c+2819,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_epc_d", false,-1, 31,0);
        tracep->declBus(c+2897,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_cause_q", false,-1, 5,0);
        tracep->declBus(c+2889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_cause_d", false,-1, 5,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+47+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pmp_addr_rdata", true,(i+0), 31,0);}}
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+63+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pmp_cfg_rdata", true,(i+0), 7,0);}}
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pmp_csr_err", false,-1);
        tracep->declBus(c+2898,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit", false,-1, 31,0);
        tracep->declBus(c+4034,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit_d", false,-1, 2,0);
        tracep->declBus(c+2899,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit_q", false,-1, 2,0);
        tracep->declBit(c+277,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit_we", false,-1);
        {int i; for (i=0; i<32; i++) {
                tracep->declQuad(c+2900+i*2,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter", true,(i+0), 63,0);}}
        tracep->declBus(c+278,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter_we", false,-1, 31,0);
        tracep->declBus(c+279,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounterh_we", false,-1, 31,0);
        tracep->declBus(c+280,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter_incr", false,-1, 31,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+79+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmevent", true,(i+0), 31,0);}}
        tracep->declBus(c+3448,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter_idx", false,-1, 4,0);
        tracep->declBit(c+281,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_mhpmcounter_we_1", false,-1);
        tracep->declBit(c+282,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_mhpmcounterh_we_1", false,-1);
        tracep->declBit(c+283,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_mhpmcounter_incr_1", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i tselect_rdata", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i tmatch_control_rdata", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i tmatch_value_rdata", false,-1, 31,0);
        tracep->declBus(c+2964,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_q", false,-1, 5,0);
        tracep->declBus(c+111,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_d", false,-1, 5,0);
        tracep->declBus(c+3646,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_wdata", false,-1, 5,0);
        tracep->declBit(c+284,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_we", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_err", false,-1);
        tracep->declBus(c+3647,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_wdata_int", false,-1, 31,0);
        tracep->declBus(c+3640,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_rdata_int", false,-1, 31,0);
        tracep->declBit(c+285,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_we_int", false,-1);
        tracep->declBit(c+286,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_wreq", false,-1);
        tracep->declBit(c+3449,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr", false,-1);
        tracep->declBit(c+4035,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr_priv", false,-1);
        tracep->declBit(c+4036,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr_write", false,-1);
        tracep->declBus(c+4168,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_boot_addr", false,-1, 7,0);
        tracep->declBus(c+3450,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_csr_addr", false,-1, 2,0);
        tracep->declBus(c+3382,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_addr", false,-1, 11,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTATUS_RST_VAL", false,-1, 5,0);
        tracep->declBus(c+4185,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL", false,-1, 31,0);
        tracep->declBus(c+4186,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTACK_RESET_VAL", false,-1, 2,0);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_mhpmcounter_incr unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4187,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_mhpmevent unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_mhpmevent unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+287,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounter_we", false,-1, 28,0);
        tracep->declBus(c+288,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounterh_we", false,-1, 28,0);
        tracep->declBus(c+289,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounter_incr", false,-1, 28,0);
        tracep->declBit(c+3648,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_dit unused_dit", false,-1);
        tracep->declBit(c+3649,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_dummy unused_dummy_en", false,-1);
        tracep->declBus(c+3650,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_dummy unused_dummy_mask", false,-1, 2,0);
        tracep->declBit(c+3651,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_icache unused_icen", false,-1);
        tracep->declBus(c+4188,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr Width", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr ShadowCopy", false,-1);
        tracep->declBus(c+4189,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rst_ni", false,-1);
        tracep->declBus(c+290,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+265,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr wr_en_i", false,-1);
        tracep->declBus(c+2886,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rd_error_o", false,-1);
        tracep->declBus(c+2886,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr Width", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr ShadowCopy", false,-1);
        tracep->declBus(c+4190,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rst_ni", false,-1);
        tracep->declBus(c+3774,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+268,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr wr_en_i", false,-1);
        tracep->declBus(c+2819,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rd_error_o", false,-1);
        tracep->declBus(c+2819,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4191,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr Width", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr ShadowCopy", false,-1);
        tracep->declBus(c+4192,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr ResetValue", false,-1, 17,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rst_ni", false,-1);
        tracep->declBus(c+3652,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr wr_data_i", false,-1, 17,0);
        tracep->declBit(c+266,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr wr_en_i", false,-1);
        tracep->declBus(c+2887,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rd_data_o", false,-1, 17,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rd_error_o", false,-1);
        tracep->declBus(c+2887,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rdata_q", false,-1, 17,0);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr Width", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr ShadowCopy", false,-1);
        tracep->declBus(c+4190,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rst_ni", false,-1);
        tracep->declBus(c+3647,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+267,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr wr_en_i", false,-1);
        tracep->declBus(c+2888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rd_error_o", false,-1);
        tracep->declBus(c+2888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4188,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr Width", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr ShadowCopy", false,-1);
        tracep->declBus(c+4193,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rst_ni", false,-1);
        tracep->declBus(c+3775,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+269,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr wr_en_i", false,-1);
        tracep->declBus(c+2889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rd_error_o", false,-1);
        tracep->declBus(c+2889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr Width", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr ShadowCopy", false,-1);
        tracep->declBus(c+4190,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rst_ni", false,-1);
        tracep->declBus(c+3776,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+270,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr wr_en_i", false,-1);
        tracep->declBus(c+2890,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rd_error_o", false,-1);
        tracep->declBus(c+2890,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr Width", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr ShadowCopy", false,-1);
        tracep->declBus(c+4194,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rst_ni", false,-1);
        tracep->declBus(c+4033,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+271,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr wr_en_i", false,-1);
        tracep->declBus(c+2821,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rd_error_o", false,-1);
        tracep->declBus(c+2821,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr Width", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr ShadowCopy", false,-1);
        tracep->declBus(c+4195,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rst_ni", false,-1);
        tracep->declBus(c+291,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+273,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr wr_en_i", false,-1);
        tracep->declBus(c+2891,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rd_error_o", false,-1);
        tracep->declBus(c+2891,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr Width", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr ShadowCopy", false,-1);
        tracep->declBus(c+4190,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rst_ni", false,-1);
        tracep->declBus(c+3777,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+274,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr wr_en_i", false,-1);
        tracep->declBus(c+2820,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rd_error_o", false,-1);
        tracep->declBus(c+2820,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr Width", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr ShadowCopy", false,-1);
        tracep->declBus(c+4190,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rst_ni", false,-1);
        tracep->declBus(c+3647,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+275,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr wr_en_i", false,-1);
        tracep->declBus(c+2892,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rd_error_o", false,-1);
        tracep->declBus(c+2892,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr Width", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr ShadowCopy", false,-1);
        tracep->declBus(c+4190,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rst_ni", false,-1);
        tracep->declBus(c+3647,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+276,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr wr_en_i", false,-1);
        tracep->declBus(c+2893,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rd_error_o", false,-1);
        tracep->declBus(c+2893,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4169,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr Width", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr ShadowCopy", false,-1);
        tracep->declBus(c+4196,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr ResetValue", false,-1, 2,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rst_ni", false,-1);
        tracep->declBus(c+2965,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr wr_data_i", false,-1, 2,0);
        tracep->declBit(c+3778,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr wr_en_i", false,-1);
        tracep->declBus(c+2894,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rd_data_o", false,-1, 2,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rd_error_o", false,-1);
        tracep->declBus(c+2894,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rdata_q", false,-1, 2,0);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr Width", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr ShadowCopy", false,-1);
        tracep->declBus(c+4190,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rst_ni", false,-1);
        tracep->declBus(c+2819,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+3778,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr wr_en_i", false,-1);
        tracep->declBus(c+2896,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rd_error_o", false,-1);
        tracep->declBus(c+2896,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+4188,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr Width", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr ShadowCopy", false,-1);
        tracep->declBus(c+4193,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rst_ni", false,-1);
        tracep->declBus(c+2889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+3778,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr wr_en_i", false,-1);
        tracep->declBus(c+2897,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rd_error_o", false,-1);
        tracep->declBus(c+2897,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+4197,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i rst_ni", false,-1);
        tracep->declBit(c+1972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_inc_i", false,-1);
        tracep->declBit(c+292,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counterh_we_i", false,-1);
        tracep->declBit(c+293,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_we_i", false,-1);
        tracep->declBus(c+3647,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+2966,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+2966,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter", false,-1, 63,0);
        tracep->declQuad(c+294,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_upd", false,-1, 63,0);
        tracep->declQuad(c+296,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_load", false,-1, 63,0);
        tracep->declBit(c+298,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i we", false,-1);
        tracep->declQuad(c+299,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_d", false,-1, 63,0);
        tracep->declQuad(c+2966,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_q", false,-1, 63,0);
        tracep->declBus(c+4197,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i rst_ni", false,-1);
        tracep->declBit(c+1973,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_inc_i", false,-1);
        tracep->declBit(c+301,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counterh_we_i", false,-1);
        tracep->declBit(c+302,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_we_i", false,-1);
        tracep->declBus(c+3647,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+2968,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+2968,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter", false,-1, 63,0);
        tracep->declQuad(c+303,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_upd", false,-1, 63,0);
        tracep->declQuad(c+305,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_load", false,-1, 63,0);
        tracep->declBit(c+307,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i we", false,-1);
        tracep->declQuad(c+308,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_d", false,-1, 63,0);
        tracep->declQuad(c+2968,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_q", false,-1, 63,0);
        tracep->declBus(c+4188,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr Width", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr ShadowCopy", false,-1);
        tracep->declBus(c+4193,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+207,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rst_ni", false,-1);
        tracep->declBus(c+112,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+284,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr wr_en_i", false,-1);
        tracep->declBus(c+2964,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rd_error_o", false,-1);
        tracep->declBus(c+2964,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rdata_q", false,-1, 5,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i RV32E", false,-1);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i DataWidth", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i DummyInstructions", false,-1);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i clk_i", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rst_ni", false,-1);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i test_en_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i dummy_instr_id_i", false,-1);
        tracep->declBus(c+2984,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i raddr_a_i", false,-1, 4,0);
        tracep->declBus(c+3377,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rdata_a_o", false,-1, 31,0);
        tracep->declBus(c+2985,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i raddr_b_i", false,-1, 4,0);
        tracep->declBus(c+3378,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rdata_b_o", false,-1, 31,0);
        tracep->declBus(c+2986,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i waddr_a_i", false,-1, 4,0);
        tracep->declBus(c+197,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i wdata_a_i", false,-1, 31,0);
        tracep->declBit(c+199,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i we_a_i", false,-1);
        tracep->declBus(c+4198,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i NUM_WORDS", false,-1, 31,0);
        tracep->declArray(c+2742,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg", false,-1, 1023,0);
        tracep->declArray(c+2774,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q", false,-1, 991,0);
        tracep->declBus(c+310,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i we_a_dec", false,-1, 31,1);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i unused_test_en", false,-1);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i we_a_decoder unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i g_normal_r0 unused_dummy_instr_id", false,-1);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator u_top intr_interface MAX_REQS", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator u_top intr_interface clock", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top intr_interface reset", false,-1);
        tracep->declBit(c+3621,"Azadi_top_verilator top_verilator u_top intr_interface req_i", false,-1);
        tracep->declBit(c+187,"Azadi_top_verilator top_verilator u_top intr_interface gnt_o", false,-1);
        tracep->declBus(c+3771,"Azadi_top_verilator top_verilator u_top intr_interface addr_i", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator u_top intr_interface we_i", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator u_top intr_interface wdata_i", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator u_top intr_interface be_i", false,-1, 3,0);
        tracep->declBit(c+188,"Azadi_top_verilator top_verilator u_top intr_interface valid_o", false,-1);
        tracep->declBus(c+189,"Azadi_top_verilator top_verilator u_top intr_interface rdata_o", false,-1, 31,0);
        tracep->declBit(c+190,"Azadi_top_verilator top_verilator u_top intr_interface err_o", false,-1);
        tracep->declArray(c+3760,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a", false,-1, 85,0);
        tracep->declQuad(c+167,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d", false,-1, 51,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator u_top intr_interface WordSize", false,-1, 31,0);
        tracep->declBus(c+2385,"Azadi_top_verilator top_verilator u_top intr_interface tl_source", false,-1, 7,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator u_top intr_interface tl_be", false,-1, 3,0);
        tracep->declBus(c+189,"Azadi_top_verilator top_verilator u_top intr_interface rddata", false,-1, 31,0);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator u_top intr_interface genblk1 ReqNumW", false,-1, 31,0);
        tracep->declBus(c+311,"Azadi_top_verilator top_verilator u_top intr_interface genblk1 source_d", false,-1, 0,0);
        tracep->declBus(c+2386,"Azadi_top_verilator top_verilator u_top intr_interface genblk1 source_q", false,-1, 0,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator u_top data_interface MAX_REQS", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator u_top data_interface clock", false,-1);
        tracep->declBit(c+186,"Azadi_top_verilator top_verilator u_top data_interface reset", false,-1);
        tracep->declBit(c+3256,"Azadi_top_verilator top_verilator u_top data_interface req_i", false,-1);
        tracep->declBit(c+191,"Azadi_top_verilator top_verilator u_top data_interface gnt_o", false,-1);
        tracep->declBus(c+3369,"Azadi_top_verilator top_verilator u_top data_interface addr_i", false,-1, 31,0);
        tracep->declBit(c+3257,"Azadi_top_verilator top_verilator u_top data_interface we_i", false,-1);
        tracep->declBus(c+3370,"Azadi_top_verilator top_verilator u_top data_interface wdata_i", false,-1, 31,0);
        tracep->declBus(c+3368,"Azadi_top_verilator top_verilator u_top data_interface be_i", false,-1, 3,0);
        tracep->declBit(c+192,"Azadi_top_verilator top_verilator u_top data_interface valid_o", false,-1);
        tracep->declBus(c+193,"Azadi_top_verilator top_verilator u_top data_interface rdata_o", false,-1, 31,0);
        tracep->declBit(c+194,"Azadi_top_verilator top_verilator u_top data_interface err_o", false,-1);
        tracep->declArray(c+3365,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a", false,-1, 85,0);
        tracep->declQuad(c+171,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d", false,-1, 51,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator u_top data_interface WordSize", false,-1, 31,0);
        tracep->declBus(c+2387,"Azadi_top_verilator top_verilator u_top data_interface tl_source", false,-1, 7,0);
        tracep->declBus(c+3364,"Azadi_top_verilator top_verilator u_top data_interface tl_be", false,-1, 3,0);
        tracep->declBus(c+193,"Azadi_top_verilator top_verilator u_top data_interface rddata", false,-1, 31,0);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator u_top data_interface genblk1 ReqNumW", false,-1, 31,0);
        tracep->declBus(c+312,"Azadi_top_verilator top_verilator u_top data_interface genblk1 source_d", false,-1, 0,0);
        tracep->declBus(c+2388,"Azadi_top_verilator top_verilator u_top data_interface genblk1 source_q", false,-1, 0,0);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator debug_module NrHarts", false,-1, 31,0);
        tracep->declBus(c+4148,"Azadi_top_verilator top_verilator debug_module IdcodeValue", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module clk_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator debug_module testmode_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator debug_module ndmreset_o", false,-1);
        tracep->declBit(c+2458,"Azadi_top_verilator top_verilator debug_module dmactive_o", false,-1);
        tracep->declBus(c+2456,"Azadi_top_verilator top_verilator debug_module debug_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator debug_module unavailable_i", false,-1, 0,0);
        tracep->declArray(c+3766,"Azadi_top_verilator top_verilator debug_module tl_d_i", false,-1, 85,0);
        tracep->declQuad(c+2453,"Azadi_top_verilator top_verilator debug_module tl_d_o", false,-1, 51,0);
        tracep->declArray(c+2450,"Azadi_top_verilator top_verilator debug_module tl_h_o", false,-1, 85,0);
        tracep->declQuad(c+184,"Azadi_top_verilator top_verilator debug_module tl_h_i", false,-1, 51,0);
        tracep->declBus(c+2455,"Azadi_top_verilator top_verilator debug_module jtag_req_i", false,-1, 3,0);
        tracep->declBus(c+3103,"Azadi_top_verilator top_verilator debug_module jtag_rsp_o", false,-1, 1,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator debug_module BusWidth", false,-1, 31,0);
        tracep->declBus(c+4203,"Azadi_top_verilator top_verilator debug_module SelectableHarts", false,-1, 0,0);
        tracep->declBus(c+4204,"Azadi_top_verilator top_verilator debug_module hartinfo", false,-1, 31,0);
        tracep->declBus(c+2459,"Azadi_top_verilator top_verilator debug_module halted", false,-1, 0,0);
        tracep->declBus(c+2460,"Azadi_top_verilator top_verilator debug_module resumeack", false,-1, 0,0);
        tracep->declBus(c+2456,"Azadi_top_verilator top_verilator debug_module haltreq", false,-1, 0,0);
        tracep->declBus(c+2461,"Azadi_top_verilator top_verilator debug_module resumereq", false,-1, 0,0);
        tracep->declBit(c+3735,"Azadi_top_verilator top_verilator debug_module clear_resumeack", false,-1);
        tracep->declBit(c+2462,"Azadi_top_verilator top_verilator debug_module cmd_valid", false,-1);
        tracep->declBus(c+2463,"Azadi_top_verilator top_verilator debug_module cmd", false,-1, 31,0);
        tracep->declBit(c+3779,"Azadi_top_verilator top_verilator debug_module cmderror_valid", false,-1);
        tracep->declBus(c+3780,"Azadi_top_verilator top_verilator debug_module cmderror", false,-1, 2,0);
        tracep->declBit(c+2464,"Azadi_top_verilator top_verilator debug_module cmdbusy", false,-1);
        tracep->declArray(c+2465,"Azadi_top_verilator top_verilator debug_module progbuf", false,-1, 255,0);
        tracep->declQuad(c+2473,"Azadi_top_verilator top_verilator debug_module data_csrs_mem", false,-1, 63,0);
        tracep->declQuad(c+3781,"Azadi_top_verilator top_verilator debug_module data_mem_csrs", false,-1, 63,0);
        tracep->declBit(c+3783,"Azadi_top_verilator top_verilator debug_module data_valid", false,-1);
        tracep->declBus(c+2475,"Azadi_top_verilator top_verilator debug_module hartsel", false,-1, 19,0);
        tracep->declBus(c+2476,"Azadi_top_verilator top_verilator debug_module sbaddress_csrs_sba", false,-1, 31,0);
        tracep->declBus(c+313,"Azadi_top_verilator top_verilator debug_module sbaddress_sba_csrs", false,-1, 31,0);
        tracep->declBit(c+3736,"Azadi_top_verilator top_verilator debug_module sbaddress_write_valid", false,-1);
        tracep->declBit(c+2477,"Azadi_top_verilator top_verilator debug_module sbreadonaddr", false,-1);
        tracep->declBit(c+2478,"Azadi_top_verilator top_verilator debug_module sbautoincrement", false,-1);
        tracep->declBus(c+2479,"Azadi_top_verilator top_verilator debug_module sbaccess", false,-1, 2,0);
        tracep->declBit(c+2480,"Azadi_top_verilator top_verilator debug_module sbreadondata", false,-1);
        tracep->declBus(c+2481,"Azadi_top_verilator top_verilator debug_module sbdata_write", false,-1, 31,0);
        tracep->declBit(c+3737,"Azadi_top_verilator top_verilator debug_module sbdata_read_valid", false,-1);
        tracep->declBit(c+3738,"Azadi_top_verilator top_verilator debug_module sbdata_write_valid", false,-1);
        tracep->declBus(c+314,"Azadi_top_verilator top_verilator debug_module sbdata_read", false,-1, 31,0);
        tracep->declBit(c+315,"Azadi_top_verilator top_verilator debug_module sbdata_valid", false,-1);
        tracep->declBit(c+2482,"Azadi_top_verilator top_verilator debug_module sbbusy", false,-1);
        tracep->declBit(c+2483,"Azadi_top_verilator top_verilator debug_module sberror_valid", false,-1);
        tracep->declBus(c+2484,"Azadi_top_verilator top_verilator debug_module sberror", false,-1, 2,0);
        tracep->declQuad(c+3739,"Azadi_top_verilator top_verilator debug_module dmi_req", false,-1, 40,0);
        tracep->declQuad(c+2485,"Azadi_top_verilator top_verilator debug_module dmi_rsp", false,-1, 33,0);
        tracep->declBit(c+3566,"Azadi_top_verilator top_verilator debug_module dmi_req_valid", false,-1);
        tracep->declBit(c+2487,"Azadi_top_verilator top_verilator debug_module dmi_req_ready", false,-1);
        tracep->declBit(c+2488,"Azadi_top_verilator top_verilator debug_module dmi_rsp_valid", false,-1);
        tracep->declBit(c+3567,"Azadi_top_verilator top_verilator debug_module dmi_rsp_ready", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module dmi_rst_n", false,-1);
        tracep->declBus(c+4204,"Azadi_top_verilator top_verilator debug_module DebugHartInfo", false,-1, 31,0);
        tracep->declBit(c+2489,"Azadi_top_verilator top_verilator debug_module host_req", false,-1);
        tracep->declBus(c+2476,"Azadi_top_verilator top_verilator debug_module host_add", false,-1, 31,0);
        tracep->declBit(c+2490,"Azadi_top_verilator top_verilator debug_module host_we", false,-1);
        tracep->declBus(c+2481,"Azadi_top_verilator top_verilator debug_module host_wdata", false,-1, 31,0);
        tracep->declBus(c+2491,"Azadi_top_verilator top_verilator debug_module host_be", false,-1, 3,0);
        tracep->declBit(c+316,"Azadi_top_verilator top_verilator debug_module host_gnt", false,-1);
        tracep->declBit(c+315,"Azadi_top_verilator top_verilator debug_module host_r_valid", false,-1);
        tracep->declBus(c+314,"Azadi_top_verilator top_verilator debug_module host_r_rdata", false,-1, 31,0);
        tracep->declBit(c+317,"Azadi_top_verilator top_verilator debug_module host_r_err", false,-1);
        tracep->declBus(c+4205,"Azadi_top_verilator top_verilator debug_module AddressWidthWords", false,-1, 31,0);
        tracep->declBit(c+3784,"Azadi_top_verilator top_verilator debug_module req", false,-1);
        tracep->declBit(c+3785,"Azadi_top_verilator top_verilator debug_module we", false,-1);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator debug_module be", false,-1, 3,0);
        tracep->declBus(c+3786,"Azadi_top_verilator top_verilator debug_module wdata", false,-1, 31,0);
        tracep->declBus(c+2492,"Azadi_top_verilator top_verilator debug_module rdata", false,-1, 31,0);
        tracep->declBit(c+2493,"Azadi_top_verilator top_verilator debug_module rvalid", false,-1);
        tracep->declBus(c+3787,"Azadi_top_verilator top_verilator debug_module addr_b", false,-1, 31,0);
        tracep->declBus(c+3788,"Azadi_top_verilator top_verilator debug_module addr_w", false,-1, 29,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator debug_module i_dm_csrs NrHarts", false,-1, 31,0);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator debug_module i_dm_csrs BusWidth", false,-1, 31,0);
        tracep->declBus(c+4203,"Azadi_top_verilator top_verilator debug_module i_dm_csrs SelectableHarts", false,-1, 0,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module i_dm_csrs clk_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module i_dm_csrs rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator debug_module i_dm_csrs testmode_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_rst_ni", false,-1);
        tracep->declBit(c+3566,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_valid_i", false,-1);
        tracep->declBit(c+2487,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_ready_o", false,-1);
        tracep->declQuad(c+3739,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_i", false,-1, 40,0);
        tracep->declBit(c+2488,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_resp_valid_o", false,-1);
        tracep->declBit(c+3567,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_resp_ready_i", false,-1);
        tracep->declQuad(c+2485,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_resp_o", false,-1, 33,0);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator debug_module i_dm_csrs ndmreset_o", false,-1);
        tracep->declBit(c+2458,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmactive_o", false,-1);
        tracep->declBus(c+4206,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i", false,-1, 31,0);
        tracep->declBus(c+2459,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator debug_module i_dm_csrs unavailable_i", false,-1, 0,0);
        tracep->declBus(c+2460,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resumeack_i", false,-1, 0,0);
        tracep->declBus(c+2475,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_o", false,-1, 19,0);
        tracep->declBus(c+2456,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltreq_o", false,-1, 0,0);
        tracep->declBus(c+2461,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resumereq_o", false,-1, 0,0);
        tracep->declBit(c+3735,"Azadi_top_verilator top_verilator debug_module i_dm_csrs clear_resumeack_o", false,-1);
        tracep->declBit(c+2462,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_valid_o", false,-1);
        tracep->declBus(c+2463,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_o", false,-1, 31,0);
        tracep->declBit(c+3779,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderror_valid_i", false,-1);
        tracep->declBus(c+3780,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderror_i", false,-1, 2,0);
        tracep->declBit(c+2464,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmdbusy_i", false,-1);
        tracep->declArray(c+2465,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o", false,-1, 255,0);
        tracep->declQuad(c+2473,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_o", false,-1, 63,0);
        tracep->declQuad(c+3781,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_i", false,-1, 63,0);
        tracep->declBit(c+3783,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_valid_i", false,-1);
        tracep->declBus(c+2476,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddress_o", false,-1, 31,0);
        tracep->declBus(c+313,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddress_i", false,-1, 31,0);
        tracep->declBit(c+3736,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddress_write_valid_o", false,-1);
        tracep->declBit(c+2477,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbreadonaddr_o", false,-1);
        tracep->declBit(c+2478,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbautoincrement_o", false,-1);
        tracep->declBus(c+2479,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaccess_o", false,-1, 2,0);
        tracep->declBit(c+2480,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbreadondata_o", false,-1);
        tracep->declBus(c+2481,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_o", false,-1, 31,0);
        tracep->declBit(c+3737,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_read_valid_o", false,-1);
        tracep->declBit(c+3738,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_write_valid_o", false,-1);
        tracep->declBus(c+314,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_i", false,-1, 31,0);
        tracep->declBit(c+315,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_valid_i", false,-1);
        tracep->declBit(c+2482,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbbusy_i", false,-1);
        tracep->declBit(c+2483,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sberror_valid_i", false,-1);
        tracep->declBus(c+2484,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sberror_i", false,-1, 2,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator debug_module i_dm_csrs HartSelLen", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator debug_module i_dm_csrs NrHartsAligned", false,-1, 31,0);
        tracep->declBus(c+3741,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dtm_op", false,-1, 1,0);
        tracep->declBus(c+3742,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resp_queue_data", false,-1, 31,0);
        tracep->declBus(c+4207,"Azadi_top_verilator top_verilator debug_module i_dm_csrs DataEnd", false,-1, 7,0);
        tracep->declBus(c+4208,"Azadi_top_verilator top_verilator debug_module i_dm_csrs ProgBufEnd", false,-1, 7,0);
        tracep->declBus(c+2494,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum0", false,-1, 31,0);
        tracep->declBus(c+2495,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum1", false,-1, 31,0);
        tracep->declBus(c+2496,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum2", false,-1, 31,0);
        tracep->declBus(c+2497,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum3", false,-1, 31,0);
        tracep->declBus(c+2498,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted", false,-1, 31,0);
        tracep->declBus(c+2499,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_reshaped0", false,-1, 31,0);
        tracep->declBus(c+2500,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_reshaped1", false,-1, 31,0);
        tracep->declBus(c+2501,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_reshaped2", false,-1, 31,0);
        tracep->declBus(c+2502,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_flat1", false,-1, 31,0);
        tracep->declBus(c+2503,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_flat2", false,-1, 31,0);
        tracep->declBus(c+2504,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_flat3", false,-1, 31,0);
        tracep->declBus(c+2505,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_idx0", false,-1, 14,0);
        tracep->declBus(c+2506,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_idx1", false,-1, 9,0);
        tracep->declBus(c+2507,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_idx2", false,-1, 4,0);
        tracep->declBus(c+3743,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus", false,-1, 31,0);
        tracep->declBus(c+3744,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d", false,-1, 31,0);
        tracep->declBus(c+2508,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q", false,-1, 31,0);
        tracep->declBus(c+3745,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs", false,-1, 31,0);
        tracep->declBus(c+3991,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderr_d", false,-1, 2,0);
        tracep->declBus(c+2509,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderr_q", false,-1, 2,0);
        tracep->declBus(c+3746,"Azadi_top_verilator top_verilator debug_module i_dm_csrs command_d", false,-1, 31,0);
        tracep->declBus(c+2463,"Azadi_top_verilator top_verilator debug_module i_dm_csrs command_q", false,-1, 31,0);
        tracep->declBit(c+3747,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_valid_d", false,-1);
        tracep->declBit(c+2462,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_valid_q", false,-1);
        tracep->declBus(c+3748,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_d", false,-1, 31,0);
        tracep->declBus(c+2510,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_q", false,-1, 31,0);
        tracep->declBus(c+3749,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d", false,-1, 31,0);
        tracep->declBus(c+2511,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q", false,-1, 31,0);
        tracep->declQuad(c+318,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddr_d", false,-1, 63,0);
        tracep->declQuad(c+2512,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddr_q", false,-1, 63,0);
        tracep->declQuad(c+320,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_d", false,-1, 63,0);
        tracep->declQuad(c+2514,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_q", false,-1, 63,0);
        tracep->declBus(c+322,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_d", false,-1, 0,0);
        tracep->declBus(c+2516,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_q", false,-1, 0,0);
        tracep->declArray(c+3750,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d", false,-1, 255,0);
        tracep->declArray(c+2465,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q", false,-1, 255,0);
        tracep->declQuad(c+3992,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_d", false,-1, 63,0);
        tracep->declQuad(c+2473,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_q", false,-1, 63,0);
        tracep->declBus(c+2517,"Azadi_top_verilator top_verilator debug_module i_dm_csrs selected_hart", false,-1, 0,0);
        tracep->declBus(c+323,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_d_aligned", false,-1, 1,0);
        tracep->declBus(c+2518,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_q_aligned", false,-1, 1,0);
        tracep->declBus(c+2519,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resumeack_aligned", false,-1, 1,0);
        tracep->declBus(c+4178,"Azadi_top_verilator top_verilator debug_module i_dm_csrs unavailable_aligned", false,-1, 1,0);
        tracep->declBus(c+2520,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_aligned", false,-1, 1,0);
        tracep->declQuad(c+113,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned", false,-1, 63,0);
        tracep->declBus(c+3758,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs", false,-1, 31,0);
        tracep->declBus(c+324,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol", false,-1, 31,0);
        tracep->declBus(c+3994,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs", false,-1, 31,0);
        tracep->declBus(c+3759,"Azadi_top_verilator top_verilator debug_module i_dm_csrs autoexecdata_idx", false,-1, 4,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator debug_module i_dm_csrs unused_testmode", false,-1);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator debug_module i_dm_csrs p_reduction1 unnamedblk1 k", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator debug_module i_dm_csrs p_reduction2 unnamedblk2 k", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator debug_module i_dm_csrs p_reduction3 unnamedblk3 k", false,-1, 31,0);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo Width", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo Pass", false,-1);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo clk_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo clr_i", false,-1);
        tracep->declBit(c+3566,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo wvalid_i", false,-1);
        tracep->declBit(c+2487,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo wready_o", false,-1);
        tracep->declBus(c+3742,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo wdata_i", false,-1, 31,0);
        tracep->declBit(c+2488,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rvalid_o", false,-1);
        tracep->declBit(c+3567,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rready_i", false,-1);
        tracep->declBus(c+4037,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rdata_o", false,-1, 31,0);
        tracep->declBus(c+2521,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo depth_o", false,-1, 1,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2522,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+2523,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+3568,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+4038,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+2524,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+2525,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+2524,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+2526,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2527,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+2528,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+2529,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declQuad(c+2389,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo storage", false,-1, 63,0);
        tracep->declBus(c+4039,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo storage_rdata", false,-1, 31,0);
        tracep->declBus(c+4039,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo rdata_int", false,-1, 31,0);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator debug_module i_dm_sba BusWidth", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module i_dm_sba clk_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module i_dm_sba rst_ni", false,-1);
        tracep->declBit(c+2458,"Azadi_top_verilator top_verilator debug_module i_dm_sba dmactive_i", false,-1);
        tracep->declBit(c+2489,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_req_o", false,-1);
        tracep->declBus(c+2476,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_add_o", false,-1, 31,0);
        tracep->declBit(c+2490,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_we_o", false,-1);
        tracep->declBus(c+2481,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_wdata_o", false,-1, 31,0);
        tracep->declBus(c+2491,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_be_o", false,-1, 3,0);
        tracep->declBit(c+316,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_gnt_i", false,-1);
        tracep->declBit(c+315,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_r_valid_i", false,-1);
        tracep->declBus(c+314,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_r_rdata_i", false,-1, 31,0);
        tracep->declBus(c+2476,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaddress_i", false,-1, 31,0);
        tracep->declBit(c+3736,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaddress_write_valid_i", false,-1);
        tracep->declBit(c+2477,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbreadonaddr_i", false,-1);
        tracep->declBus(c+313,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaddress_o", false,-1, 31,0);
        tracep->declBit(c+2478,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbautoincrement_i", false,-1);
        tracep->declBus(c+2479,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaccess_i", false,-1, 2,0);
        tracep->declBit(c+2480,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbreadondata_i", false,-1);
        tracep->declBus(c+2481,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_i", false,-1, 31,0);
        tracep->declBit(c+3737,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_read_valid_i", false,-1);
        tracep->declBit(c+3738,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_write_valid_i", false,-1);
        tracep->declBus(c+314,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_o", false,-1, 31,0);
        tracep->declBit(c+315,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_valid_o", false,-1);
        tracep->declBit(c+2482,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbbusy_o", false,-1);
        tracep->declBit(c+2483,"Azadi_top_verilator top_verilator debug_module i_dm_sba sberror_valid_o", false,-1);
        tracep->declBus(c+2484,"Azadi_top_verilator top_verilator debug_module i_dm_sba sberror_o", false,-1, 2,0);
        tracep->declBus(c+325,"Azadi_top_verilator top_verilator debug_module i_dm_sba state_d", false,-1, 2,0);
        tracep->declBus(c+2530,"Azadi_top_verilator top_verilator debug_module i_dm_sba state_q", false,-1, 2,0);
        tracep->declBus(c+2476,"Azadi_top_verilator top_verilator debug_module i_dm_sba address", false,-1, 31,0);
        tracep->declBit(c+2489,"Azadi_top_verilator top_verilator debug_module i_dm_sba req", false,-1);
        tracep->declBit(c+316,"Azadi_top_verilator top_verilator debug_module i_dm_sba gnt", false,-1);
        tracep->declBit(c+2490,"Azadi_top_verilator top_verilator debug_module i_dm_sba we", false,-1);
        tracep->declBus(c+2491,"Azadi_top_verilator top_verilator debug_module i_dm_sba be", false,-1, 3,0);
        tracep->declBus(c+2531,"Azadi_top_verilator top_verilator debug_module i_dm_sba be_idx", false,-1, 1,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba MAX_REQS", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba clock", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba reset", false,-1);
        tracep->declBit(c+2489,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba req_i", false,-1);
        tracep->declBit(c+316,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba gnt_o", false,-1);
        tracep->declBus(c+2476,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba addr_i", false,-1, 31,0);
        tracep->declBit(c+2490,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba we_i", false,-1);
        tracep->declBus(c+2481,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba wdata_i", false,-1, 31,0);
        tracep->declBus(c+2491,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba be_i", false,-1, 3,0);
        tracep->declBit(c+315,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba valid_o", false,-1);
        tracep->declBus(c+314,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba rdata_o", false,-1, 31,0);
        tracep->declBit(c+317,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba err_o", false,-1);
        tracep->declArray(c+2450,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a", false,-1, 85,0);
        tracep->declQuad(c+184,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d", false,-1, 51,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba WordSize", false,-1, 31,0);
        tracep->declBus(c+4168,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_source", false,-1, 7,0);
        tracep->declBus(c+2532,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_be", false,-1, 3,0);
        tracep->declBus(c+314,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba rddata", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator debug_module i_dm_mem NrHarts", false,-1, 31,0);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator debug_module i_dm_mem BusWidth", false,-1, 31,0);
        tracep->declBus(c+4203,"Azadi_top_verilator top_verilator debug_module i_dm_mem SelectableHarts", false,-1, 0,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator debug_module i_dm_mem DmBaseAddress", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module i_dm_mem clk_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module i_dm_mem rst_ni", false,-1);
        tracep->declBus(c+2456,"Azadi_top_verilator top_verilator debug_module i_dm_mem debug_req_o", false,-1, 0,0);
        tracep->declBus(c+2475,"Azadi_top_verilator top_verilator debug_module i_dm_mem hartsel_i", false,-1, 19,0);
        tracep->declBus(c+2456,"Azadi_top_verilator top_verilator debug_module i_dm_mem haltreq_i", false,-1, 0,0);
        tracep->declBus(c+2461,"Azadi_top_verilator top_verilator debug_module i_dm_mem resumereq_i", false,-1, 0,0);
        tracep->declBit(c+3735,"Azadi_top_verilator top_verilator debug_module i_dm_mem clear_resumeack_i", false,-1);
        tracep->declBus(c+2459,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_o", false,-1, 0,0);
        tracep->declBus(c+2460,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_o", false,-1, 0,0);
        tracep->declArray(c+2465,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i", false,-1, 255,0);
        tracep->declQuad(c+2473,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_i", false,-1, 63,0);
        tracep->declQuad(c+3781,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_o", false,-1, 63,0);
        tracep->declBit(c+3783,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_valid_o", false,-1);
        tracep->declBit(c+2462,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmd_valid_i", false,-1);
        tracep->declBus(c+2463,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmd_i", false,-1, 31,0);
        tracep->declBit(c+3779,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmderror_valid_o", false,-1);
        tracep->declBus(c+3780,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmderror_o", false,-1, 2,0);
        tracep->declBit(c+2464,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmdbusy_o", false,-1);
        tracep->declBit(c+3784,"Azadi_top_verilator top_verilator debug_module i_dm_mem req_i", false,-1);
        tracep->declBit(c+3785,"Azadi_top_verilator top_verilator debug_module i_dm_mem we_i", false,-1);
        tracep->declBus(c+3787,"Azadi_top_verilator top_verilator debug_module i_dm_mem addr_i", false,-1, 31,0);
        tracep->declBus(c+3786,"Azadi_top_verilator top_verilator debug_module i_dm_mem wdata_i", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator debug_module i_dm_mem be_i", false,-1, 3,0);
        tracep->declBus(c+2492,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata_o", false,-1, 31,0);
        tracep->declBus(c+4210,"Azadi_top_verilator top_verilator debug_module i_dm_mem DbgAddressBits", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator debug_module i_dm_mem HartSelLen", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator debug_module i_dm_mem NrHartsAligned", false,-1, 31,0);
        tracep->declBus(c+4169,"Azadi_top_verilator top_verilator debug_module i_dm_mem MaxAar", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator debug_module i_dm_mem HasSndScratch", false,-1);
        tracep->declBus(c+4211,"Azadi_top_verilator top_verilator debug_module i_dm_mem LoadBaseAddr", false,-1, 4,0);
        tracep->declBus(c+4212,"Azadi_top_verilator top_verilator debug_module i_dm_mem DataBaseAddr", false,-1, 11,0);
        tracep->declBus(c+4213,"Azadi_top_verilator top_verilator debug_module i_dm_mem DataEndAddr", false,-1, 11,0);
        tracep->declBus(c+4214,"Azadi_top_verilator top_verilator debug_module i_dm_mem ProgBufBaseAddr", false,-1, 11,0);
        tracep->declBus(c+4215,"Azadi_top_verilator top_verilator debug_module i_dm_mem ProgBufEndAddr", false,-1, 11,0);
        tracep->declBus(c+4216,"Azadi_top_verilator top_verilator debug_module i_dm_mem AbstractCmdBaseAddr", false,-1, 11,0);
        tracep->declBus(c+4217,"Azadi_top_verilator top_verilator debug_module i_dm_mem AbstractCmdEndAddr", false,-1, 11,0);
        tracep->declBus(c+4218,"Azadi_top_verilator top_verilator debug_module i_dm_mem WhereToAddr", false,-1, 11,0);
        tracep->declBus(c+4219,"Azadi_top_verilator top_verilator debug_module i_dm_mem FlagsBaseAddr", false,-1, 11,0);
        tracep->declBus(c+4220,"Azadi_top_verilator top_verilator debug_module i_dm_mem FlagsEndAddr", false,-1, 11,0);
        tracep->declBus(c+4221,"Azadi_top_verilator top_verilator debug_module i_dm_mem HaltedAddr", false,-1, 11,0);
        tracep->declBus(c+4222,"Azadi_top_verilator top_verilator debug_module i_dm_mem GoingAddr", false,-1, 11,0);
        tracep->declBus(c+4223,"Azadi_top_verilator top_verilator debug_module i_dm_mem ResumingAddr", false,-1, 11,0);
        tracep->declBus(c+4224,"Azadi_top_verilator top_verilator debug_module i_dm_mem ExceptionAddr", false,-1, 11,0);
        tracep->declArray(c+2465,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf", false,-1, 255,0);
        tracep->declArray(c+2533,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd", false,-1, 511,0);
        tracep->declBus(c+3789,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_d", false,-1, 0,0);
        tracep->declBus(c+2459,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_q", false,-1, 0,0);
        tracep->declBus(c+3995,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_d", false,-1, 0,0);
        tracep->declBus(c+2460,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_q", false,-1, 0,0);
        tracep->declBit(c+2549,"Azadi_top_verilator top_verilator debug_module i_dm_mem resume", false,-1);
        tracep->declBit(c+2550,"Azadi_top_verilator top_verilator debug_module i_dm_mem go", false,-1);
        tracep->declBit(c+3790,"Azadi_top_verilator top_verilator debug_module i_dm_mem going", false,-1);
        tracep->declBit(c+3791,"Azadi_top_verilator top_verilator debug_module i_dm_mem exception", false,-1);
        tracep->declBit(c+2551,"Azadi_top_verilator top_verilator debug_module i_dm_mem unsupported_command", false,-1);
        tracep->declQuad(c+2391,"Azadi_top_verilator top_verilator debug_module i_dm_mem rom_rdata", false,-1, 63,0);
        tracep->declQuad(c+3792,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata_d", false,-1, 63,0);
        tracep->declQuad(c+2552,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata_q", false,-1, 63,0);
        tracep->declBit(c+2554,"Azadi_top_verilator top_verilator debug_module i_dm_mem word_enable32_q", false,-1);
        tracep->declBus(c+2555,"Azadi_top_verilator top_verilator debug_module i_dm_mem hartsel", false,-1, 0,0);
        tracep->declBus(c+3794,"Azadi_top_verilator top_verilator debug_module i_dm_mem wdata_hartsel", false,-1, 0,0);
        tracep->declBus(c+2556,"Azadi_top_verilator top_verilator debug_module i_dm_mem resumereq_aligned", false,-1, 1,0);
        tracep->declBus(c+2557,"Azadi_top_verilator top_verilator debug_module i_dm_mem haltreq_aligned", false,-1, 1,0);
        tracep->declBus(c+3795,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_d_aligned", false,-1, 1,0);
        tracep->declBus(c+2520,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_q_aligned", false,-1, 1,0);
        tracep->declBus(c+3796,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_aligned", false,-1, 1,0);
        tracep->declBus(c+2556,"Azadi_top_verilator top_verilator debug_module i_dm_mem resumereq_wdata_aligned", false,-1, 1,0);
        tracep->declBus(c+3996,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_d_aligned", false,-1, 1,0);
        tracep->declBus(c+2519,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_q_aligned", false,-1, 1,0);
        tracep->declBit(c+3797,"Azadi_top_verilator top_verilator debug_module i_dm_mem fwd_rom_d", false,-1);
        tracep->declBit(c+2558,"Azadi_top_verilator top_verilator debug_module i_dm_mem fwd_rom_q", false,-1);
        tracep->declBus(c+2559,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar", false,-1, 23,0);
        tracep->declBus(c+3798,"Azadi_top_verilator top_verilator debug_module i_dm_mem state_d", false,-1, 1,0);
        tracep->declBus(c+2560,"Azadi_top_verilator top_verilator debug_module i_dm_mem state_q", false,-1, 1,0);
        tracep->declQuad(c+2561,"Azadi_top_verilator top_verilator debug_module i_dm_mem word_mux", false,-1, 63,0);
        tracep->declQuad(c+3799,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_bits", false,-1, 63,0);
        tracep->declQuad(c+3801,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata", false,-1, 63,0);
        tracep->declQuad(c+3803,"Azadi_top_verilator top_verilator debug_module i_dm_mem rom_addr", false,-1, 63,0);
        tracep->declBus(c+3805,"Azadi_top_verilator top_verilator debug_module i_dm_mem p_rw_logic unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom clk_i", false,-1);
        tracep->declBit(c+3784,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom req_i", false,-1);
        tracep->declQuad(c+3803,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom addr_i", false,-1, 63,0);
        tracep->declQuad(c+2391,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom rdata_o", false,-1, 63,0);
        tracep->declBus(c+4225,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom RomSize", false,-1, 31,0);
        tracep->declArray(c+4226,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem", false,-1, 1215,0);
        tracep->declBus(c+2393,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom addr_q", false,-1, 4,0);
        tracep->declBus(c+4148,"Azadi_top_verilator top_verilator debug_module dap IdcodeValue", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module dap clk_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module dap rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator debug_module dap testmode_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module dap dmi_rst_no", false,-1);
        tracep->declQuad(c+3739,"Azadi_top_verilator top_verilator debug_module dap dmi_req_o", false,-1, 40,0);
        tracep->declBit(c+3566,"Azadi_top_verilator top_verilator debug_module dap dmi_req_valid_o", false,-1);
        tracep->declBit(c+2487,"Azadi_top_verilator top_verilator debug_module dap dmi_req_ready_i", false,-1);
        tracep->declQuad(c+2485,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_i", false,-1, 33,0);
        tracep->declBit(c+3567,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_ready_o", false,-1);
        tracep->declBit(c+2488,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_valid_i", false,-1);
        tracep->declBit(c+2563,"Azadi_top_verilator top_verilator debug_module dap tck_i", false,-1);
        tracep->declBit(c+2564,"Azadi_top_verilator top_verilator debug_module dap tms_i", false,-1);
        tracep->declBit(c+4040,"Azadi_top_verilator top_verilator debug_module dap trst_ni", false,-1);
        tracep->declBit(c+2565,"Azadi_top_verilator top_verilator debug_module dap td_i", false,-1);
        tracep->declBit(c+3105,"Azadi_top_verilator top_verilator debug_module dap td_o", false,-1);
        tracep->declBit(c+3106,"Azadi_top_verilator top_verilator debug_module dap tdo_oe_o", false,-1);
        tracep->declBit(c+3601,"Azadi_top_verilator top_verilator debug_module dap test_logic_reset", false,-1);
        tracep->declBit(c+3602,"Azadi_top_verilator top_verilator debug_module dap shift_dr", false,-1);
        tracep->declBit(c+3603,"Azadi_top_verilator top_verilator debug_module dap update_dr", false,-1);
        tracep->declBit(c+3604,"Azadi_top_verilator top_verilator debug_module dap capture_dr", false,-1);
        tracep->declBit(c+3580,"Azadi_top_verilator top_verilator debug_module dap dmi_access", false,-1);
        tracep->declBit(c+3581,"Azadi_top_verilator top_verilator debug_module dap dtmcs_select", false,-1);
        tracep->declBit(c+3582,"Azadi_top_verilator top_verilator debug_module dap dmi_reset", false,-1);
        tracep->declBit(c+2565,"Azadi_top_verilator top_verilator debug_module dap dmi_tdi", false,-1);
        tracep->declBit(c+3583,"Azadi_top_verilator top_verilator debug_module dap dmi_tdo", false,-1);
        tracep->declQuad(c+3584,"Azadi_top_verilator top_verilator debug_module dap dmi_req", false,-1, 40,0);
        tracep->declBit(c+3586,"Azadi_top_verilator top_verilator debug_module dap dmi_req_ready", false,-1);
        tracep->declBit(c+3077,"Azadi_top_verilator top_verilator debug_module dap dmi_req_valid", false,-1);
        tracep->declQuad(c+4041,"Azadi_top_verilator top_verilator debug_module dap dmi_resp", false,-1, 33,0);
        tracep->declBit(c+3078,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_valid", false,-1);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_ready", false,-1);
        tracep->declBus(c+3605,"Azadi_top_verilator top_verilator debug_module dap state_d", false,-1, 2,0);
        tracep->declBus(c+3079,"Azadi_top_verilator top_verilator debug_module dap state_q", false,-1, 2,0);
        tracep->declQuad(c+3606,"Azadi_top_verilator top_verilator debug_module dap dr_d", false,-1, 40,0);
        tracep->declQuad(c+3587,"Azadi_top_verilator top_verilator debug_module dap dr_q", false,-1, 40,0);
        tracep->declBus(c+3608,"Azadi_top_verilator top_verilator debug_module dap address_d", false,-1, 6,0);
        tracep->declBus(c+3080,"Azadi_top_verilator top_verilator debug_module dap address_q", false,-1, 6,0);
        tracep->declBus(c+3609,"Azadi_top_verilator top_verilator debug_module dap data_d", false,-1, 31,0);
        tracep->declBus(c+3081,"Azadi_top_verilator top_verilator debug_module dap data_q", false,-1, 31,0);
        tracep->declQuad(c+3587,"Azadi_top_verilator top_verilator debug_module dap dmi", false,-1, 40,0);
        tracep->declBit(c+3610,"Azadi_top_verilator top_verilator debug_module dap error_dmi_busy", false,-1);
        tracep->declBus(c+3611,"Azadi_top_verilator top_verilator debug_module dap error_d", false,-1, 1,0);
        tracep->declBus(c+3082,"Azadi_top_verilator top_verilator debug_module dap error_q", false,-1, 1,0);
        tracep->declBus(c+4198,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap IrLength", false,-1, 31,0);
        tracep->declBus(c+4148,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap IdcodeValue", false,-1, 31,0);
        tracep->declBit(c+2563,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tck_i", false,-1);
        tracep->declBit(c+2564,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tms_i", false,-1);
        tracep->declBit(c+4040,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap trst_ni", false,-1);
        tracep->declBit(c+2565,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap td_i", false,-1);
        tracep->declBit(c+3105,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap td_o", false,-1);
        tracep->declBit(c+3106,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tdo_oe_o", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap testmode_i", false,-1);
        tracep->declBit(c+3601,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap test_logic_reset_o", false,-1);
        tracep->declBit(c+3602,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap shift_dr_o", false,-1);
        tracep->declBit(c+3603,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap update_dr_o", false,-1);
        tracep->declBit(c+3604,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap capture_dr_o", false,-1);
        tracep->declBit(c+3580,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_access_o", false,-1);
        tracep->declBit(c+3581,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_select_o", false,-1);
        tracep->declBit(c+3582,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_reset_o", false,-1);
        tracep->declBus(c+3082,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_error_i", false,-1, 1,0);
        tracep->declBit(c+2565,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_tdi_o", false,-1);
        tracep->declBit(c+3583,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_tdo_i", false,-1);
        tracep->declBus(c+3083,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tap_state_q", false,-1, 3,0);
        tracep->declBus(c+3612,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tap_state_d", false,-1, 3,0);
        tracep->declBus(c+3613,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_shift_d", false,-1, 4,0);
        tracep->declBus(c+3589,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_shift_q", false,-1, 4,0);
        tracep->declBus(c+3614,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_d", false,-1, 4,0);
        tracep->declBus(c+3590,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_q", false,-1, 4,0);
        tracep->declBit(c+3615,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap capture_ir", false,-1);
        tracep->declBit(c+3616,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap shift_ir", false,-1);
        tracep->declBit(c+3617,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap update_ir", false,-1);
        tracep->declBus(c+3618,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap idcode_d", false,-1, 31,0);
        tracep->declBus(c+3591,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap idcode_q", false,-1, 31,0);
        tracep->declBit(c+3592,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap idcode_select", false,-1);
        tracep->declBit(c+3593,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap bypass_select", false,-1);
        tracep->declBus(c+3619,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d", false,-1, 31,0);
        tracep->declBus(c+3594,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q", false,-1, 31,0);
        tracep->declBit(c+3620,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap bypass_d", false,-1);
        tracep->declBit(c+3595,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap bypass_q", false,-1);
        tracep->declBit(c+4043,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tdo_mux", false,-1);
        tracep->declBit(c+2566,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tck_n", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv HasScanMode", false,-1);
        tracep->declBit(c+2563,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv clk_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv scanmode_i", false,-1);
        tracep->declBit(c+2566,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv clk_no", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux NoFpgaBufG", false,-1);
        tracep->declBit(c+2566,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux clk0_i", false,-1);
        tracep->declBit(c+2563,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux clk1_i", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux sel_i", false,-1);
        tracep->declBit(c+2566,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux clk_o", false,-1);
        tracep->declBit(c+2563,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc tck_i", false,-1);
        tracep->declBit(c+4040,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc trst_ni", false,-1);
        tracep->declQuad(c+3584,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_req_i", false,-1, 40,0);
        tracep->declBit(c+3586,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_ready_o", false,-1);
        tracep->declBit(c+3077,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_valid_i", false,-1);
        tracep->declQuad(c+4041,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_resp_o", false,-1, 33,0);
        tracep->declBit(c+3078,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_valid_o", false,-1);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_ready_i", false,-1);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc clk_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc rst_ni", false,-1);
        tracep->declQuad(c+3739,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_req_o", false,-1, 40,0);
        tracep->declBit(c+3566,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_valid_o", false,-1);
        tracep->declBit(c+2487,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_ready_i", false,-1);
        tracep->declQuad(c+2485,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_resp_i", false,-1, 33,0);
        tracep->declBit(c+3567,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_ready_o", false,-1);
        tracep->declBit(c+2488,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_valid_i", false,-1);
        tracep->declBus(c+4264,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req Width", false,-1, 31,0);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req Depth", false,-1, 31,0);
        tracep->declBus(c+4169,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req DepthW", false,-1, 31,0);
        tracep->declBit(c+2563,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req clk_wr_i", false,-1);
        tracep->declBit(c+4040,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rst_wr_ni", false,-1);
        tracep->declBit(c+3077,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wvalid_i", false,-1);
        tracep->declBit(c+3586,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wready_o", false,-1);
        tracep->declQuad(c+3584,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wdata_i", false,-1, 40,0);
        tracep->declBus(c+4044,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wdepth_o", false,-1, 2,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req clk_rd_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rst_rd_ni", false,-1);
        tracep->declBit(c+3566,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rvalid_o", false,-1);
        tracep->declBit(c+2487,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rready_i", false,-1);
        tracep->declQuad(c+3739,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rdata_o", false,-1, 40,0);
        tracep->declBus(c+4045,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rdepth_o", false,-1, 2,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4265,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req DepthMinus1", false,-1, 1,0);
        tracep->declBus(c+4169,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3596,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+3569,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr", false,-1, 2,0);
        tracep->declBus(c+2567,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr_sync_combi", false,-1, 2,0);
        tracep->declBus(c+3084,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr_sync", false,-1, 2,0);
        tracep->declBus(c+2568,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr_gray_sync", false,-1, 2,0);
        tracep->declBus(c+3085,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr_gray_sync", false,-1, 2,0);
        tracep->declBus(c+3086,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr_gray", false,-1, 2,0);
        tracep->declBus(c+3570,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr_gray", false,-1, 2,0);
        tracep->declBit(c+3597,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_incr_wptr", false,-1);
        tracep->declBit(c+3568,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_incr_rptr", false,-1);
        tracep->declBit(c+3571,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req empty", false,-1);
        tracep->declBit(c+3598,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req full_wclk", false,-1);
        tracep->declBit(c+4046,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req full_rclk", false,-1);
        tracep->declBit(c+3599,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_msb", false,-1);
        tracep->declBit(c+3087,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_sync_msb", false,-1);
        tracep->declBus(c+3600,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_value", false,-1, 1,0);
        tracep->declBus(c+3088,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_sync_value", false,-1, 1,0);
        tracep->declBit(c+3572,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_msb", false,-1);
        tracep->declBit(c+2569,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_sync_msb", false,-1);
        tracep->declBus(c+3573,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_value", false,-1, 1,0);
        tracep->declBus(c+2570,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_sync_value", false,-1, 1,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+3107+i*2,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req storage", true,(i+0), 40,0);}}
        tracep->declBus(c+4266,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr Width", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4267,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr ResetValue", false,-1, 2,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr clk_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr rst_ni", false,-1);
        tracep->declBus(c+3086,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr d_i", false,-1, 2,0);
        tracep->declBus(c+2568,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr q_o", false,-1, 2,0);
        tracep->declBus(c+2571,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr intq", false,-1, 2,0);
        tracep->declBus(c+4266,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4267,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 ResetValue", false,-1, 2,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 clk_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+3086,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 d_i", false,-1, 2,0);
        tracep->declBus(c+2571,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 q_o", false,-1, 2,0);
        tracep->declBus(c+4266,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4267,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 ResetValue", false,-1, 2,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 clk_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+2571,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 d_i", false,-1, 2,0);
        tracep->declBus(c+2568,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 q_o", false,-1, 2,0);
        tracep->declBus(c+4266,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr Width", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4267,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr ResetValue", false,-1, 2,0);
        tracep->declBit(c+2563,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr clk_i", false,-1);
        tracep->declBit(c+4040,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr rst_ni", false,-1);
        tracep->declBus(c+3570,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr d_i", false,-1, 2,0);
        tracep->declBus(c+3085,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr q_o", false,-1, 2,0);
        tracep->declBus(c+3089,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr intq", false,-1, 2,0);
        tracep->declBus(c+4266,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4267,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 ResetValue", false,-1, 2,0);
        tracep->declBit(c+2563,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 clk_i", false,-1);
        tracep->declBit(c+4040,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+3570,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 d_i", false,-1, 2,0);
        tracep->declBus(c+3089,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 q_o", false,-1, 2,0);
        tracep->declBus(c+4266,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4267,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 ResetValue", false,-1, 2,0);
        tracep->declBit(c+2563,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 clk_i", false,-1);
        tracep->declBit(c+4040,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+3089,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 d_i", false,-1, 2,0);
        tracep->declBus(c+3085,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 q_o", false,-1, 2,0);
        tracep->declBus(c+4268,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp Width", false,-1, 31,0);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp Depth", false,-1, 31,0);
        tracep->declBus(c+4169,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp clk_wr_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rst_wr_ni", false,-1);
        tracep->declBit(c+2488,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wvalid_i", false,-1);
        tracep->declBit(c+3567,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wready_o", false,-1);
        tracep->declQuad(c+2485,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wdata_i", false,-1, 33,0);
        tracep->declBus(c+4047,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wdepth_o", false,-1, 2,0);
        tracep->declBit(c+2563,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp clk_rd_i", false,-1);
        tracep->declBit(c+4040,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rst_rd_ni", false,-1);
        tracep->declBit(c+3078,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rvalid_o", false,-1);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rready_i", false,-1);
        tracep->declQuad(c+4041,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rdata_o", false,-1, 33,0);
        tracep->declBus(c+3090,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rdepth_o", false,-1, 2,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4265,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp DepthMinus1", false,-1, 1,0);
        tracep->declBus(c+4169,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3574,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+3091,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr", false,-1, 2,0);
        tracep->declBus(c+3092,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr_sync_combi", false,-1, 2,0);
        tracep->declBus(c+2572,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr_sync", false,-1, 2,0);
        tracep->declBus(c+3093,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr_gray_sync", false,-1, 2,0);
        tracep->declBus(c+2573,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr_gray_sync", false,-1, 2,0);
        tracep->declBus(c+3575,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr_gray", false,-1, 2,0);
        tracep->declBus(c+3094,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr_gray", false,-1, 2,0);
        tracep->declBit(c+3576,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_incr_wptr", false,-1);
        tracep->declBit(c+3078,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_incr_rptr", false,-1);
        tracep->declBit(c+3095,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp empty", false,-1);
        tracep->declBit(c+3577,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp full_wclk", false,-1);
        tracep->declBit(c+3096,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp full_rclk", false,-1);
        tracep->declBit(c+3578,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_msb", false,-1);
        tracep->declBit(c+2574,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_sync_msb", false,-1);
        tracep->declBus(c+3579,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_value", false,-1, 1,0);
        tracep->declBus(c+2575,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_sync_value", false,-1, 1,0);
        tracep->declBit(c+3097,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_msb", false,-1);
        tracep->declBit(c+3098,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_sync_msb", false,-1);
        tracep->declBus(c+3099,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_value", false,-1, 1,0);
        tracep->declBus(c+3100,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_sync_value", false,-1, 1,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+2394+i*2,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp storage", true,(i+0), 33,0);}}
        tracep->declBus(c+4266,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr Width", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4267,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr ResetValue", false,-1, 2,0);
        tracep->declBit(c+2563,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr clk_i", false,-1);
        tracep->declBit(c+4040,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr rst_ni", false,-1);
        tracep->declBus(c+3575,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr d_i", false,-1, 2,0);
        tracep->declBus(c+3093,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr q_o", false,-1, 2,0);
        tracep->declBus(c+3101,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr intq", false,-1, 2,0);
        tracep->declBus(c+4266,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4267,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 ResetValue", false,-1, 2,0);
        tracep->declBit(c+2563,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 clk_i", false,-1);
        tracep->declBit(c+4040,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+3575,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 d_i", false,-1, 2,0);
        tracep->declBus(c+3101,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 q_o", false,-1, 2,0);
        tracep->declBus(c+4266,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4267,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 ResetValue", false,-1, 2,0);
        tracep->declBit(c+2563,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 clk_i", false,-1);
        tracep->declBit(c+4040,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+3101,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 d_i", false,-1, 2,0);
        tracep->declBus(c+3093,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 q_o", false,-1, 2,0);
        tracep->declBus(c+4266,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr Width", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4267,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr ResetValue", false,-1, 2,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr clk_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr rst_ni", false,-1);
        tracep->declBus(c+3094,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr d_i", false,-1, 2,0);
        tracep->declBus(c+2573,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr q_o", false,-1, 2,0);
        tracep->declBus(c+2576,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr intq", false,-1, 2,0);
        tracep->declBus(c+4266,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4267,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 ResetValue", false,-1, 2,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 clk_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+3094,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 d_i", false,-1, 2,0);
        tracep->declBus(c+2576,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 q_o", false,-1, 2,0);
        tracep->declBus(c+4266,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+4267,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 ResetValue", false,-1, 2,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 clk_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+2576,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 d_i", false,-1, 2,0);
        tracep->declBus(c+2573,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 q_o", false,-1, 2,0);
        tracep->declBus(c+4269,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramAw", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramDw", false,-1, 31,0);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem Outstanding", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ByteAccess", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ErrOnWrite", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ErrOnRead", false,-1);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem clk_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rst_ni", false,-1);
        tracep->declArray(c+3766,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i", false,-1, 85,0);
        tracep->declQuad(c+2453,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o", false,-1, 51,0);
        tracep->declBit(c+3784,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem req_o", false,-1);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem gnt_i", false,-1);
        tracep->declBit(c+3785,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem we_o", false,-1);
        tracep->declBus(c+3788,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem addr_o", false,-1, 29,0);
        tracep->declBus(c+3786,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wdata_o", false,-1, 31,0);
        tracep->declBus(c+3806,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wmask_o", false,-1, 31,0);
        tracep->declBus(c+2492,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rdata_i", false,-1, 31,0);
        tracep->declBit(c+2493,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rvalid_i", false,-1);
        tracep->declBus(c+4178,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rerror_i", false,-1, 1,0);
        tracep->declBus(c+4270,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramByte", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem DataBitWidth", false,-1, 31,0);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem WidthMult", false,-1, 31,0);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem WoffsetWidth", false,-1, 31,0);
        tracep->declBus(c+4271,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+4272,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+4273,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem RspFifoWidth", false,-1, 31,0);
        tracep->declBit(c+4048,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wvalid", false,-1);
        tracep->declBit(c+2577,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wready", false,-1);
        tracep->declBit(c+2578,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rvalid", false,-1);
        tracep->declBit(c+3807,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rready", false,-1);
        tracep->declBus(c+3808,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wdata", false,-1, 12,0);
        tracep->declBus(c+2579,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rdata", false,-1, 12,0);
        tracep->declBit(c+3809,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_wvalid", false,-1);
        tracep->declBit(c+2580,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_wready", false,-1);
        tracep->declBit(c+2581,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_rready", false,-1);
        tracep->declBus(c+3810,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_wdata", false,-1, 4,0);
        tracep->declBus(c+2582,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_rdata", false,-1, 4,0);
        tracep->declBit(c+2581,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_wvalid", false,-1);
        tracep->declBit(c+2583,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_wready", false,-1);
        tracep->declBit(c+2584,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_rvalid", false,-1);
        tracep->declBit(c+4049,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_rready", false,-1);
        tracep->declQuad(c+2585,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_wdata", false,-1, 32,0);
        tracep->declQuad(c+2587,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_rdata", false,-1, 32,0);
        tracep->declBit(c+3811,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem error_internal", false,-1);
        tracep->declBit(c+3812,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wr_attr_error", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wr_vld_error", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rd_vld_error", false,-1);
        tracep->declBit(c+3813,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tlul_error", false,-1);
        tracep->declBit(c+4048,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem a_ack", false,-1);
        tracep->declBit(c+3807,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem d_ack", false,-1);
        tracep->declBit(c+3784,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sram_ack", false,-1);
        tracep->declBit(c+2589,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem d_valid", false,-1);
        tracep->declBit(c+2590,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem d_error", false,-1);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem woffset", false,-1, 0,0);
        tracep->declBus(c+3806,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wmask_int", false,-1, 31,0);
        tracep->declBus(c+3786,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wdata_int", false,-1, 31,0);
        tracep->declBus(c+2591,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rdata", false,-1, 31,0);
        tracep->declBus(c+2592,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rmask", false,-1, 31,0);
        tracep->declBus(c+2593,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rdata_tlword", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem unused_rerror", false,-1);
        tracep->declBus(c+3814,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4274,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem unnamedblk2 i", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err clk_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err rst_ni", false,-1);
        tracep->declArray(c+3766,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i", false,-1, 85,0);
        tracep->declBit(c+3813,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err err_o", false,-1);
        tracep->declBus(c+4275,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err IW", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err SZW", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err DW", false,-1, 31,0);
        tracep->declBus(c+4270,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err MW", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+3815,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err opcode_allowed", false,-1);
        tracep->declBit(c+3816,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err a_config_allowed", false,-1);
        tracep->declBit(c+3817,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err op_full", false,-1);
        tracep->declBit(c+3818,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err op_partial", false,-1);
        tracep->declBit(c+3819,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err op_get", false,-1);
        tracep->declBit(c+3820,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err addr_sz_chk", false,-1);
        tracep->declBit(c+3821,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err mask_chk", false,-1);
        tracep->declBit(c+3822,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err fulldata_chk", false,-1);
        tracep->declBus(c+3823,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err mask", false,-1, 3,0);
        tracep->declBus(c+4276,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo Pass", false,-1);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo clk_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo clr_i", false,-1);
        tracep->declBit(c+4048,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2577,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo wready_o", false,-1);
        tracep->declBus(c+3808,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo wdata_i", false,-1, 12,0);
        tracep->declBit(c+2578,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3807,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rready_i", false,-1);
        tracep->declBus(c+2579,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rdata_o", false,-1, 12,0);
        tracep->declBus(c+2594,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo depth_o", false,-1, 0,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2595,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+2596,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+3824,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+4050,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+2597,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+2598,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+2597,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+2599,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2600,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+2601,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+2602,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+2402,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo storage", false,-1, 12,0);
        tracep->declBus(c+2403,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo storage_rdata", false,-1, 12,0);
        tracep->declBus(c+2403,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo rdata_int", false,-1, 12,0);
        tracep->declBus(c+4198,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo Pass", false,-1);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo clk_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo clr_i", false,-1);
        tracep->declBit(c+3809,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo wvalid_i", false,-1);
        tracep->declBit(c+2580,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo wready_o", false,-1);
        tracep->declBus(c+3810,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo wdata_i", false,-1, 4,0);
        tracep->declBit(c+2603,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rvalid_o", false,-1);
        tracep->declBit(c+2581,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rready_i", false,-1);
        tracep->declBus(c+2582,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rdata_o", false,-1, 4,0);
        tracep->declBus(c+2604,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo depth_o", false,-1, 0,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2605,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+2606,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+3825,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+2607,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+2608,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+2609,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+2608,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+2610,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2611,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+2612,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+2613,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+2404,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo storage", false,-1, 4,0);
        tracep->declBus(c+2405,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo storage_rdata", false,-1, 4,0);
        tracep->declBus(c+2405,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo rdata_int", false,-1, 4,0);
        tracep->declBus(c+4277,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo Pass", false,-1);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo clk_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo clr_i", false,-1);
        tracep->declBit(c+2581,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2583,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo wready_o", false,-1);
        tracep->declQuad(c+2585,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo wdata_i", false,-1, 32,0);
        tracep->declBit(c+2584,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rvalid_o", false,-1);
        tracep->declBit(c+4049,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rready_i", false,-1);
        tracep->declQuad(c+2587,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rdata_o", false,-1, 32,0);
        tracep->declBus(c+2614,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo depth_o", false,-1, 0,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2615,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+2616,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+2617,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+4051,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+2618,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+2619,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+2620,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+2621,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2622,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+2623,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+2624,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declQuad(c+2406,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo storage", false,-1, 32,0);
        tracep->declQuad(c+2408,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo storage_rdata", false,-1, 32,0);
        tracep->declQuad(c+4052,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo rdata_int", false,-1, 32,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith clk_main_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith rst_main_ni", false,-1);
        tracep->declArray(c+3760,"Azadi_top_verilator top_verilator main_swith tl_brqif_i", false,-1, 85,0);
        tracep->declQuad(c+167,"Azadi_top_verilator top_verilator main_swith tl_brqif_o", false,-1, 51,0);
        tracep->declArray(c+3365,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i", false,-1, 85,0);
        tracep->declQuad(c+171,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o", false,-1, 51,0);
        tracep->declArray(c+2450,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i", false,-1, 85,0);
        tracep->declQuad(c+184,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o", false,-1, 51,0);
        tracep->declArray(c+3763,"Azadi_top_verilator top_verilator main_swith tl_iccm_o", false,-1, 85,0);
        tracep->declQuad(c+169,"Azadi_top_verilator top_verilator main_swith tl_iccm_i", false,-1, 51,0);
        tracep->declArray(c+3766,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o", false,-1, 85,0);
        tracep->declQuad(c+2453,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i", false,-1, 51,0);
        tracep->declArray(c+173,"Azadi_top_verilator top_verilator main_swith tl_dccm_o", false,-1, 85,0);
        tracep->declQuad(c+3002,"Azadi_top_verilator top_verilator main_swith tl_dccm_i", false,-1, 51,0);
        tracep->declArray(c+326,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o", false,-1, 85,0);
        tracep->declQuad(c+4278,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i", false,-1, 51,0);
        tracep->declArray(c+329,"Azadi_top_verilator top_verilator main_swith tl_timer0_o", false,-1, 85,0);
        tracep->declQuad(c+4280,"Azadi_top_verilator top_verilator main_swith tl_timer0_i", false,-1, 51,0);
        tracep->declArray(c+332,"Azadi_top_verilator top_verilator main_swith tl_timer1_o", false,-1, 85,0);
        tracep->declQuad(c+4282,"Azadi_top_verilator top_verilator main_swith tl_timer1_i", false,-1, 51,0);
        tracep->declArray(c+335,"Azadi_top_verilator top_verilator main_swith tl_timer2_o", false,-1, 85,0);
        tracep->declQuad(c+4284,"Azadi_top_verilator top_verilator main_swith tl_timer2_i", false,-1, 51,0);
        tracep->declArray(c+338,"Azadi_top_verilator top_verilator main_swith tl_timer3_o", false,-1, 85,0);
        tracep->declQuad(c+4286,"Azadi_top_verilator top_verilator main_swith tl_timer3_i", false,-1, 51,0);
        tracep->declArray(c+341,"Azadi_top_verilator top_verilator main_swith tl_timer4_o", false,-1, 85,0);
        tracep->declQuad(c+4288,"Azadi_top_verilator top_verilator main_swith tl_timer4_i", false,-1, 51,0);
        tracep->declArray(c+344,"Azadi_top_verilator top_verilator main_swith tl_plic_o", false,-1, 85,0);
        tracep->declQuad(c+4290,"Azadi_top_verilator top_verilator main_swith tl_plic_i", false,-1, 51,0);
        tracep->declArray(c+176,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o", false,-1, 85,0);
        tracep->declQuad(c+179,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i", false,-1, 51,0);
        tracep->declBit(c+4292,"Azadi_top_verilator top_verilator main_swith scanmode_i", false,-1);
        tracep->declBit(c+4292,"Azadi_top_verilator top_verilator main_swith unused_scanmode", false,-1);
        tracep->declArray(c+3760,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n", false,-1, 85,0);
        tracep->declQuad(c+167,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu", false,-1, 51,0);
        tracep->declBus(c+3826,"Azadi_top_verilator top_verilator main_swith device_sel_h1", false,-1, 1,0);
        tracep->declArray(c+3827,"Azadi_top_verilator top_verilator main_swith s1n_to_dv(0)", false,-1, 85,0);
        tracep->declArray(c+3830,"Azadi_top_verilator top_verilator main_swith s1n_to_dv(1)", false,-1, 85,0);
        tracep->declQuad(c+4054,"Azadi_top_verilator top_verilator main_swith dv_to_s1n(0)", false,-1, 51,0);
        tracep->declQuad(c+4056,"Azadi_top_verilator top_verilator main_swith dv_to_s1n(1)", false,-1, 51,0);
        tracep->declArray(c+3365,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n", false,-1, 85,0);
        tracep->declQuad(c+171,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu", false,-1, 51,0);
        tracep->declBus(c+3451,"Azadi_top_verilator top_verilator main_swith device_sel_h2", false,-1, 3,0);
        tracep->declArray(c+3653,"Azadi_top_verilator top_verilator main_swith h2_s1n_sm1(0)", false,-1, 85,0);
        tracep->declArray(c+3656,"Azadi_top_verilator top_verilator main_swith h2_s1n_sm1(1)", false,-1, 85,0);
        tracep->declArray(c+3659,"Azadi_top_verilator top_verilator main_swith h2_s1n_sm1(2)", false,-1, 85,0);
        tracep->declArray(c+3662,"Azadi_top_verilator top_verilator main_swith h2_s1n_sm1(3)", false,-1, 85,0);
        tracep->declArray(c+3665,"Azadi_top_verilator top_verilator main_swith h2_s1n_sm1(4)", false,-1, 85,0);
        tracep->declArray(c+3668,"Azadi_top_verilator top_verilator main_swith h2_s1n_sm1(5)", false,-1, 85,0);
        tracep->declArray(c+3671,"Azadi_top_verilator top_verilator main_swith h2_s1n_sm1(6)", false,-1, 85,0);
        tracep->declArray(c+3674,"Azadi_top_verilator top_verilator main_swith h2_s1n_sm1(7)", false,-1, 85,0);
        tracep->declArray(c+3677,"Azadi_top_verilator top_verilator main_swith h2_s1n_sm1(8)", false,-1, 85,0);
        tracep->declQuad(c+347,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h2(0)", false,-1, 51,0);
        tracep->declQuad(c+349,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h2(1)", false,-1, 51,0);
        tracep->declQuad(c+351,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h2(2)", false,-1, 51,0);
        tracep->declQuad(c+353,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h2(3)", false,-1, 51,0);
        tracep->declQuad(c+355,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h2(4)", false,-1, 51,0);
        tracep->declQuad(c+357,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h2(5)", false,-1, 51,0);
        tracep->declQuad(c+359,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h2(6)", false,-1, 51,0);
        tracep->declQuad(c+361,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h2(7)", false,-1, 51,0);
        tracep->declQuad(c+363,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h2(8)", false,-1, 51,0);
        tracep->declArray(c+2450,"Azadi_top_verilator top_verilator main_swith dm_to_s1n", false,-1, 85,0);
        tracep->declQuad(c+184,"Azadi_top_verilator top_verilator main_swith s1n_to_dm", false,-1, 51,0);
        tracep->declBus(c+2625,"Azadi_top_verilator top_verilator main_swith device_sel_h3", false,-1, 3,0);
        tracep->declArray(c+3115,"Azadi_top_verilator top_verilator main_swith h3_s1n_sm1(0)", false,-1, 85,0);
        tracep->declArray(c+3118,"Azadi_top_verilator top_verilator main_swith h3_s1n_sm1(1)", false,-1, 85,0);
        tracep->declArray(c+3121,"Azadi_top_verilator top_verilator main_swith h3_s1n_sm1(2)", false,-1, 85,0);
        tracep->declArray(c+3124,"Azadi_top_verilator top_verilator main_swith h3_s1n_sm1(3)", false,-1, 85,0);
        tracep->declArray(c+3127,"Azadi_top_verilator top_verilator main_swith h3_s1n_sm1(4)", false,-1, 85,0);
        tracep->declArray(c+3130,"Azadi_top_verilator top_verilator main_swith h3_s1n_sm1(5)", false,-1, 85,0);
        tracep->declArray(c+3133,"Azadi_top_verilator top_verilator main_swith h3_s1n_sm1(6)", false,-1, 85,0);
        tracep->declArray(c+3136,"Azadi_top_verilator top_verilator main_swith h3_s1n_sm1(7)", false,-1, 85,0);
        tracep->declArray(c+3139,"Azadi_top_verilator top_verilator main_swith h3_s1n_sm1(8)", false,-1, 85,0);
        tracep->declQuad(c+365,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h3(0)", false,-1, 51,0);
        tracep->declQuad(c+367,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h3(1)", false,-1, 51,0);
        tracep->declQuad(c+369,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h3(2)", false,-1, 51,0);
        tracep->declQuad(c+371,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h3(3)", false,-1, 51,0);
        tracep->declQuad(c+373,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h3(4)", false,-1, 51,0);
        tracep->declQuad(c+375,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h3(5)", false,-1, 51,0);
        tracep->declQuad(c+377,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h3(6)", false,-1, 51,0);
        tracep->declQuad(c+379,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h3(7)", false,-1, 51,0);
        tracep->declQuad(c+381,"Azadi_top_verilator top_verilator main_swith sm1_s1n_h3(8)", false,-1, 51,0);
        tracep->declArray(c+3197,"Azadi_top_verilator top_verilator main_swith socket_m1_0_i(0)", false,-1, 85,0);
        tracep->declArray(c+3200,"Azadi_top_verilator top_verilator main_swith socket_m1_0_i(1)", false,-1, 85,0);
        tracep->declQuad(c+383,"Azadi_top_verilator top_verilator main_swith socket_m1_0_o(0)", false,-1, 51,0);
        tracep->declQuad(c+385,"Azadi_top_verilator top_verilator main_swith socket_m1_0_o(1)", false,-1, 51,0);
        tracep->declArray(c+3203,"Azadi_top_verilator top_verilator main_swith socket_m1_1_i(0)", false,-1, 85,0);
        tracep->declArray(c+3206,"Azadi_top_verilator top_verilator main_swith socket_m1_1_i(1)", false,-1, 85,0);
        tracep->declQuad(c+387,"Azadi_top_verilator top_verilator main_swith socket_m1_1_o(0)", false,-1, 51,0);
        tracep->declQuad(c+389,"Azadi_top_verilator top_verilator main_swith socket_m1_1_o(1)", false,-1, 51,0);
        tracep->declArray(c+3209,"Azadi_top_verilator top_verilator main_swith socket_m1_2_i(0)", false,-1, 85,0);
        tracep->declArray(c+3212,"Azadi_top_verilator top_verilator main_swith socket_m1_2_i(1)", false,-1, 85,0);
        tracep->declQuad(c+391,"Azadi_top_verilator top_verilator main_swith socket_m1_2_o(0)", false,-1, 51,0);
        tracep->declQuad(c+393,"Azadi_top_verilator top_verilator main_swith socket_m1_2_o(1)", false,-1, 51,0);
        tracep->declArray(c+3215,"Azadi_top_verilator top_verilator main_swith socket_m1_3_i(0)", false,-1, 85,0);
        tracep->declArray(c+3218,"Azadi_top_verilator top_verilator main_swith socket_m1_3_i(1)", false,-1, 85,0);
        tracep->declQuad(c+395,"Azadi_top_verilator top_verilator main_swith socket_m1_3_o(0)", false,-1, 51,0);
        tracep->declQuad(c+397,"Azadi_top_verilator top_verilator main_swith socket_m1_3_o(1)", false,-1, 51,0);
        tracep->declArray(c+3221,"Azadi_top_verilator top_verilator main_swith socket_m1_4_i(0)", false,-1, 85,0);
        tracep->declArray(c+3224,"Azadi_top_verilator top_verilator main_swith socket_m1_4_i(1)", false,-1, 85,0);
        tracep->declQuad(c+399,"Azadi_top_verilator top_verilator main_swith socket_m1_4_o(0)", false,-1, 51,0);
        tracep->declQuad(c+401,"Azadi_top_verilator top_verilator main_swith socket_m1_4_o(1)", false,-1, 51,0);
        tracep->declArray(c+3227,"Azadi_top_verilator top_verilator main_swith socket_m1_5_i(0)", false,-1, 85,0);
        tracep->declArray(c+3230,"Azadi_top_verilator top_verilator main_swith socket_m1_5_i(1)", false,-1, 85,0);
        tracep->declQuad(c+403,"Azadi_top_verilator top_verilator main_swith socket_m1_5_o(0)", false,-1, 51,0);
        tracep->declQuad(c+405,"Azadi_top_verilator top_verilator main_swith socket_m1_5_o(1)", false,-1, 51,0);
        tracep->declArray(c+3233,"Azadi_top_verilator top_verilator main_swith socket_m1_6_i(0)", false,-1, 85,0);
        tracep->declArray(c+3236,"Azadi_top_verilator top_verilator main_swith socket_m1_6_i(1)", false,-1, 85,0);
        tracep->declQuad(c+407,"Azadi_top_verilator top_verilator main_swith socket_m1_6_o(0)", false,-1, 51,0);
        tracep->declQuad(c+409,"Azadi_top_verilator top_verilator main_swith socket_m1_6_o(1)", false,-1, 51,0);
        tracep->declArray(c+3239,"Azadi_top_verilator top_verilator main_swith socket_m1_7_i(0)", false,-1, 85,0);
        tracep->declArray(c+3242,"Azadi_top_verilator top_verilator main_swith socket_m1_7_i(1)", false,-1, 85,0);
        tracep->declQuad(c+411,"Azadi_top_verilator top_verilator main_swith socket_m1_7_o(0)", false,-1, 51,0);
        tracep->declQuad(c+413,"Azadi_top_verilator top_verilator main_swith socket_m1_7_o(1)", false,-1, 51,0);
        tracep->declArray(c+3245,"Azadi_top_verilator top_verilator main_swith socket_m1_8_i(0)", false,-1, 85,0);
        tracep->declArray(c+3248,"Azadi_top_verilator top_verilator main_swith socket_m1_8_i(1)", false,-1, 85,0);
        tracep->declQuad(c+415,"Azadi_top_verilator top_verilator main_swith socket_m1_8_o(0)", false,-1, 51,0);
        tracep->declQuad(c+417,"Azadi_top_verilator top_verilator main_swith socket_m1_8_o(1)", false,-1, 51,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith host_1 N", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_1 HReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_1 HRspPass", false,-1);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith host_1 DReqPass", false,-1, 1,0);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith host_1 DRspPass", false,-1, 1,0);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith host_1 HReqDepth", false,-1, 3,0);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith host_1 HRspDepth", false,-1, 3,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith host_1 DReqDepth", false,-1, 7,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith host_1 DRspDepth", false,-1, 7,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith host_1 NWD", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_1 clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_1 rst_ni", false,-1);
        tracep->declArray(c+3760,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+167,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3833,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0)", false,-1, 85,0);
        tracep->declArray(c+3836,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1)", false,-1, 85,0);
        tracep->declQuad(c+419,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0)", false,-1, 51,0);
        tracep->declQuad(c+421,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1)", false,-1, 51,0);
        tracep->declBus(c+3826,"Azadi_top_verilator top_verilator main_swith host_1 dev_select_i", false,-1, 1,0);
        tracep->declBus(c+3839,"Azadi_top_verilator top_verilator main_swith host_1 dev_select_t", false,-1, 1,0);
        tracep->declArray(c+3840,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o", false,-1, 85,0);
        tracep->declQuad(c+423,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i", false,-1, 51,0);
        tracep->declBus(c+4296,"Azadi_top_verilator top_verilator main_swith host_1 MaxOutstanding", false,-1, 31,0);
        tracep->declBus(c+4297,"Azadi_top_verilator top_verilator main_swith host_1 OutstandingW", false,-1, 31,0);
        tracep->declBus(c+2038,"Azadi_top_verilator top_verilator main_swith host_1 num_req_outstanding", false,-1, 16,0);
        tracep->declBus(c+2039,"Azadi_top_verilator top_verilator main_swith host_1 dev_select_outstanding", false,-1, 1,0);
        tracep->declBit(c+3843,"Azadi_top_verilator top_verilator main_swith host_1 hold_all_requests", false,-1);
        tracep->declBit(c+425,"Azadi_top_verilator top_verilator main_swith host_1 accept_t_req", false,-1);
        tracep->declBit(c+426,"Azadi_top_verilator top_verilator main_swith host_1 accept_t_rsp", false,-1);
        tracep->declArray(c+3844,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0)", false,-1, 85,0);
        tracep->declArray(c+3847,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1)", false,-1, 85,0);
        tracep->declArray(c+3850,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2)", false,-1, 85,0);
        tracep->declQuad(c+4058,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0)", false,-1, 51,0);
        tracep->declQuad(c+4060,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1)", false,-1, 51,0);
        tracep->declQuad(c+4062,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2)", false,-1, 51,0);
        tracep->declQuad(c+427,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p", false,-1, 51,0);
        tracep->declBit(c+429,"Azadi_top_verilator top_verilator main_swith host_1 hfifo_reqready", false,-1);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith host_1 unnamedblk1 idx", false,-1, 31,0);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith host_1 unnamedblk2 idx", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h RspDepth", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rst_ni", false,-1);
        tracep->declArray(c+3760,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+167,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3840,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+423,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i", false,-1, 51,0);
        tracep->declBus(c+3826,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_req_i", false,-1, 1,0);
        tracep->declBus(c+3839,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_req_o", false,-1, 1,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4299,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4299,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo clr_i", false,-1);
        tracep->declBit(c+3853,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo wvalid_i", false,-1);
        tracep->declBit(c+430,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo wready_o", false,-1);
        tracep->declArray(c+3854,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo wdata_i", false,-1, 85,0);
        tracep->declBit(c+3853,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rvalid_o", false,-1);
        tracep->declBit(c+430,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rready_i", false,-1);
        tracep->declArray(c+3854,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rdata_o", false,-1, 85,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo clr_i", false,-1);
        tracep->declBit(c+431,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3857,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo wready_o", false,-1);
        tracep->declQuad(c+432,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+431,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3857,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rready_i", false,-1);
        tracep->declQuad(c+432,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_1 err_resp clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_1 err_resp rst_ni", false,-1);
        tracep->declArray(c+3858,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+4064,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o", false,-1, 51,0);
        tracep->declBus(c+2040,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_opcode", false,-1, 2,0);
        tracep->declBus(c+2041,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_source", false,-1, 7,0);
        tracep->declBus(c+2042,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_size", false,-1, 1,0);
        tracep->declBit(c+2043,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_req_pending", false,-1);
        tracep->declBit(c+2044,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_rsp_pending", false,-1);
        tracep->declBus(c+4301,"Azadi_top_verilator top_verilator main_swith host_2 N", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 HReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 HRspPass", false,-1);
        tracep->declBus(c+4302,"Azadi_top_verilator top_verilator main_swith host_2 DReqPass", false,-1, 8,0);
        tracep->declBus(c+4302,"Azadi_top_verilator top_verilator main_swith host_2 DRspPass", false,-1, 8,0);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith host_2 HReqDepth", false,-1, 3,0);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith host_2 HRspDepth", false,-1, 3,0);
        tracep->declQuad(c+4303,"Azadi_top_verilator top_verilator main_swith host_2 DReqDepth", false,-1, 35,0);
        tracep->declQuad(c+4303,"Azadi_top_verilator top_verilator main_swith host_2 DRspDepth", false,-1, 35,0);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator main_swith host_2 NWD", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 rst_ni", false,-1);
        tracep->declArray(c+3365,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+171,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3680,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0)", false,-1, 85,0);
        tracep->declArray(c+3683,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1)", false,-1, 85,0);
        tracep->declArray(c+3686,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2)", false,-1, 85,0);
        tracep->declArray(c+3689,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3)", false,-1, 85,0);
        tracep->declArray(c+3692,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4)", false,-1, 85,0);
        tracep->declArray(c+3695,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5)", false,-1, 85,0);
        tracep->declArray(c+3698,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6)", false,-1, 85,0);
        tracep->declArray(c+3701,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7)", false,-1, 85,0);
        tracep->declArray(c+3704,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8)", false,-1, 85,0);
        tracep->declQuad(c+434,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0)", false,-1, 51,0);
        tracep->declQuad(c+436,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1)", false,-1, 51,0);
        tracep->declQuad(c+438,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2)", false,-1, 51,0);
        tracep->declQuad(c+440,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3)", false,-1, 51,0);
        tracep->declQuad(c+442,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4)", false,-1, 51,0);
        tracep->declQuad(c+444,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5)", false,-1, 51,0);
        tracep->declQuad(c+446,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6)", false,-1, 51,0);
        tracep->declQuad(c+448,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7)", false,-1, 51,0);
        tracep->declQuad(c+450,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8)", false,-1, 51,0);
        tracep->declBus(c+3451,"Azadi_top_verilator top_verilator main_swith host_2 dev_select_i", false,-1, 3,0);
        tracep->declBus(c+3452,"Azadi_top_verilator top_verilator main_swith host_2 dev_select_t", false,-1, 3,0);
        tracep->declArray(c+3453,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o", false,-1, 85,0);
        tracep->declQuad(c+452,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i", false,-1, 51,0);
        tracep->declBus(c+4296,"Azadi_top_verilator top_verilator main_swith host_2 MaxOutstanding", false,-1, 31,0);
        tracep->declBus(c+4297,"Azadi_top_verilator top_verilator main_swith host_2 OutstandingW", false,-1, 31,0);
        tracep->declBus(c+2045,"Azadi_top_verilator top_verilator main_swith host_2 num_req_outstanding", false,-1, 16,0);
        tracep->declBus(c+2046,"Azadi_top_verilator top_verilator main_swith host_2 dev_select_outstanding", false,-1, 3,0);
        tracep->declBit(c+3707,"Azadi_top_verilator top_verilator main_swith host_2 hold_all_requests", false,-1);
        tracep->declBit(c+454,"Azadi_top_verilator top_verilator main_swith host_2 accept_t_req", false,-1);
        tracep->declBit(c+455,"Azadi_top_verilator top_verilator main_swith host_2 accept_t_rsp", false,-1);
        tracep->declArray(c+3461,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0)", false,-1, 85,0);
        tracep->declArray(c+3464,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1)", false,-1, 85,0);
        tracep->declArray(c+3467,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2)", false,-1, 85,0);
        tracep->declArray(c+3470,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3)", false,-1, 85,0);
        tracep->declArray(c+3473,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4)", false,-1, 85,0);
        tracep->declArray(c+3476,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5)", false,-1, 85,0);
        tracep->declArray(c+3479,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6)", false,-1, 85,0);
        tracep->declArray(c+3482,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7)", false,-1, 85,0);
        tracep->declArray(c+3485,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8)", false,-1, 85,0);
        tracep->declArray(c+3488,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9)", false,-1, 85,0);
        tracep->declQuad(c+2012,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0)", false,-1, 51,0);
        tracep->declQuad(c+2014,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1)", false,-1, 51,0);
        tracep->declQuad(c+2016,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2)", false,-1, 51,0);
        tracep->declQuad(c+2018,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3)", false,-1, 51,0);
        tracep->declQuad(c+2020,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4)", false,-1, 51,0);
        tracep->declQuad(c+2022,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5)", false,-1, 51,0);
        tracep->declQuad(c+2024,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6)", false,-1, 51,0);
        tracep->declQuad(c+2026,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7)", false,-1, 51,0);
        tracep->declQuad(c+2028,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8)", false,-1, 51,0);
        tracep->declQuad(c+2030,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9)", false,-1, 51,0);
        tracep->declQuad(c+456,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p", false,-1, 51,0);
        tracep->declBit(c+458,"Azadi_top_verilator top_verilator main_swith host_2 hfifo_reqready", false,-1);
        tracep->declBus(c+4305,"Azadi_top_verilator top_verilator main_swith host_2 unnamedblk1 idx", false,-1, 31,0);
        tracep->declBus(c+4305,"Azadi_top_verilator top_verilator main_swith host_2 unnamedblk2 idx", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h RspDepth", false,-1, 31,0);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rst_ni", false,-1);
        tracep->declArray(c+3365,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+171,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3453,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+452,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i", false,-1, 51,0);
        tracep->declBus(c+3451,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_req_i", false,-1, 3,0);
        tracep->declBus(c+3452,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_req_o", false,-1, 3,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4306,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4306,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo clr_i", false,-1);
        tracep->declBit(c+3456,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo wvalid_i", false,-1);
        tracep->declBit(c+459,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo wready_o", false,-1);
        tracep->declArray(c+3457,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo wdata_i", false,-1, 87,0);
        tracep->declBit(c+3456,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rvalid_o", false,-1);
        tracep->declBit(c+459,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rready_i", false,-1);
        tracep->declArray(c+3457,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rdata_o", false,-1, 87,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo clr_i", false,-1);
        tracep->declBit(c+460,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3460,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo wready_o", false,-1);
        tracep->declQuad(c+461,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+460,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3460,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rready_i", false,-1);
        tracep->declQuad(c+461,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 err_resp clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 err_resp rst_ni", false,-1);
        tracep->declArray(c+3491,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+4066,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o", false,-1, 51,0);
        tracep->declBus(c+2047,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_opcode", false,-1, 2,0);
        tracep->declBus(c+2048,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_source", false,-1, 7,0);
        tracep->declBus(c+2049,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_size", false,-1, 1,0);
        tracep->declBit(c+2050,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_req_pending", false,-1);
        tracep->declBit(c+2051,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_rsp_pending", false,-1);
        tracep->declBus(c+4301,"Azadi_top_verilator top_verilator main_swith host_3 N", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 HReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 HRspPass", false,-1);
        tracep->declBus(c+4302,"Azadi_top_verilator top_verilator main_swith host_3 DReqPass", false,-1, 8,0);
        tracep->declBus(c+4302,"Azadi_top_verilator top_verilator main_swith host_3 DRspPass", false,-1, 8,0);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith host_3 HReqDepth", false,-1, 3,0);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith host_3 HRspDepth", false,-1, 3,0);
        tracep->declQuad(c+4303,"Azadi_top_verilator top_verilator main_swith host_3 DReqDepth", false,-1, 35,0);
        tracep->declQuad(c+4303,"Azadi_top_verilator top_verilator main_swith host_3 DRspDepth", false,-1, 35,0);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator main_swith host_3 NWD", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 rst_ni", false,-1);
        tracep->declArray(c+2450,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+184,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3142,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0)", false,-1, 85,0);
        tracep->declArray(c+3145,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1)", false,-1, 85,0);
        tracep->declArray(c+3148,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2)", false,-1, 85,0);
        tracep->declArray(c+3151,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3)", false,-1, 85,0);
        tracep->declArray(c+3154,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4)", false,-1, 85,0);
        tracep->declArray(c+3157,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5)", false,-1, 85,0);
        tracep->declArray(c+3160,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6)", false,-1, 85,0);
        tracep->declArray(c+3163,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7)", false,-1, 85,0);
        tracep->declArray(c+3166,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8)", false,-1, 85,0);
        tracep->declQuad(c+463,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0)", false,-1, 51,0);
        tracep->declQuad(c+465,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1)", false,-1, 51,0);
        tracep->declQuad(c+467,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2)", false,-1, 51,0);
        tracep->declQuad(c+469,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3)", false,-1, 51,0);
        tracep->declQuad(c+471,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4)", false,-1, 51,0);
        tracep->declQuad(c+473,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5)", false,-1, 51,0);
        tracep->declQuad(c+475,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6)", false,-1, 51,0);
        tracep->declQuad(c+477,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7)", false,-1, 51,0);
        tracep->declQuad(c+479,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8)", false,-1, 51,0);
        tracep->declBus(c+2625,"Azadi_top_verilator top_verilator main_swith host_3 dev_select_i", false,-1, 3,0);
        tracep->declBus(c+2626,"Azadi_top_verilator top_verilator main_swith host_3 dev_select_t", false,-1, 3,0);
        tracep->declArray(c+2627,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o", false,-1, 85,0);
        tracep->declQuad(c+481,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i", false,-1, 51,0);
        tracep->declBus(c+4296,"Azadi_top_verilator top_verilator main_swith host_3 MaxOutstanding", false,-1, 31,0);
        tracep->declBus(c+4297,"Azadi_top_verilator top_verilator main_swith host_3 OutstandingW", false,-1, 31,0);
        tracep->declBus(c+2052,"Azadi_top_verilator top_verilator main_swith host_3 num_req_outstanding", false,-1, 16,0);
        tracep->declBus(c+2053,"Azadi_top_verilator top_verilator main_swith host_3 dev_select_outstanding", false,-1, 3,0);
        tracep->declBit(c+3169,"Azadi_top_verilator top_verilator main_swith host_3 hold_all_requests", false,-1);
        tracep->declBit(c+483,"Azadi_top_verilator top_verilator main_swith host_3 accept_t_req", false,-1);
        tracep->declBit(c+484,"Azadi_top_verilator top_verilator main_swith host_3 accept_t_rsp", false,-1);
        tracep->declArray(c+2635,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0)", false,-1, 85,0);
        tracep->declArray(c+2638,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1)", false,-1, 85,0);
        tracep->declArray(c+2641,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2)", false,-1, 85,0);
        tracep->declArray(c+2644,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3)", false,-1, 85,0);
        tracep->declArray(c+2647,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4)", false,-1, 85,0);
        tracep->declArray(c+2650,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5)", false,-1, 85,0);
        tracep->declArray(c+2653,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6)", false,-1, 85,0);
        tracep->declArray(c+2656,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7)", false,-1, 85,0);
        tracep->declArray(c+2659,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8)", false,-1, 85,0);
        tracep->declArray(c+2662,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9)", false,-1, 85,0);
        tracep->declQuad(c+1982,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0)", false,-1, 51,0);
        tracep->declQuad(c+1984,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1)", false,-1, 51,0);
        tracep->declQuad(c+1986,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2)", false,-1, 51,0);
        tracep->declQuad(c+1988,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3)", false,-1, 51,0);
        tracep->declQuad(c+1990,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4)", false,-1, 51,0);
        tracep->declQuad(c+1992,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5)", false,-1, 51,0);
        tracep->declQuad(c+1994,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6)", false,-1, 51,0);
        tracep->declQuad(c+1996,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7)", false,-1, 51,0);
        tracep->declQuad(c+1998,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8)", false,-1, 51,0);
        tracep->declQuad(c+2000,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9)", false,-1, 51,0);
        tracep->declQuad(c+485,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p", false,-1, 51,0);
        tracep->declBit(c+487,"Azadi_top_verilator top_verilator main_swith host_3 hfifo_reqready", false,-1);
        tracep->declBus(c+4305,"Azadi_top_verilator top_verilator main_swith host_3 unnamedblk1 idx", false,-1, 31,0);
        tracep->declBus(c+4305,"Azadi_top_verilator top_verilator main_swith host_3 unnamedblk2 idx", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h RspDepth", false,-1, 31,0);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rst_ni", false,-1);
        tracep->declArray(c+2450,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+184,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o", false,-1, 51,0);
        tracep->declArray(c+2627,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+481,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i", false,-1, 51,0);
        tracep->declBus(c+2625,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_req_i", false,-1, 3,0);
        tracep->declBus(c+2626,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_req_o", false,-1, 3,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4306,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4306,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo clr_i", false,-1);
        tracep->declBit(c+2630,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo wvalid_i", false,-1);
        tracep->declBit(c+488,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo wready_o", false,-1);
        tracep->declArray(c+2631,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo wdata_i", false,-1, 87,0);
        tracep->declBit(c+2630,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rvalid_o", false,-1);
        tracep->declBit(c+488,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rready_i", false,-1);
        tracep->declArray(c+2631,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rdata_o", false,-1, 87,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo clr_i", false,-1);
        tracep->declBit(c+489,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2634,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo wready_o", false,-1);
        tracep->declQuad(c+490,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+489,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2634,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rready_i", false,-1);
        tracep->declQuad(c+490,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 err_resp clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 err_resp rst_ni", false,-1);
        tracep->declArray(c+2665,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+4068,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o", false,-1, 51,0);
        tracep->declBus(c+2054,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_opcode", false,-1, 2,0);
        tracep->declBus(c+2055,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_source", false,-1, 7,0);
        tracep->declBus(c+2056,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_size", false,-1, 1,0);
        tracep->declBit(c+2057,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_req_pending", false,-1);
        tracep->declBit(c+2058,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_rsp_pending", false,-1);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator dccm clock", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator dccm reset", false,-1);
        tracep->declArray(c+173,"Azadi_top_verilator top_verilator dccm tl_d_i", false,-1, 85,0);
        tracep->declQuad(c+3002,"Azadi_top_verilator top_verilator dccm tl_d_o", false,-1, 51,0);
        tracep->declBit(c+492,"Azadi_top_verilator top_verilator dccm req_i", false,-1);
        tracep->declBus(c+493,"Azadi_top_verilator top_verilator dccm addr_i", false,-1, 11,0);
        tracep->declBus(c+494,"Azadi_top_verilator top_verilator dccm wdata_i", false,-1, 31,0);
        tracep->declBus(c+495,"Azadi_top_verilator top_verilator dccm wmask_i", false,-1, 31,0);
        tracep->declBit(c+496,"Azadi_top_verilator top_verilator dccm we_i", false,-1);
        tracep->declBit(c+2410,"Azadi_top_verilator top_verilator dccm rvalid_o", false,-1);
        tracep->declBus(c+2411,"Azadi_top_verilator top_verilator dccm rdata_o", false,-1, 31,0);
        tracep->declBus(c+497,"Azadi_top_verilator top_verilator dccm data_we", false,-1, 3,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator dccm dccm CLK", false,-1);
        tracep->declBit(c+492,"Azadi_top_verilator top_verilator dccm dccm EN", false,-1);
        tracep->declBus(c+497,"Azadi_top_verilator top_verilator dccm dccm WE", false,-1, 3,0);
        tracep->declBus(c+494,"Azadi_top_verilator top_verilator dccm dccm Di", false,-1, 31,0);
        tracep->declBus(c+2411,"Azadi_top_verilator top_verilator dccm dccm Do", false,-1, 31,0);
        tracep->declBus(c+493,"Azadi_top_verilator top_verilator dccm dccm A", false,-1, 11,0);
        tracep->declBus(c+4307,"Azadi_top_verilator top_verilator dccm data_mem SramAw", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator dccm data_mem SramDw", false,-1, 31,0);
        tracep->declBus(c+4270,"Azadi_top_verilator top_verilator dccm data_mem Outstanding", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator dccm data_mem ByteAccess", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator dccm data_mem ErrOnWrite", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator dccm data_mem ErrOnRead", false,-1);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator dccm data_mem clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator dccm data_mem rst_ni", false,-1);
        tracep->declArray(c+173,"Azadi_top_verilator top_verilator dccm data_mem tl_i", false,-1, 85,0);
        tracep->declQuad(c+3002,"Azadi_top_verilator top_verilator dccm data_mem tl_o", false,-1, 51,0);
        tracep->declBit(c+492,"Azadi_top_verilator top_verilator dccm data_mem req_o", false,-1);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator dccm data_mem gnt_i", false,-1);
        tracep->declBit(c+496,"Azadi_top_verilator top_verilator dccm data_mem we_o", false,-1);
        tracep->declBus(c+493,"Azadi_top_verilator top_verilator dccm data_mem addr_o", false,-1, 11,0);
        tracep->declBus(c+494,"Azadi_top_verilator top_verilator dccm data_mem wdata_o", false,-1, 31,0);
        tracep->declBus(c+495,"Azadi_top_verilator top_verilator dccm data_mem wmask_o", false,-1, 31,0);
        tracep->declBus(c+2411,"Azadi_top_verilator top_verilator dccm data_mem rdata_i", false,-1, 31,0);
        tracep->declBit(c+2410,"Azadi_top_verilator top_verilator dccm data_mem rvalid_i", false,-1);
        tracep->declBus(c+4178,"Azadi_top_verilator top_verilator dccm data_mem rerror_i", false,-1, 1,0);
        tracep->declBus(c+4270,"Azadi_top_verilator top_verilator dccm data_mem SramByte", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator dccm data_mem DataBitWidth", false,-1, 31,0);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator dccm data_mem WidthMult", false,-1, 31,0);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator dccm data_mem WoffsetWidth", false,-1, 31,0);
        tracep->declBus(c+4271,"Azadi_top_verilator top_verilator dccm data_mem SramReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+4272,"Azadi_top_verilator top_verilator dccm data_mem ReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+4273,"Azadi_top_verilator top_verilator dccm data_mem RspFifoWidth", false,-1, 31,0);
        tracep->declBit(c+1974,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wvalid", false,-1);
        tracep->declBit(c+3004,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wready", false,-1);
        tracep->declBit(c+3005,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rvalid", false,-1);
        tracep->declBit(c+498,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rready", false,-1);
        tracep->declBus(c+499,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wdata", false,-1, 12,0);
        tracep->declBus(c+3006,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rdata", false,-1, 12,0);
        tracep->declBit(c+500,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_wvalid", false,-1);
        tracep->declBit(c+3007,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_wready", false,-1);
        tracep->declBit(c+3008,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_rready", false,-1);
        tracep->declBus(c+501,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_wdata", false,-1, 4,0);
        tracep->declBus(c+3009,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_rdata", false,-1, 4,0);
        tracep->declBit(c+3008,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_wvalid", false,-1);
        tracep->declBit(c+3010,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_wready", false,-1);
        tracep->declBit(c+3011,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_rvalid", false,-1);
        tracep->declBit(c+1975,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_rready", false,-1);
        tracep->declQuad(c+3012,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_wdata", false,-1, 32,0);
        tracep->declQuad(c+3014,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_rdata", false,-1, 32,0);
        tracep->declBit(c+502,"Azadi_top_verilator top_verilator dccm data_mem error_internal", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator dccm data_mem wr_attr_error", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator dccm data_mem wr_vld_error", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator dccm data_mem rd_vld_error", false,-1);
        tracep->declBit(c+502,"Azadi_top_verilator top_verilator dccm data_mem tlul_error", false,-1);
        tracep->declBit(c+1974,"Azadi_top_verilator top_verilator dccm data_mem a_ack", false,-1);
        tracep->declBit(c+498,"Azadi_top_verilator top_verilator dccm data_mem d_ack", false,-1);
        tracep->declBit(c+492,"Azadi_top_verilator top_verilator dccm data_mem sram_ack", false,-1);
        tracep->declBit(c+3016,"Azadi_top_verilator top_verilator dccm data_mem d_valid", false,-1);
        tracep->declBit(c+3017,"Azadi_top_verilator top_verilator dccm data_mem d_error", false,-1);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator dccm data_mem woffset", false,-1, 0,0);
        tracep->declBus(c+495,"Azadi_top_verilator top_verilator dccm data_mem wmask_int", false,-1, 31,0);
        tracep->declBus(c+494,"Azadi_top_verilator top_verilator dccm data_mem wdata_int", false,-1, 31,0);
        tracep->declBus(c+4070,"Azadi_top_verilator top_verilator dccm data_mem rdata", false,-1, 31,0);
        tracep->declBus(c+3018,"Azadi_top_verilator top_verilator dccm data_mem rmask", false,-1, 31,0);
        tracep->declBus(c+3019,"Azadi_top_verilator top_verilator dccm data_mem rdata_tlword", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator dccm data_mem unused_rerror", false,-1);
        tracep->declBus(c+503,"Azadi_top_verilator top_verilator dccm data_mem unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4274,"Azadi_top_verilator top_verilator dccm data_mem unnamedblk2 i", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator dccm data_mem u_err clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator dccm data_mem u_err rst_ni", false,-1);
        tracep->declArray(c+173,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i", false,-1, 85,0);
        tracep->declBit(c+502,"Azadi_top_verilator top_verilator dccm data_mem u_err err_o", false,-1);
        tracep->declBus(c+4275,"Azadi_top_verilator top_verilator dccm data_mem u_err IW", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator dccm data_mem u_err SZW", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator dccm data_mem u_err DW", false,-1, 31,0);
        tracep->declBus(c+4270,"Azadi_top_verilator top_verilator dccm data_mem u_err MW", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator dccm data_mem u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+504,"Azadi_top_verilator top_verilator dccm data_mem u_err opcode_allowed", false,-1);
        tracep->declBit(c+505,"Azadi_top_verilator top_verilator dccm data_mem u_err a_config_allowed", false,-1);
        tracep->declBit(c+506,"Azadi_top_verilator top_verilator dccm data_mem u_err op_full", false,-1);
        tracep->declBit(c+507,"Azadi_top_verilator top_verilator dccm data_mem u_err op_partial", false,-1);
        tracep->declBit(c+508,"Azadi_top_verilator top_verilator dccm data_mem u_err op_get", false,-1);
        tracep->declBit(c+509,"Azadi_top_verilator top_verilator dccm data_mem u_err addr_sz_chk", false,-1);
        tracep->declBit(c+510,"Azadi_top_verilator top_verilator dccm data_mem u_err mask_chk", false,-1);
        tracep->declBit(c+511,"Azadi_top_verilator top_verilator dccm data_mem u_err fulldata_chk", false,-1);
        tracep->declBus(c+512,"Azadi_top_verilator top_verilator dccm data_mem u_err mask", false,-1, 3,0);
        tracep->declBus(c+4276,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo Pass", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4266,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo clr_i", false,-1);
        tracep->declBit(c+1974,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3004,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo wready_o", false,-1);
        tracep->declBus(c+499,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo wdata_i", false,-1, 12,0);
        tracep->declBit(c+3005,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rvalid_o", false,-1);
        tracep->declBit(c+498,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rready_i", false,-1);
        tracep->declBus(c+3006,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rdata_o", false,-1, 12,0);
        tracep->declBus(c+2377,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo depth_o", false,-1, 2,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4169,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3020,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+2059,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_rptr", false,-1, 2,0);
        tracep->declBit(c+513,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+1976,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+3021,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+3022,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+3021,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+3023,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2060,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+3024,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo wptr_value", false,-1, 1,0);
        tracep->declBus(c+2061,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo rptr_value", false,-1, 1,0);
        tracep->declQuad(c+2412,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage", false,-1, 51,0);
        tracep->declBus(c+2369,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage_rdata", false,-1, 12,0);
        tracep->declBus(c+2369,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo rdata_int", false,-1, 12,0);
        tracep->declBus(c+4198,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo Pass", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4266,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo clr_i", false,-1);
        tracep->declBit(c+500,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo wvalid_i", false,-1);
        tracep->declBit(c+3007,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo wready_o", false,-1);
        tracep->declBus(c+501,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo wdata_i", false,-1, 4,0);
        tracep->declBit(c+3025,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rvalid_o", false,-1);
        tracep->declBit(c+3008,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rready_i", false,-1);
        tracep->declBus(c+3009,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rdata_o", false,-1, 4,0);
        tracep->declBus(c+2378,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo depth_o", false,-1, 2,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4169,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3026,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+2062,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_rptr", false,-1, 2,0);
        tracep->declBit(c+514,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+3027,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+3028,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+3029,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+3028,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+3030,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2063,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+3031,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo wptr_value", false,-1, 1,0);
        tracep->declBus(c+2064,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo rptr_value", false,-1, 1,0);
        tracep->declBus(c+2414,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage", false,-1, 19,0);
        tracep->declBus(c+2370,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage_rdata", false,-1, 4,0);
        tracep->declBus(c+2370,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo rdata_int", false,-1, 4,0);
        tracep->declBus(c+4277,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo Pass", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4266,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo clr_i", false,-1);
        tracep->declBit(c+3008,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3010,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo wready_o", false,-1);
        tracep->declQuad(c+3012,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo wdata_i", false,-1, 32,0);
        tracep->declBit(c+3011,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1975,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rready_i", false,-1);
        tracep->declQuad(c+3014,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rdata_o", false,-1, 32,0);
        tracep->declBus(c+2379,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo depth_o", false,-1, 2,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4169,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3032,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+2065,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_rptr", false,-1, 2,0);
        tracep->declBit(c+3033,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+1977,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+3034,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+3035,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+3036,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+3037,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2066,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+3038,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo wptr_value", false,-1, 1,0);
        tracep->declBus(c+2067,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo rptr_value", false,-1, 1,0);
        tracep->declArray(c+2415,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage", false,-1, 131,0);
        tracep->declQuad(c+2371,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage_rdata", false,-1, 32,0);
        tracep->declQuad(c+4071,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo rdata_int", false,-1, 32,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch clk_peri_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch rst_peri_ni", false,-1);
        tracep->declArray(c+176,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i", false,-1, 85,0);
        tracep->declQuad(c+179,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o", false,-1, 51,0);
        tracep->declArray(c+515,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o", false,-1, 85,0);
        tracep->declQuad(c+4308,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i", false,-1, 51,0);
        tracep->declArray(c+518,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o", false,-1, 85,0);
        tracep->declQuad(c+4310,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i", false,-1, 51,0);
        tracep->declArray(c+521,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o", false,-1, 85,0);
        tracep->declQuad(c+4312,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i", false,-1, 51,0);
        tracep->declArray(c+524,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o", false,-1, 85,0);
        tracep->declQuad(c+4314,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i", false,-1, 51,0);
        tracep->declArray(c+527,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o", false,-1, 85,0);
        tracep->declQuad(c+4316,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i", false,-1, 51,0);
        tracep->declArray(c+530,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o", false,-1, 85,0);
        tracep->declQuad(c+4318,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i", false,-1, 51,0);
        tracep->declArray(c+181,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o", false,-1, 85,0);
        tracep->declQuad(c+2033,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i", false,-1, 51,0);
        tracep->declArray(c+533,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o", false,-1, 85,0);
        tracep->declQuad(c+4320,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i", false,-1, 51,0);
        tracep->declArray(c+536,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o", false,-1, 85,0);
        tracep->declQuad(c+4322,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i", false,-1, 51,0);
        tracep->declArray(c+539,"Azadi_top_verilator top_verilator periph_switch tl_can0_o", false,-1, 85,0);
        tracep->declQuad(c+4324,"Azadi_top_verilator top_verilator periph_switch tl_can0_i", false,-1, 51,0);
        tracep->declArray(c+542,"Azadi_top_verilator top_verilator periph_switch tl_can1_o", false,-1, 85,0);
        tracep->declQuad(c+4326,"Azadi_top_verilator top_verilator periph_switch tl_can1_i", false,-1, 51,0);
        tracep->declArray(c+545,"Azadi_top_verilator top_verilator periph_switch tl_adc_o", false,-1, 85,0);
        tracep->declQuad(c+4328,"Azadi_top_verilator top_verilator periph_switch tl_adc_i", false,-1, 51,0);
        tracep->declArray(c+548,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o", false,-1, 85,0);
        tracep->declQuad(c+4330,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i", false,-1, 51,0);
        tracep->declBit(c+4332,"Azadi_top_verilator top_verilator periph_switch scanmode_i", false,-1);
        tracep->declBit(c+4332,"Azadi_top_verilator top_verilator periph_switch unused_scanmode", false,-1);
        tracep->declArray(c+176,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d", false,-1, 85,0);
        tracep->declQuad(c+179,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h", false,-1, 51,0);
        tracep->declArray(c+551,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0)", false,-1, 85,0);
        tracep->declArray(c+554,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1)", false,-1, 85,0);
        tracep->declArray(c+557,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2)", false,-1, 85,0);
        tracep->declArray(c+560,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3)", false,-1, 85,0);
        tracep->declArray(c+563,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4)", false,-1, 85,0);
        tracep->declArray(c+566,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5)", false,-1, 85,0);
        tracep->declArray(c+569,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6)", false,-1, 85,0);
        tracep->declArray(c+572,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7)", false,-1, 85,0);
        tracep->declArray(c+575,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8)", false,-1, 85,0);
        tracep->declArray(c+578,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9)", false,-1, 85,0);
        tracep->declArray(c+581,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10)", false,-1, 85,0);
        tracep->declArray(c+584,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11)", false,-1, 85,0);
        tracep->declArray(c+587,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12)", false,-1, 85,0);
        tracep->declQuad(c+2068,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0)", false,-1, 51,0);
        tracep->declQuad(c+2070,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1)", false,-1, 51,0);
        tracep->declQuad(c+2072,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2)", false,-1, 51,0);
        tracep->declQuad(c+2074,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3)", false,-1, 51,0);
        tracep->declQuad(c+2076,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4)", false,-1, 51,0);
        tracep->declQuad(c+2078,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5)", false,-1, 51,0);
        tracep->declQuad(c+2080,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6)", false,-1, 51,0);
        tracep->declQuad(c+2082,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7)", false,-1, 51,0);
        tracep->declQuad(c+2084,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8)", false,-1, 51,0);
        tracep->declQuad(c+2086,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9)", false,-1, 51,0);
        tracep->declQuad(c+2088,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10)", false,-1, 51,0);
        tracep->declQuad(c+2090,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11)", false,-1, 51,0);
        tracep->declQuad(c+2092,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12)", false,-1, 51,0);
        tracep->declBus(c+590,"Azadi_top_verilator top_verilator periph_switch dev_sel_s1n_14", false,-1, 3,0);
        tracep->declBus(c+4276,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 N", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HRspPass", false,-1);
        tracep->declBus(c+4333,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DReqPass", false,-1, 12,0);
        tracep->declBus(c+4333,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DRspPass", false,-1, 12,0);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HReqDepth", false,-1, 3,0);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HRspDepth", false,-1, 3,0);
        tracep->declQuad(c+4334,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DReqDepth", false,-1, 51,0);
        tracep->declQuad(c+4334,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DRspDepth", false,-1, 51,0);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 NWD", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 rst_ni", false,-1);
        tracep->declArray(c+176,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+179,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o", false,-1, 51,0);
        tracep->declArray(c+591,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0)", false,-1, 85,0);
        tracep->declArray(c+594,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1)", false,-1, 85,0);
        tracep->declArray(c+597,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2)", false,-1, 85,0);
        tracep->declArray(c+600,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3)", false,-1, 85,0);
        tracep->declArray(c+603,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4)", false,-1, 85,0);
        tracep->declArray(c+606,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5)", false,-1, 85,0);
        tracep->declArray(c+609,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6)", false,-1, 85,0);
        tracep->declArray(c+612,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7)", false,-1, 85,0);
        tracep->declArray(c+615,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8)", false,-1, 85,0);
        tracep->declArray(c+618,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9)", false,-1, 85,0);
        tracep->declArray(c+621,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10)", false,-1, 85,0);
        tracep->declArray(c+624,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11)", false,-1, 85,0);
        tracep->declArray(c+627,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12)", false,-1, 85,0);
        tracep->declQuad(c+2094,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0)", false,-1, 51,0);
        tracep->declQuad(c+2096,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1)", false,-1, 51,0);
        tracep->declQuad(c+2098,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2)", false,-1, 51,0);
        tracep->declQuad(c+2100,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3)", false,-1, 51,0);
        tracep->declQuad(c+2102,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4)", false,-1, 51,0);
        tracep->declQuad(c+2104,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5)", false,-1, 51,0);
        tracep->declQuad(c+2106,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6)", false,-1, 51,0);
        tracep->declQuad(c+2108,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7)", false,-1, 51,0);
        tracep->declQuad(c+2110,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8)", false,-1, 51,0);
        tracep->declQuad(c+2112,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9)", false,-1, 51,0);
        tracep->declQuad(c+2114,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10)", false,-1, 51,0);
        tracep->declQuad(c+2116,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11)", false,-1, 51,0);
        tracep->declQuad(c+2118,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12)", false,-1, 51,0);
        tracep->declBus(c+590,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 dev_select_i", false,-1, 3,0);
        tracep->declBus(c+630,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 dev_select_t", false,-1, 3,0);
        tracep->declArray(c+631,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o", false,-1, 85,0);
        tracep->declQuad(c+634,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i", false,-1, 51,0);
        tracep->declBus(c+4296,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 MaxOutstanding", false,-1, 31,0);
        tracep->declBus(c+4297,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 OutstandingW", false,-1, 31,0);
        tracep->declBus(c+2120,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 num_req_outstanding", false,-1, 16,0);
        tracep->declBus(c+2121,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 dev_select_outstanding", false,-1, 3,0);
        tracep->declBit(c+636,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 hold_all_requests", false,-1);
        tracep->declBit(c+637,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 accept_t_req", false,-1);
        tracep->declBit(c+638,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 accept_t_rsp", false,-1);
        tracep->declArray(c+639,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0)", false,-1, 85,0);
        tracep->declArray(c+642,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1)", false,-1, 85,0);
        tracep->declArray(c+645,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2)", false,-1, 85,0);
        tracep->declArray(c+648,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3)", false,-1, 85,0);
        tracep->declArray(c+651,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4)", false,-1, 85,0);
        tracep->declArray(c+654,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5)", false,-1, 85,0);
        tracep->declArray(c+657,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6)", false,-1, 85,0);
        tracep->declArray(c+660,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7)", false,-1, 85,0);
        tracep->declArray(c+663,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8)", false,-1, 85,0);
        tracep->declArray(c+666,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9)", false,-1, 85,0);
        tracep->declArray(c+669,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10)", false,-1, 85,0);
        tracep->declArray(c+672,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11)", false,-1, 85,0);
        tracep->declArray(c+675,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12)", false,-1, 85,0);
        tracep->declArray(c+678,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13)", false,-1, 85,0);
        tracep->declQuad(c+1912,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0)", false,-1, 51,0);
        tracep->declQuad(c+1914,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1)", false,-1, 51,0);
        tracep->declQuad(c+1916,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2)", false,-1, 51,0);
        tracep->declQuad(c+1918,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3)", false,-1, 51,0);
        tracep->declQuad(c+1920,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4)", false,-1, 51,0);
        tracep->declQuad(c+1922,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5)", false,-1, 51,0);
        tracep->declQuad(c+1924,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6)", false,-1, 51,0);
        tracep->declQuad(c+1926,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7)", false,-1, 51,0);
        tracep->declQuad(c+1928,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8)", false,-1, 51,0);
        tracep->declQuad(c+1930,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9)", false,-1, 51,0);
        tracep->declQuad(c+1932,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10)", false,-1, 51,0);
        tracep->declQuad(c+1934,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11)", false,-1, 51,0);
        tracep->declQuad(c+1936,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12)", false,-1, 51,0);
        tracep->declQuad(c+1938,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13)", false,-1, 51,0);
        tracep->declQuad(c+681,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p", false,-1, 51,0);
        tracep->declBit(c+683,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 hfifo_reqready", false,-1);
        tracep->declBus(c+4336,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 unnamedblk1 idx", false,-1, 31,0);
        tracep->declBus(c+4336,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 unnamedblk2 idx", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h RspDepth", false,-1, 31,0);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rst_ni", false,-1);
        tracep->declArray(c+176,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+179,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o", false,-1, 51,0);
        tracep->declArray(c+631,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+634,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i", false,-1, 51,0);
        tracep->declBus(c+590,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_req_i", false,-1, 3,0);
        tracep->declBus(c+630,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_req_o", false,-1, 3,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4306,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4306,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo clr_i", false,-1);
        tracep->declBit(c+684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo wvalid_i", false,-1);
        tracep->declBit(c+685,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo wready_o", false,-1);
        tracep->declArray(c+686,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo wdata_i", false,-1, 87,0);
        tracep->declBit(c+684,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rvalid_o", false,-1);
        tracep->declBit(c+685,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rready_i", false,-1);
        tracep->declArray(c+686,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rdata_o", false,-1, 87,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo clr_i", false,-1);
        tracep->declBit(c+689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo wvalid_i", false,-1);
        tracep->declBit(c+690,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo wready_o", false,-1);
        tracep->declQuad(c+691,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+689,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rvalid_o", false,-1);
        tracep->declBit(c+690,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rready_i", false,-1);
        tracep->declQuad(c+691,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp rst_ni", false,-1);
        tracep->declArray(c+693,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1940,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o", false,-1, 51,0);
        tracep->declBus(c+2122,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_opcode", false,-1, 2,0);
        tracep->declBus(c+2123,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_source", false,-1, 7,0);
        tracep->declBus(c+2124,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_size", false,-1, 1,0);
        tracep->declBit(c+2125,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_req_pending", false,-1);
        tracep->declBit(c+2126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_rsp_pending", false,-1);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO rst_ni", false,-1);
        tracep->declArray(c+181,"Azadi_top_verilator top_verilator GPIO tl_i", false,-1, 85,0);
        tracep->declQuad(c+2033,"Azadi_top_verilator top_verilator GPIO tl_o", false,-1, 51,0);
        tracep->declBus(c+4073,"Azadi_top_verilator top_verilator GPIO cio_gpio_i", false,-1, 31,0);
        tracep->declBus(c+2127,"Azadi_top_verilator top_verilator GPIO cio_gpio_o", false,-1, 31,0);
        tracep->declBus(c+2128,"Azadi_top_verilator top_verilator GPIO cio_gpio_en_o", false,-1, 31,0);
        tracep->declBus(c+2035,"Azadi_top_verilator top_verilator GPIO intr_gpio_o", false,-1, 31,0);
        tracep->declArray(c+696,"Azadi_top_verilator top_verilator GPIO reg2hw", false,-1, 458,0);
        tracep->declArray(c+1942,"Azadi_top_verilator top_verilator GPIO hw2reg", false,-1, 245,0);
        tracep->declBus(c+2127,"Azadi_top_verilator top_verilator GPIO cio_gpio_q", false,-1, 31,0);
        tracep->declBus(c+2128,"Azadi_top_verilator top_verilator GPIO cio_gpio_en_q", false,-1, 31,0);
        tracep->declBus(c+711,"Azadi_top_verilator top_verilator GPIO data_in_d", false,-1, 31,0);
        tracep->declBus(c+2420,"Azadi_top_verilator top_verilator GPIO data_in_q", false,-1, 31,0);
        tracep->declBus(c+4074,"Azadi_top_verilator top_verilator GPIO event_intr_rise", false,-1, 31,0);
        tracep->declBus(c+4075,"Azadi_top_verilator top_verilator GPIO event_intr_fall", false,-1, 31,0);
        tracep->declBus(c+712,"Azadi_top_verilator top_verilator GPIO event_intr_actlow", false,-1, 31,0);
        tracep->declBus(c+713,"Azadi_top_verilator top_verilator GPIO event_intr_acthigh", false,-1, 31,0);
        tracep->declBus(c+4076,"Azadi_top_verilator top_verilator GPIO event_intr_combined", false,-1, 31,0);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator GPIO intr_hw Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator GPIO intr_hw FlopOutput", false,-1);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO intr_hw clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO intr_hw rst_ni", false,-1);
        tracep->declBus(c+4076,"Azadi_top_verilator top_verilator GPIO intr_hw event_intr_i", false,-1, 31,0);
        tracep->declBus(c+714,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_enable_q_i", false,-1, 31,0);
        tracep->declBus(c+715,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_test_q_i", false,-1, 31,0);
        tracep->declBit(c+716,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+717,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_state_q_i", false,-1, 31,0);
        tracep->declBit(c+718,"Azadi_top_verilator top_verilator GPIO intr_hw hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+719,"Azadi_top_verilator top_verilator GPIO intr_hw hw2reg_intr_state_d_o", false,-1, 31,0);
        tracep->declBus(c+2035,"Azadi_top_verilator top_verilator GPIO intr_hw intr_o", false,-1, 31,0);
        tracep->declBus(c+720,"Azadi_top_verilator top_verilator GPIO intr_hw new_event", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO u_reg clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO u_reg rst_ni", false,-1);
        tracep->declArray(c+181,"Azadi_top_verilator top_verilator GPIO u_reg tl_i", false,-1, 85,0);
        tracep->declQuad(c+2033,"Azadi_top_verilator top_verilator GPIO u_reg tl_o", false,-1, 51,0);
        tracep->declArray(c+696,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw", false,-1, 458,0);
        tracep->declArray(c+1942,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg", false,-1, 245,0);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator GPIO u_reg devmode_i", false,-1);
        tracep->declBus(c+4337,"Azadi_top_verilator top_verilator GPIO u_reg AW", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator GPIO u_reg DW", false,-1, 31,0);
        tracep->declBus(c+4270,"Azadi_top_verilator top_verilator GPIO u_reg DBW", false,-1, 31,0);
        tracep->declBit(c+721,"Azadi_top_verilator top_verilator GPIO u_reg reg_we", false,-1);
        tracep->declBit(c+722,"Azadi_top_verilator top_verilator GPIO u_reg reg_re", false,-1);
        tracep->declBus(c+723,"Azadi_top_verilator top_verilator GPIO u_reg reg_addr", false,-1, 5,0);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg reg_wdata", false,-1, 31,0);
        tracep->declBus(c+725,"Azadi_top_verilator top_verilator GPIO u_reg reg_be", false,-1, 3,0);
        tracep->declBus(c+726,"Azadi_top_verilator top_verilator GPIO u_reg reg_rdata", false,-1, 31,0);
        tracep->declBit(c+727,"Azadi_top_verilator top_verilator GPIO u_reg reg_error", false,-1);
        tracep->declBit(c+728,"Azadi_top_verilator top_verilator GPIO u_reg addrmiss", false,-1);
        tracep->declBit(c+729,"Azadi_top_verilator top_verilator GPIO u_reg wr_err", false,-1);
        tracep->declBus(c+726,"Azadi_top_verilator top_verilator GPIO u_reg reg_rdata_next", false,-1, 31,0);
        tracep->declArray(c+181,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d", false,-1, 85,0);
        tracep->declQuad(c+2033,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h", false,-1, 51,0);
        tracep->declBus(c+2129,"Azadi_top_verilator top_verilator GPIO u_reg intr_state_qs", false,-1, 31,0);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg intr_state_wd", false,-1, 31,0);
        tracep->declBit(c+730,"Azadi_top_verilator top_verilator GPIO u_reg intr_state_we", false,-1);
        tracep->declBus(c+2130,"Azadi_top_verilator top_verilator GPIO u_reg intr_enable_qs", false,-1, 31,0);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg intr_enable_wd", false,-1, 31,0);
        tracep->declBit(c+731,"Azadi_top_verilator top_verilator GPIO u_reg intr_enable_we", false,-1);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg intr_test_wd", false,-1, 31,0);
        tracep->declBit(c+732,"Azadi_top_verilator top_verilator GPIO u_reg intr_test_we", false,-1);
        tracep->declBus(c+2131,"Azadi_top_verilator top_verilator GPIO u_reg data_in_qs", false,-1, 31,0);
        tracep->declBus(c+1950,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_qs", false,-1, 31,0);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_wd", false,-1, 31,0);
        tracep->declBit(c+733,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_we", false,-1);
        tracep->declBit(c+734,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_re", false,-1);
        tracep->declBus(c+1951,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_qs", false,-1, 9,0);
        tracep->declBus(c+735,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_wd", false,-1, 9,0);
        tracep->declBit(c+736,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_we", false,-1);
        tracep->declBit(c+737,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_re", false,-1);
        tracep->declBus(c+738,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_mask_wd", false,-1, 15,0);
        tracep->declBit(c+736,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_mask_we", false,-1);
        tracep->declBus(c+1952,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_qs", false,-1, 15,0);
        tracep->declBus(c+739,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_wd", false,-1, 15,0);
        tracep->declBit(c+740,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_we", false,-1);
        tracep->declBit(c+741,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_re", false,-1);
        tracep->declBus(c+742,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_mask_wd", false,-1, 15,0);
        tracep->declBit(c+740,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_mask_we", false,-1);
        tracep->declBus(c+1953,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_qs", false,-1, 31,0);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_wd", false,-1, 31,0);
        tracep->declBit(c+743,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_we", false,-1);
        tracep->declBit(c+744,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_re", false,-1);
        tracep->declBus(c+1954,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_qs", false,-1, 15,0);
        tracep->declBus(c+739,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_wd", false,-1, 15,0);
        tracep->declBit(c+745,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_we", false,-1);
        tracep->declBit(c+746,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_re", false,-1);
        tracep->declBus(c+1955,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_qs", false,-1, 15,0);
        tracep->declBus(c+742,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_wd", false,-1, 15,0);
        tracep->declBit(c+745,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_we", false,-1);
        tracep->declBit(c+746,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_re", false,-1);
        tracep->declBus(c+1956,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_qs", false,-1, 15,0);
        tracep->declBus(c+739,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_wd", false,-1, 15,0);
        tracep->declBit(c+747,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_we", false,-1);
        tracep->declBit(c+748,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_re", false,-1);
        tracep->declBus(c+1957,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_qs", false,-1, 15,0);
        tracep->declBus(c+742,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_wd", false,-1, 15,0);
        tracep->declBit(c+747,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_we", false,-1);
        tracep->declBit(c+748,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_re", false,-1);
        tracep->declBus(c+2132,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_rising_qs", false,-1, 31,0);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_rising_wd", false,-1, 31,0);
        tracep->declBit(c+749,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_rising_we", false,-1);
        tracep->declBus(c+2133,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_falling_qs", false,-1, 31,0);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_falling_wd", false,-1, 31,0);
        tracep->declBit(c+750,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_falling_we", false,-1);
        tracep->declBus(c+2134,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvlhigh_qs", false,-1, 31,0);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvlhigh_wd", false,-1, 31,0);
        tracep->declBit(c+751,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvlhigh_we", false,-1);
        tracep->declBus(c+2135,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvllow_qs", false,-1, 31,0);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvllow_wd", false,-1, 31,0);
        tracep->declBit(c+752,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvllow_we", false,-1);
        tracep->declBus(c+2136,"Azadi_top_verilator top_verilator GPIO u_reg ctrl_en_input_filter_qs", false,-1, 31,0);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg ctrl_en_input_filter_wd", false,-1, 31,0);
        tracep->declBit(c+753,"Azadi_top_verilator top_verilator GPIO u_reg ctrl_en_input_filter_we", false,-1);
        tracep->declBus(c+754,"Azadi_top_verilator top_verilator GPIO u_reg addr_hit", false,-1, 14,0);
        tracep->declBus(c+4337,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if RegAw", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if RegDw", false,-1, 31,0);
        tracep->declBus(c+4270,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if RegBw", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rst_ni", false,-1);
        tracep->declArray(c+181,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i", false,-1, 85,0);
        tracep->declQuad(c+2033,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o", false,-1, 51,0);
        tracep->declBit(c+722,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if re_o", false,-1);
        tracep->declBit(c+721,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if we_o", false,-1);
        tracep->declBus(c+723,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if addr_o", false,-1, 5,0);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if wdata_o", false,-1, 31,0);
        tracep->declBus(c+725,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if be_o", false,-1, 3,0);
        tracep->declBus(c+726,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rdata_i", false,-1, 31,0);
        tracep->declBit(c+727,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if error_i", false,-1);
        tracep->declBus(c+4275,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if IW", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if SZW", false,-1, 31,0);
        tracep->declBit(c+2137,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if outstanding", false,-1);
        tracep->declBit(c+755,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if a_ack", false,-1);
        tracep->declBit(c+1958,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if d_ack", false,-1);
        tracep->declBus(c+2138,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rdata", false,-1, 31,0);
        tracep->declBit(c+2139,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if error", false,-1);
        tracep->declBit(c+756,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if err_internal", false,-1);
        tracep->declBit(c+757,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if addr_align_err", false,-1);
        tracep->declBit(c+758,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_err", false,-1);
        tracep->declBus(c+2140,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if reqid", false,-1, 7,0);
        tracep->declBus(c+2141,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if reqsz", false,-1, 1,0);
        tracep->declBus(c+2142,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rspop", false,-1, 2,0);
        tracep->declBit(c+759,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rd_req", false,-1);
        tracep->declBit(c+760,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if wr_req", false,-1);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err rst_ni", false,-1);
        tracep->declArray(c+181,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i", false,-1, 85,0);
        tracep->declBit(c+758,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err err_o", false,-1);
        tracep->declBus(c+4275,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err IW", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err SZW", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err DW", false,-1, 31,0);
        tracep->declBus(c+4270,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err MW", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+761,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err opcode_allowed", false,-1);
        tracep->declBit(c+762,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err a_config_allowed", false,-1);
        tracep->declBit(c+763,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err op_full", false,-1);
        tracep->declBit(c+764,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err op_partial", false,-1);
        tracep->declBit(c+765,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err op_get", false,-1);
        tracep->declBit(c+766,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err addr_sz_chk", false,-1);
        tracep->declBit(c+767,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err mask_chk", false,-1);
        tracep->declBit(c+768,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err fulldata_chk", false,-1);
        tracep->declBus(c+769,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err mask", false,-1, 3,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state DW", false,-1, 31,0);
        tracep->declBus(c+4338,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state SWACCESS", false,-1, 23,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state RESVAL", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state rst_ni", false,-1);
        tracep->declBit(c+730,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state we", false,-1);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wd", false,-1, 31,0);
        tracep->declBit(c+1959,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state de", false,-1);
        tracep->declBus(c+1960,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state d", false,-1, 31,0);
        tracep->declBit(c+2143,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state qe", false,-1);
        tracep->declBus(c+2129,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state q", false,-1, 31,0);
        tracep->declBus(c+2129,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state qs", false,-1, 31,0);
        tracep->declBit(c+1961,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en", false,-1);
        tracep->declBus(c+1962,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_data", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4338,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+730,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb we", false,-1);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+1959,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb de", false,-1);
        tracep->declBus(c+1960,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+2129,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+1961,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1962,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable DW", false,-1, 31,0);
        tracep->declBus(c+4339,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable RESVAL", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable rst_ni", false,-1);
        tracep->declBit(c+731,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable we", false,-1);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wd", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable de", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable d", false,-1, 31,0);
        tracep->declBit(c+2144,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable qe", false,-1);
        tracep->declBus(c+2130,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable q", false,-1, 31,0);
        tracep->declBus(c+2130,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable qs", false,-1, 31,0);
        tracep->declBit(c+731,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en", false,-1);
        tracep->declBus(c+770,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_data", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4339,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+731,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb we", false,-1);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb de", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+2130,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+731,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+770,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+2130,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test DW", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test re", false,-1);
        tracep->declBit(c+732,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test we", false,-1);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test wd", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test d", false,-1, 31,0);
        tracep->declBit(c+732,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test qe", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test qre", false,-1);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test q", false,-1, 31,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test qs", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in DW", false,-1, 31,0);
        tracep->declBus(c+4340,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in RESVAL", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in we", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wd", false,-1, 31,0);
        tracep->declBit(c+1963,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in de", false,-1);
        tracep->declBus(c+1964,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in d", false,-1, 31,0);
        tracep->declBit(c+2145,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in qe", false,-1);
        tracep->declBus(c+2131,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in q", false,-1, 31,0);
        tracep->declBus(c+2131,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in qs", false,-1, 31,0);
        tracep->declBit(c+1963,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en", false,-1);
        tracep->declBus(c+1964,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_data", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4340,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb we", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+1963,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb de", false,-1);
        tracep->declBus(c+1964,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+2131,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+1963,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+1964,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb gen_ro unused_wd", false,-1, 31,0);
        tracep->declBus(c+2131,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb gen_ro unused_q", false,-1, 31,0);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out DW", false,-1, 31,0);
        tracep->declBit(c+734,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out re", false,-1);
        tracep->declBit(c+733,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out we", false,-1);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out wd", false,-1, 31,0);
        tracep->declBus(c+1950,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out d", false,-1, 31,0);
        tracep->declBit(c+733,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out qe", false,-1);
        tracep->declBit(c+734,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out qre", false,-1);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out q", false,-1, 31,0);
        tracep->declBus(c+1950,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out qs", false,-1, 31,0);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data DW", false,-1, 31,0);
        tracep->declBit(c+737,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data re", false,-1);
        tracep->declBit(c+736,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data we", false,-1);
        tracep->declBus(c+771,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data wd", false,-1, 15,0);
        tracep->declBus(c+1965,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data d", false,-1, 15,0);
        tracep->declBit(c+736,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data qe", false,-1);
        tracep->declBit(c+737,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data qre", false,-1);
        tracep->declBus(c+771,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data q", false,-1, 15,0);
        tracep->declBus(c+1965,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data qs", false,-1, 15,0);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask DW", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask re", false,-1);
        tracep->declBit(c+736,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask we", false,-1);
        tracep->declBus(c+738,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask wd", false,-1, 15,0);
        tracep->declBus(c+1966,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask d", false,-1, 15,0);
        tracep->declBit(c+736,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask qe", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask qre", false,-1);
        tracep->declBus(c+738,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask q", false,-1, 15,0);
        tracep->declBus(c+1966,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask qs", false,-1, 15,0);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data DW", false,-1, 31,0);
        tracep->declBit(c+741,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data re", false,-1);
        tracep->declBit(c+740,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data we", false,-1);
        tracep->declBus(c+739,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data wd", false,-1, 15,0);
        tracep->declBus(c+1952,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data d", false,-1, 15,0);
        tracep->declBit(c+740,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data qe", false,-1);
        tracep->declBit(c+741,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data qre", false,-1);
        tracep->declBus(c+739,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data q", false,-1, 15,0);
        tracep->declBus(c+1952,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data qs", false,-1, 15,0);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask DW", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask re", false,-1);
        tracep->declBit(c+740,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask we", false,-1);
        tracep->declBus(c+742,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask wd", false,-1, 15,0);
        tracep->declBus(c+1967,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask d", false,-1, 15,0);
        tracep->declBit(c+740,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask qe", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask qre", false,-1);
        tracep->declBus(c+742,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask q", false,-1, 15,0);
        tracep->declBus(c+1967,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask qs", false,-1, 15,0);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe DW", false,-1, 31,0);
        tracep->declBit(c+744,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe re", false,-1);
        tracep->declBit(c+743,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe we", false,-1);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe wd", false,-1, 31,0);
        tracep->declBus(c+1953,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe d", false,-1, 31,0);
        tracep->declBit(c+743,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe qe", false,-1);
        tracep->declBit(c+744,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe qre", false,-1);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe q", false,-1, 31,0);
        tracep->declBus(c+1953,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe qs", false,-1, 31,0);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data DW", false,-1, 31,0);
        tracep->declBit(c+746,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data re", false,-1);
        tracep->declBit(c+745,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data we", false,-1);
        tracep->declBus(c+739,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data wd", false,-1, 15,0);
        tracep->declBus(c+1954,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data d", false,-1, 15,0);
        tracep->declBit(c+745,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data qe", false,-1);
        tracep->declBit(c+746,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data qre", false,-1);
        tracep->declBus(c+739,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data q", false,-1, 15,0);
        tracep->declBus(c+1954,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data qs", false,-1, 15,0);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask DW", false,-1, 31,0);
        tracep->declBit(c+746,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask re", false,-1);
        tracep->declBit(c+745,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask we", false,-1);
        tracep->declBus(c+742,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask wd", false,-1, 15,0);
        tracep->declBus(c+1955,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask d", false,-1, 15,0);
        tracep->declBit(c+745,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask qe", false,-1);
        tracep->declBit(c+746,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask qre", false,-1);
        tracep->declBus(c+742,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask q", false,-1, 15,0);
        tracep->declBus(c+1955,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask qs", false,-1, 15,0);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data DW", false,-1, 31,0);
        tracep->declBit(c+748,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data re", false,-1);
        tracep->declBit(c+747,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data we", false,-1);
        tracep->declBus(c+739,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data wd", false,-1, 15,0);
        tracep->declBus(c+1956,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data d", false,-1, 15,0);
        tracep->declBit(c+747,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data qe", false,-1);
        tracep->declBit(c+748,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data qre", false,-1);
        tracep->declBus(c+739,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data q", false,-1, 15,0);
        tracep->declBus(c+1956,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data qs", false,-1, 15,0);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask DW", false,-1, 31,0);
        tracep->declBit(c+748,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask re", false,-1);
        tracep->declBit(c+747,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask we", false,-1);
        tracep->declBus(c+742,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask wd", false,-1, 15,0);
        tracep->declBus(c+1957,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask d", false,-1, 15,0);
        tracep->declBit(c+747,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask qe", false,-1);
        tracep->declBit(c+748,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask qre", false,-1);
        tracep->declBus(c+742,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask q", false,-1, 15,0);
        tracep->declBus(c+1957,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask qs", false,-1, 15,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising DW", false,-1, 31,0);
        tracep->declBus(c+4339,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising RESVAL", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising rst_ni", false,-1);
        tracep->declBit(c+749,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising we", false,-1);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wd", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising de", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising d", false,-1, 31,0);
        tracep->declBit(c+2146,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising qe", false,-1);
        tracep->declBus(c+2132,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising q", false,-1, 31,0);
        tracep->declBus(c+2132,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising qs", false,-1, 31,0);
        tracep->declBit(c+749,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en", false,-1);
        tracep->declBus(c+772,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_data", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4339,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+749,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb we", false,-1);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb de", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+2132,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+749,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+772,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+2132,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling DW", false,-1, 31,0);
        tracep->declBus(c+4339,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling RESVAL", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling rst_ni", false,-1);
        tracep->declBit(c+750,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling we", false,-1);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wd", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling de", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling d", false,-1, 31,0);
        tracep->declBit(c+2147,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling qe", false,-1);
        tracep->declBus(c+2133,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling q", false,-1, 31,0);
        tracep->declBus(c+2133,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling qs", false,-1, 31,0);
        tracep->declBit(c+750,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en", false,-1);
        tracep->declBus(c+773,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_data", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4339,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+750,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb we", false,-1);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb de", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+2133,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+750,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+773,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+2133,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh DW", false,-1, 31,0);
        tracep->declBus(c+4339,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh RESVAL", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh rst_ni", false,-1);
        tracep->declBit(c+751,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh we", false,-1);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wd", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh de", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh d", false,-1, 31,0);
        tracep->declBit(c+2148,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh qe", false,-1);
        tracep->declBus(c+2134,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh q", false,-1, 31,0);
        tracep->declBus(c+2134,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh qs", false,-1, 31,0);
        tracep->declBit(c+751,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en", false,-1);
        tracep->declBus(c+774,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_data", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4339,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+751,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb we", false,-1);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb de", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+2134,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+751,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+774,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+2134,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow DW", false,-1, 31,0);
        tracep->declBus(c+4339,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow RESVAL", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow rst_ni", false,-1);
        tracep->declBit(c+752,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow we", false,-1);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wd", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow de", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow d", false,-1, 31,0);
        tracep->declBit(c+2149,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow qe", false,-1);
        tracep->declBus(c+2135,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow q", false,-1, 31,0);
        tracep->declBus(c+2135,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow qs", false,-1, 31,0);
        tracep->declBit(c+752,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en", false,-1);
        tracep->declBus(c+775,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_data", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4339,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+752,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb we", false,-1);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb de", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+2135,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+752,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+775,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+2135,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter DW", false,-1, 31,0);
        tracep->declBus(c+4339,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter SWACCESS", false,-1, 15,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter RESVAL", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter rst_ni", false,-1);
        tracep->declBit(c+753,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter we", false,-1);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wd", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter de", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter d", false,-1, 31,0);
        tracep->declBit(c+2150,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter qe", false,-1);
        tracep->declBus(c+2136,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter q", false,-1, 31,0);
        tracep->declBus(c+2136,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter qs", false,-1, 31,0);
        tracep->declBit(c+753,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en", false,-1);
        tracep->declBus(c+776,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_data", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+4339,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+753,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb we", false,-1);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb de", false,-1);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+2136,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+753,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+776,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+2136,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter rst_ni", false,-1);
        tracep->declBit(c+777,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter enable_i", false,-1);
        tracep->declBit(c+4077,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter filter_i", false,-1);
        tracep->declBit(c+4078,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2151,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+778,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2152,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter filter_q", false,-1);
        tracep->declBit(c+2153,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter stored_value_q", false,-1);
        tracep->declBit(c+779,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter rst_ni", false,-1);
        tracep->declBit(c+780,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter enable_i", false,-1);
        tracep->declBit(c+4079,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter filter_i", false,-1);
        tracep->declBit(c+4080,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2154,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+781,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2155,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter filter_q", false,-1);
        tracep->declBit(c+2156,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter stored_value_q", false,-1);
        tracep->declBit(c+782,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter rst_ni", false,-1);
        tracep->declBit(c+783,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter enable_i", false,-1);
        tracep->declBit(c+4081,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter filter_i", false,-1);
        tracep->declBit(c+4082,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2157,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+784,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2158,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter filter_q", false,-1);
        tracep->declBit(c+2159,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter stored_value_q", false,-1);
        tracep->declBit(c+785,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter rst_ni", false,-1);
        tracep->declBit(c+786,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter enable_i", false,-1);
        tracep->declBit(c+4083,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter filter_i", false,-1);
        tracep->declBit(c+4084,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2160,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+787,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2161,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter filter_q", false,-1);
        tracep->declBit(c+2162,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter stored_value_q", false,-1);
        tracep->declBit(c+788,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter rst_ni", false,-1);
        tracep->declBit(c+789,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter enable_i", false,-1);
        tracep->declBit(c+4085,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter filter_i", false,-1);
        tracep->declBit(c+4086,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2163,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+790,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2164,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter filter_q", false,-1);
        tracep->declBit(c+2165,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter stored_value_q", false,-1);
        tracep->declBit(c+791,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter rst_ni", false,-1);
        tracep->declBit(c+792,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter enable_i", false,-1);
        tracep->declBit(c+4087,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter filter_i", false,-1);
        tracep->declBit(c+4088,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2166,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+793,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2167,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter filter_q", false,-1);
        tracep->declBit(c+2168,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter stored_value_q", false,-1);
        tracep->declBit(c+794,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter rst_ni", false,-1);
        tracep->declBit(c+795,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter enable_i", false,-1);
        tracep->declBit(c+4089,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter filter_i", false,-1);
        tracep->declBit(c+4090,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2169,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+796,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2170,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter filter_q", false,-1);
        tracep->declBit(c+2171,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter stored_value_q", false,-1);
        tracep->declBit(c+797,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter rst_ni", false,-1);
        tracep->declBit(c+798,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter enable_i", false,-1);
        tracep->declBit(c+4091,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter filter_i", false,-1);
        tracep->declBit(c+4092,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2172,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+799,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2173,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter filter_q", false,-1);
        tracep->declBit(c+2174,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter stored_value_q", false,-1);
        tracep->declBit(c+800,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter rst_ni", false,-1);
        tracep->declBit(c+801,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter enable_i", false,-1);
        tracep->declBit(c+4093,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter filter_i", false,-1);
        tracep->declBit(c+4094,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2175,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+802,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2176,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter filter_q", false,-1);
        tracep->declBit(c+2177,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter stored_value_q", false,-1);
        tracep->declBit(c+803,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter rst_ni", false,-1);
        tracep->declBit(c+804,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter enable_i", false,-1);
        tracep->declBit(c+4095,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter filter_i", false,-1);
        tracep->declBit(c+4096,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2178,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+805,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2179,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter filter_q", false,-1);
        tracep->declBit(c+2180,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter stored_value_q", false,-1);
        tracep->declBit(c+806,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter rst_ni", false,-1);
        tracep->declBit(c+807,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter enable_i", false,-1);
        tracep->declBit(c+4097,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter filter_i", false,-1);
        tracep->declBit(c+4098,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2181,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+808,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2182,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter filter_q", false,-1);
        tracep->declBit(c+2183,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter stored_value_q", false,-1);
        tracep->declBit(c+809,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter rst_ni", false,-1);
        tracep->declBit(c+810,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter enable_i", false,-1);
        tracep->declBit(c+4099,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter filter_i", false,-1);
        tracep->declBit(c+4100,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2184,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+811,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2185,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter filter_q", false,-1);
        tracep->declBit(c+2186,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter stored_value_q", false,-1);
        tracep->declBit(c+812,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter rst_ni", false,-1);
        tracep->declBit(c+813,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter enable_i", false,-1);
        tracep->declBit(c+4101,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter filter_i", false,-1);
        tracep->declBit(c+4102,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2187,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+814,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2188,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter filter_q", false,-1);
        tracep->declBit(c+2189,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter stored_value_q", false,-1);
        tracep->declBit(c+815,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter rst_ni", false,-1);
        tracep->declBit(c+816,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter enable_i", false,-1);
        tracep->declBit(c+4103,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter filter_i", false,-1);
        tracep->declBit(c+4104,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2190,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+817,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2191,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter filter_q", false,-1);
        tracep->declBit(c+2192,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter stored_value_q", false,-1);
        tracep->declBit(c+818,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter rst_ni", false,-1);
        tracep->declBit(c+819,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter enable_i", false,-1);
        tracep->declBit(c+4105,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter filter_i", false,-1);
        tracep->declBit(c+4106,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2193,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+820,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2194,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter filter_q", false,-1);
        tracep->declBit(c+2195,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter stored_value_q", false,-1);
        tracep->declBit(c+821,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter rst_ni", false,-1);
        tracep->declBit(c+822,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter enable_i", false,-1);
        tracep->declBit(c+4107,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter filter_i", false,-1);
        tracep->declBit(c+4108,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2196,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+823,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2197,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter filter_q", false,-1);
        tracep->declBit(c+2198,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter stored_value_q", false,-1);
        tracep->declBit(c+824,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter rst_ni", false,-1);
        tracep->declBit(c+825,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter enable_i", false,-1);
        tracep->declBit(c+4109,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter filter_i", false,-1);
        tracep->declBit(c+4110,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2199,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+826,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2200,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter filter_q", false,-1);
        tracep->declBit(c+2201,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter stored_value_q", false,-1);
        tracep->declBit(c+827,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter rst_ni", false,-1);
        tracep->declBit(c+828,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter enable_i", false,-1);
        tracep->declBit(c+4111,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter filter_i", false,-1);
        tracep->declBit(c+4112,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2202,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+829,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2203,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter filter_q", false,-1);
        tracep->declBit(c+2204,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter stored_value_q", false,-1);
        tracep->declBit(c+830,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter rst_ni", false,-1);
        tracep->declBit(c+831,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter enable_i", false,-1);
        tracep->declBit(c+4113,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter filter_i", false,-1);
        tracep->declBit(c+4114,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2205,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+832,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2206,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter filter_q", false,-1);
        tracep->declBit(c+2207,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter stored_value_q", false,-1);
        tracep->declBit(c+833,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter rst_ni", false,-1);
        tracep->declBit(c+834,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter enable_i", false,-1);
        tracep->declBit(c+4115,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter filter_i", false,-1);
        tracep->declBit(c+4116,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2208,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+835,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2209,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter filter_q", false,-1);
        tracep->declBit(c+2210,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter stored_value_q", false,-1);
        tracep->declBit(c+836,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter rst_ni", false,-1);
        tracep->declBit(c+837,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter enable_i", false,-1);
        tracep->declBit(c+4117,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter filter_i", false,-1);
        tracep->declBit(c+4118,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2211,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+838,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2212,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter filter_q", false,-1);
        tracep->declBit(c+2213,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter stored_value_q", false,-1);
        tracep->declBit(c+839,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter rst_ni", false,-1);
        tracep->declBit(c+840,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter enable_i", false,-1);
        tracep->declBit(c+4119,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter filter_i", false,-1);
        tracep->declBit(c+4120,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2214,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+841,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2215,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter filter_q", false,-1);
        tracep->declBit(c+2216,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter stored_value_q", false,-1);
        tracep->declBit(c+842,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter rst_ni", false,-1);
        tracep->declBit(c+843,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter enable_i", false,-1);
        tracep->declBit(c+4121,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter filter_i", false,-1);
        tracep->declBit(c+4122,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2217,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+844,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2218,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter filter_q", false,-1);
        tracep->declBit(c+2219,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter stored_value_q", false,-1);
        tracep->declBit(c+845,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter rst_ni", false,-1);
        tracep->declBit(c+846,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter enable_i", false,-1);
        tracep->declBit(c+4123,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter filter_i", false,-1);
        tracep->declBit(c+4124,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2220,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+847,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2221,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter filter_q", false,-1);
        tracep->declBit(c+2222,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter stored_value_q", false,-1);
        tracep->declBit(c+848,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter rst_ni", false,-1);
        tracep->declBit(c+849,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter enable_i", false,-1);
        tracep->declBit(c+4125,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter filter_i", false,-1);
        tracep->declBit(c+4126,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2223,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+850,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2224,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter filter_q", false,-1);
        tracep->declBit(c+2225,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter stored_value_q", false,-1);
        tracep->declBit(c+851,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter rst_ni", false,-1);
        tracep->declBit(c+852,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter enable_i", false,-1);
        tracep->declBit(c+4127,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter filter_i", false,-1);
        tracep->declBit(c+4128,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2226,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+853,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2227,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter filter_q", false,-1);
        tracep->declBit(c+2228,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter stored_value_q", false,-1);
        tracep->declBit(c+854,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter rst_ni", false,-1);
        tracep->declBit(c+855,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter enable_i", false,-1);
        tracep->declBit(c+4129,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter filter_i", false,-1);
        tracep->declBit(c+4130,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2229,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+856,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2230,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter filter_q", false,-1);
        tracep->declBit(c+2231,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter stored_value_q", false,-1);
        tracep->declBit(c+857,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter rst_ni", false,-1);
        tracep->declBit(c+858,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter enable_i", false,-1);
        tracep->declBit(c+4131,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter filter_i", false,-1);
        tracep->declBit(c+4132,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2232,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+859,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2233,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter filter_q", false,-1);
        tracep->declBit(c+2234,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter stored_value_q", false,-1);
        tracep->declBit(c+860,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter rst_ni", false,-1);
        tracep->declBit(c+861,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter enable_i", false,-1);
        tracep->declBit(c+4133,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter filter_i", false,-1);
        tracep->declBit(c+4134,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2235,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+862,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2236,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter filter_q", false,-1);
        tracep->declBit(c+2237,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter stored_value_q", false,-1);
        tracep->declBit(c+863,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter rst_ni", false,-1);
        tracep->declBit(c+864,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter enable_i", false,-1);
        tracep->declBit(c+4135,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter filter_i", false,-1);
        tracep->declBit(c+4136,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2238,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+865,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2239,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter filter_q", false,-1);
        tracep->declBit(c+2240,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter stored_value_q", false,-1);
        tracep->declBit(c+866,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter rst_ni", false,-1);
        tracep->declBit(c+867,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter enable_i", false,-1);
        tracep->declBit(c+4137,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter filter_i", false,-1);
        tracep->declBit(c+4138,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2241,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+868,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2242,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter filter_q", false,-1);
        tracep->declBit(c+2243,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter stored_value_q", false,-1);
        tracep->declBit(c+869,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter update_stored_value", false,-1);
        tracep->declBus(c+4341,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter rst_ni", false,-1);
        tracep->declBit(c+870,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter enable_i", false,-1);
        tracep->declBit(c+4139,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter filter_i", false,-1);
        tracep->declBit(c+4140,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter filter_o", false,-1);
        tracep->declBus(c+4158,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+2244,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+871,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+2245,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter filter_q", false,-1);
        tracep->declBit(c+2246,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter stored_value_q", false,-1);
        tracep->declBit(c+872,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter update_stored_value", false,-1);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator u_dut clk_i", false,-1);
        tracep->declBit(c+4001,"Azadi_top_verilator top_verilator u_dut rst_ni", false,-1);
        tracep->declBit(c+2426,"Azadi_top_verilator top_verilator u_dut rx_dv_i", false,-1);
        tracep->declBus(c+2427,"Azadi_top_verilator top_verilator u_dut rx_byte_i", false,-1, 7,0);
        tracep->declBit(c+2431,"Azadi_top_verilator top_verilator u_dut we_o", false,-1);
        tracep->declBus(c+2432,"Azadi_top_verilator top_verilator u_dut addr_o", false,-1, 13,0);
        tracep->declBus(c+2430,"Azadi_top_verilator top_verilator u_dut wdata_o", false,-1, 31,0);
        tracep->declBit(c+2428,"Azadi_top_verilator top_verilator u_dut reset_o", false,-1);
        tracep->declBus(c+2433,"Azadi_top_verilator top_verilator u_dut ctrl_fsm_cs", false,-1, 1,0);
        tracep->declBus(c+2434,"Azadi_top_verilator top_verilator u_dut ctrl_fsm_ns", false,-1, 1,0);
        tracep->declBus(c+2427,"Azadi_top_verilator top_verilator u_dut rx_byte_d", false,-1, 7,0);
        tracep->declBus(c+2435,"Azadi_top_verilator top_verilator u_dut rx_byte_q0", false,-1, 7,0);
        tracep->declBus(c+2436,"Azadi_top_verilator top_verilator u_dut rx_byte_q1", false,-1, 7,0);
        tracep->declBus(c+2437,"Azadi_top_verilator top_verilator u_dut rx_byte_q2", false,-1, 7,0);
        tracep->declBus(c+2438,"Azadi_top_verilator top_verilator u_dut rx_byte_q3", false,-1, 7,0);
        tracep->declBit(c+2431,"Azadi_top_verilator top_verilator u_dut we_q", false,-1);
        tracep->declBit(c+2439,"Azadi_top_verilator top_verilator u_dut we_d", false,-1);
        tracep->declBus(c+2432,"Azadi_top_verilator top_verilator u_dut addr_q", false,-1, 13,0);
        tracep->declBus(c+2432,"Azadi_top_verilator top_verilator u_dut addr_d", false,-1, 13,0);
        tracep->declBit(c+2428,"Azadi_top_verilator top_verilator u_dut reset_q", false,-1);
        tracep->declBit(c+2440,"Azadi_top_verilator top_verilator u_dut reset_d", false,-1);
        tracep->declBus(c+2441,"Azadi_top_verilator top_verilator u_dut byte_count", false,-1, 1,0);
        tracep->declBus(c+4265,"Azadi_top_verilator top_verilator u_dut DONE", false,-1, 1,0);
        tracep->declBus(c+4342,"Azadi_top_verilator top_verilator u_dut LOAD", false,-1, 1,0);
        tracep->declBus(c+4343,"Azadi_top_verilator top_verilator u_dut PROG", false,-1, 1,0);
        tracep->declBus(c+4178,"Azadi_top_verilator top_verilator u_dut RESET", false,-1, 1,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator programmer i_Clock", false,-1);
        tracep->declBit(c+4001,"Azadi_top_verilator top_verilator programmer rst_ni", false,-1);
        tracep->declBit(c+4149,"Azadi_top_verilator top_verilator programmer i_Rx_Serial", false,-1);
        tracep->declBus(c+4344,"Azadi_top_verilator top_verilator programmer CLKS_PER_BIT", false,-1, 15,0);
        tracep->declBit(c+2426,"Azadi_top_verilator top_verilator programmer o_Rx_DV", false,-1);
        tracep->declBus(c+2427,"Azadi_top_verilator top_verilator programmer o_Rx_Byte", false,-1, 7,0);
        tracep->declBus(c+4267,"Azadi_top_verilator top_verilator programmer s_IDLE", false,-1, 2,0);
        tracep->declBus(c+4345,"Azadi_top_verilator top_verilator programmer s_RX_START_BIT", false,-1, 2,0);
        tracep->declBus(c+4346,"Azadi_top_verilator top_verilator programmer s_RX_DATA_BITS", false,-1, 2,0);
        tracep->declBus(c+4347,"Azadi_top_verilator top_verilator programmer s_RX_STOP_BIT", false,-1, 2,0);
        tracep->declBus(c+4348,"Azadi_top_verilator top_verilator programmer s_CLEANUP", false,-1, 2,0);
        tracep->declBit(c+4141,"Azadi_top_verilator top_verilator programmer r_Rx_Data_R", false,-1);
        tracep->declBit(c+4142,"Azadi_top_verilator top_verilator programmer r_Rx_Data", false,-1);
        tracep->declBus(c+2442,"Azadi_top_verilator top_verilator programmer r_Clock_Count", false,-1, 15,0);
        tracep->declBus(c+2443,"Azadi_top_verilator top_verilator programmer r_Bit_Index", false,-1, 2,0);
        tracep->declBus(c+2427,"Azadi_top_verilator top_verilator programmer r_Rx_Byte", false,-1, 7,0);
        tracep->declBit(c+2426,"Azadi_top_verilator top_verilator programmer r_Rx_DV", false,-1);
        tracep->declBus(c+2444,"Azadi_top_verilator top_verilator programmer r_SM_Main", false,-1, 2,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator iccm clock", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator iccm reset", false,-1);
        tracep->declBit(c+3770,"Azadi_top_verilator top_verilator iccm req", false,-1);
        tracep->declBus(c+3769,"Azadi_top_verilator top_verilator iccm addr", false,-1, 11,0);
        tracep->declBus(c+4349,"Azadi_top_verilator top_verilator iccm wdata", false,-1, 31,0);
        tracep->declBus(c+2384,"Azadi_top_verilator top_verilator iccm rdata", false,-1, 31,0);
        tracep->declBit(c+2383,"Azadi_top_verilator top_verilator iccm rvalid", false,-1);
        tracep->declBus(c+4350,"Azadi_top_verilator top_verilator iccm we", false,-1, 3,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator iccm iccm CLK", false,-1);
        tracep->declBit(c+3770,"Azadi_top_verilator top_verilator iccm iccm EN", false,-1);
        tracep->declBus(c+4350,"Azadi_top_verilator top_verilator iccm iccm WE", false,-1, 3,0);
        tracep->declBus(c+4349,"Azadi_top_verilator top_verilator iccm iccm Di", false,-1, 31,0);
        tracep->declBus(c+2384,"Azadi_top_verilator top_verilator iccm iccm Do", false,-1, 31,0);
        tracep->declBus(c+3769,"Azadi_top_verilator top_verilator iccm iccm A", false,-1, 11,0);
        tracep->declBus(c+4307,"Azadi_top_verilator top_verilator inst_mem SramAw", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator inst_mem SramDw", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator inst_mem Outstanding", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator inst_mem ByteAccess", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator inst_mem ErrOnWrite", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator inst_mem ErrOnRead", false,-1);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator inst_mem clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator inst_mem rst_ni", false,-1);
        tracep->declArray(c+3763,"Azadi_top_verilator top_verilator inst_mem tl_i", false,-1, 85,0);
        tracep->declQuad(c+169,"Azadi_top_verilator top_verilator inst_mem tl_o", false,-1, 51,0);
        tracep->declBit(c+3770,"Azadi_top_verilator top_verilator inst_mem req_o", false,-1);
        tracep->declBit(c+4152,"Azadi_top_verilator top_verilator inst_mem gnt_i", false,-1);
        tracep->declBit(c+3861,"Azadi_top_verilator top_verilator inst_mem we_o", false,-1);
        tracep->declBus(c+3769,"Azadi_top_verilator top_verilator inst_mem addr_o", false,-1, 11,0);
        tracep->declBus(c+3862,"Azadi_top_verilator top_verilator inst_mem wdata_o", false,-1, 31,0);
        tracep->declBus(c+3863,"Azadi_top_verilator top_verilator inst_mem wmask_o", false,-1, 31,0);
        tracep->declBus(c+4143,"Azadi_top_verilator top_verilator inst_mem rdata_i", false,-1, 31,0);
        tracep->declBit(c+2383,"Azadi_top_verilator top_verilator inst_mem rvalid_i", false,-1);
        tracep->declBus(c+4178,"Azadi_top_verilator top_verilator inst_mem rerror_i", false,-1, 1,0);
        tracep->declBus(c+4270,"Azadi_top_verilator top_verilator inst_mem SramByte", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator inst_mem DataBitWidth", false,-1, 31,0);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator inst_mem WidthMult", false,-1, 31,0);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator inst_mem WoffsetWidth", false,-1, 31,0);
        tracep->declBus(c+4271,"Azadi_top_verilator top_verilator inst_mem SramReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+4272,"Azadi_top_verilator top_verilator inst_mem ReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+4273,"Azadi_top_verilator top_verilator inst_mem RspFifoWidth", false,-1, 31,0);
        tracep->declBit(c+4144,"Azadi_top_verilator top_verilator inst_mem reqfifo_wvalid", false,-1);
        tracep->declBit(c+3039,"Azadi_top_verilator top_verilator inst_mem reqfifo_wready", false,-1);
        tracep->declBit(c+3040,"Azadi_top_verilator top_verilator inst_mem reqfifo_rvalid", false,-1);
        tracep->declBit(c+873,"Azadi_top_verilator top_verilator inst_mem reqfifo_rready", false,-1);
        tracep->declBus(c+3864,"Azadi_top_verilator top_verilator inst_mem reqfifo_wdata", false,-1, 12,0);
        tracep->declBus(c+3041,"Azadi_top_verilator top_verilator inst_mem reqfifo_rdata", false,-1, 12,0);
        tracep->declBit(c+3865,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_wvalid", false,-1);
        tracep->declBit(c+3042,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_wready", false,-1);
        tracep->declBit(c+3043,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_rready", false,-1);
        tracep->declBus(c+3866,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_wdata", false,-1, 4,0);
        tracep->declBus(c+3044,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_rdata", false,-1, 4,0);
        tracep->declBit(c+3043,"Azadi_top_verilator top_verilator inst_mem rspfifo_wvalid", false,-1);
        tracep->declBit(c+3045,"Azadi_top_verilator top_verilator inst_mem rspfifo_wready", false,-1);
        tracep->declBit(c+3046,"Azadi_top_verilator top_verilator inst_mem rspfifo_rvalid", false,-1);
        tracep->declBit(c+1978,"Azadi_top_verilator top_verilator inst_mem rspfifo_rready", false,-1);
        tracep->declQuad(c+874,"Azadi_top_verilator top_verilator inst_mem rspfifo_wdata", false,-1, 32,0);
        tracep->declQuad(c+876,"Azadi_top_verilator top_verilator inst_mem rspfifo_rdata", false,-1, 32,0);
        tracep->declBit(c+3867,"Azadi_top_verilator top_verilator inst_mem error_internal", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator inst_mem wr_attr_error", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator inst_mem wr_vld_error", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator inst_mem rd_vld_error", false,-1);
        tracep->declBit(c+3867,"Azadi_top_verilator top_verilator inst_mem tlul_error", false,-1);
        tracep->declBit(c+4144,"Azadi_top_verilator top_verilator inst_mem a_ack", false,-1);
        tracep->declBit(c+873,"Azadi_top_verilator top_verilator inst_mem d_ack", false,-1);
        tracep->declBit(c+3770,"Azadi_top_verilator top_verilator inst_mem sram_ack", false,-1);
        tracep->declBit(c+3047,"Azadi_top_verilator top_verilator inst_mem d_valid", false,-1);
        tracep->declBit(c+1979,"Azadi_top_verilator top_verilator inst_mem d_error", false,-1);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator inst_mem woffset", false,-1, 0,0);
        tracep->declBus(c+3863,"Azadi_top_verilator top_verilator inst_mem wmask_int", false,-1, 31,0);
        tracep->declBus(c+3862,"Azadi_top_verilator top_verilator inst_mem wdata_int", false,-1, 31,0);
        tracep->declBus(c+4145,"Azadi_top_verilator top_verilator inst_mem rdata", false,-1, 31,0);
        tracep->declBus(c+3048,"Azadi_top_verilator top_verilator inst_mem rmask", false,-1, 31,0);
        tracep->declBus(c+878,"Azadi_top_verilator top_verilator inst_mem rdata_tlword", false,-1, 31,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator inst_mem unused_rerror", false,-1);
        tracep->declBus(c+3868,"Azadi_top_verilator top_verilator inst_mem unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4274,"Azadi_top_verilator top_verilator inst_mem unnamedblk2 i", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator inst_mem u_err clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator inst_mem u_err rst_ni", false,-1);
        tracep->declArray(c+3763,"Azadi_top_verilator top_verilator inst_mem u_err tl_i", false,-1, 85,0);
        tracep->declBit(c+3867,"Azadi_top_verilator top_verilator inst_mem u_err err_o", false,-1);
        tracep->declBus(c+4275,"Azadi_top_verilator top_verilator inst_mem u_err IW", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator inst_mem u_err SZW", false,-1, 31,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator inst_mem u_err DW", false,-1, 31,0);
        tracep->declBus(c+4270,"Azadi_top_verilator top_verilator inst_mem u_err MW", false,-1, 31,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator inst_mem u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+3869,"Azadi_top_verilator top_verilator inst_mem u_err opcode_allowed", false,-1);
        tracep->declBit(c+3870,"Azadi_top_verilator top_verilator inst_mem u_err a_config_allowed", false,-1);
        tracep->declBit(c+3871,"Azadi_top_verilator top_verilator inst_mem u_err op_full", false,-1);
        tracep->declBit(c+3872,"Azadi_top_verilator top_verilator inst_mem u_err op_partial", false,-1);
        tracep->declBit(c+3873,"Azadi_top_verilator top_verilator inst_mem u_err op_get", false,-1);
        tracep->declBit(c+3874,"Azadi_top_verilator top_verilator inst_mem u_err addr_sz_chk", false,-1);
        tracep->declBit(c+3875,"Azadi_top_verilator top_verilator inst_mem u_err mask_chk", false,-1);
        tracep->declBit(c+3876,"Azadi_top_verilator top_verilator inst_mem u_err fulldata_chk", false,-1);
        tracep->declBus(c+3877,"Azadi_top_verilator top_verilator inst_mem u_err mask", false,-1, 3,0);
        tracep->declBus(c+4276,"Azadi_top_verilator top_verilator inst_mem u_reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator inst_mem u_reqfifo Pass", false,-1);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator inst_mem u_reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator inst_mem u_reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator inst_mem u_reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator inst_mem u_reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator inst_mem u_reqfifo clr_i", false,-1);
        tracep->declBit(c+4144,"Azadi_top_verilator top_verilator inst_mem u_reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3039,"Azadi_top_verilator top_verilator inst_mem u_reqfifo wready_o", false,-1);
        tracep->declBus(c+3864,"Azadi_top_verilator top_verilator inst_mem u_reqfifo wdata_i", false,-1, 12,0);
        tracep->declBit(c+3040,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rvalid_o", false,-1);
        tracep->declBit(c+873,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rready_i", false,-1);
        tracep->declBus(c+3041,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rdata_o", false,-1, 12,0);
        tracep->declBus(c+2380,"Azadi_top_verilator top_verilator inst_mem u_reqfifo depth_o", false,-1, 1,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3049,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+2247,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+879,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+1980,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+3050,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+3051,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+3050,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+3052,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2248,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+3053,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+2249,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+2421,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo storage", false,-1, 25,0);
        tracep->declBus(c+2373,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo storage_rdata", false,-1, 12,0);
        tracep->declBus(c+2373,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo rdata_int", false,-1, 12,0);
        tracep->declBus(c+4198,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo Pass", false,-1);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo clr_i", false,-1);
        tracep->declBit(c+3865,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo wvalid_i", false,-1);
        tracep->declBit(c+3042,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo wready_o", false,-1);
        tracep->declBus(c+3866,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo wdata_i", false,-1, 4,0);
        tracep->declBit(c+3054,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rvalid_o", false,-1);
        tracep->declBit(c+3043,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rready_i", false,-1);
        tracep->declBus(c+3044,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rdata_o", false,-1, 4,0);
        tracep->declBus(c+2381,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo depth_o", false,-1, 1,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3055,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+2250,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+3878,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+3056,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+3057,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+3058,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+3057,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+3059,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2251,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+3060,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+2252,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+2422,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo storage", false,-1, 9,0);
        tracep->declBus(c+2374,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo storage_rdata", false,-1, 4,0);
        tracep->declBus(c+2374,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo rdata_int", false,-1, 4,0);
        tracep->declBus(c+4277,"Azadi_top_verilator top_verilator inst_mem u_rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator inst_mem u_rspfifo Pass", false,-1);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator inst_mem u_rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator inst_mem u_rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator inst_mem u_rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator inst_mem u_rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator inst_mem u_rspfifo clr_i", false,-1);
        tracep->declBit(c+3043,"Azadi_top_verilator top_verilator inst_mem u_rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3045,"Azadi_top_verilator top_verilator inst_mem u_rspfifo wready_o", false,-1);
        tracep->declQuad(c+874,"Azadi_top_verilator top_verilator inst_mem u_rspfifo wdata_i", false,-1, 32,0);
        tracep->declBit(c+3046,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1978,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rready_i", false,-1);
        tracep->declQuad(c+876,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rdata_o", false,-1, 32,0);
        tracep->declBus(c+2382,"Azadi_top_verilator top_verilator inst_mem u_rspfifo depth_o", false,-1, 1,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3061,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+2253,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+3062,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+1981,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+3063,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+3064,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+3065,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+3066,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2254,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+3067,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+2255,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declArray(c+2423,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo storage", false,-1, 65,0);
        tracep->declQuad(c+2375,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo storage_rdata", false,-1, 32,0);
        tracep->declQuad(c+4146,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo rdata_int", false,-1, 32,0);
        tracep->declBus(c+4351,"Azadi_top_verilator u_jtagdpi ListenPort", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator u_jtagdpi clk_i", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator u_jtagdpi rst_ni", false,-1);
        tracep->declBit(c+2445,"Azadi_top_verilator u_jtagdpi jtag_tck", false,-1);
        tracep->declBit(c+2447,"Azadi_top_verilator u_jtagdpi jtag_tms", false,-1);
        tracep->declBit(c+2446,"Azadi_top_verilator u_jtagdpi jtag_tdi", false,-1);
        tracep->declBit(c+3102,"Azadi_top_verilator u_jtagdpi jtag_tdo", false,-1);
        tracep->declBit(c+2448,"Azadi_top_verilator u_jtagdpi jtag_trst_n", false,-1);
        tracep->declBit(c+2449,"Azadi_top_verilator u_jtagdpi jtag_srst_n", false,-1);
        tracep->declQuad(c+115,"Azadi_top_verilator u_jtagdpi ctx", false,-1, 63,0);
        tracep->declBus(c+4352,"jtag_pkg JTAG_REQ_DEFAULT", false,-1, 3,0);
        tracep->declBus(c+4353,"jtag_pkg JTAG_RSP_DEFAULT", false,-1, 1,0);
        tracep->declBus(c+4354,"dm DbgVersion013", false,-1, 3,0);
        tracep->declBus(c+4355,"dm ProgBufSize", false,-1, 4,0);
        tracep->declBus(c+4354,"dm DataCount", false,-1, 3,0);
        tracep->declQuad(c+4356,"dm HaltAddress", false,-1, 63,0);
        tracep->declQuad(c+4358,"dm ResumeAddress", false,-1, 63,0);
        tracep->declQuad(c+4360,"dm ExceptionAddress", false,-1, 63,0);
        tracep->declBus(c+4212,"dm DataAddr", false,-1, 11,0);
        tracep->declBus(c+4345,"dm CauseBreakpoint", false,-1, 2,0);
        tracep->declBus(c+4346,"dm CauseTrigger", false,-1, 2,0);
        tracep->declBus(c+4347,"dm CauseRequest", false,-1, 2,0);
        tracep->declBus(c+4348,"dm CauseSingleStep", false,-1, 2,0);
        tracep->declBus(c+4178,"dm DTM_SUCCESS", false,-1, 1,0);
        tracep->declBus(c+4362,"tl_periph_pkg ADDR_SPACE_UART0", false,-1, 31,0);
        tracep->declBus(c+4363,"tl_periph_pkg ADDR_SPACE_UART1", false,-1, 31,0);
        tracep->declBus(c+4364,"tl_periph_pkg ADDR_SPACE_SPI0", false,-1, 31,0);
        tracep->declBus(c+4365,"tl_periph_pkg ADDR_SPACE_SPI1", false,-1, 31,0);
        tracep->declBus(c+4366,"tl_periph_pkg ADDR_SPACE_SPI2", false,-1, 31,0);
        tracep->declBus(c+4367,"tl_periph_pkg ADDR_SPACE_PWM", false,-1, 31,0);
        tracep->declBus(c+4368,"tl_periph_pkg ADDR_SPACE_GPIO", false,-1, 31,0);
        tracep->declBus(c+4369,"tl_periph_pkg ADDR_SPACE_I2C0", false,-1, 31,0);
        tracep->declBus(c+4370,"tl_periph_pkg ADDR_SPACE_I2C1", false,-1, 31,0);
        tracep->declBus(c+4371,"tl_periph_pkg ADDR_SPACE_CAN0", false,-1, 31,0);
        tracep->declBus(c+4372,"tl_periph_pkg ADDR_SPACE_CAN1", false,-1, 31,0);
        tracep->declBus(c+4373,"tl_periph_pkg ADDR_SPACE_ADC", false,-1, 31,0);
        tracep->declBus(c+4374,"tl_periph_pkg ADDR_SPACE_QSPI", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_periph_pkg ADDR_MASK_UART0", false,-1, 31,0);
        tracep->declBus(c+4376,"tl_periph_pkg ADDR_MASK_UART1", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_periph_pkg ADDR_MASK_SPI0", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_periph_pkg ADDR_MASK_SPI1", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_periph_pkg ADDR_MASK_SPI2", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_periph_pkg ADDR_MASK_PWM", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_periph_pkg ADDR_MASK_GPIO", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_periph_pkg ADDR_MASK_I2C0", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_periph_pkg ADDR_MASK_I2C1", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_periph_pkg ADDR_MASK_CAN0", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_periph_pkg ADDR_MASK_CAN1", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_periph_pkg ADDR_MASK_ADC", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_periph_pkg ADDR_MASK_QSPI", false,-1, 31,0);
        tracep->declBus(c+4201,"tl_periph_pkg N_HOST", false,-1, 31,0);
        tracep->declBus(c+4272,"tl_periph_pkg N_DEVICE", false,-1, 31,0);
        tracep->declBus(c+4153,"tl_main_pkg ADDR_SPACE_ICCM", false,-1, 31,0);
        tracep->declBus(c+4377,"tl_main_pkg ADDR_SPACE_DEBUG_ROM", false,-1, 31,0);
        tracep->declBus(c+4378,"tl_main_pkg ADDR_SPACE_DCCM", false,-1, 31,0);
        tracep->declBus(c+4379,"tl_main_pkg ADDR_SPACE_FLASH_CTRL", false,-1, 31,0);
        tracep->declBus(c+4380,"tl_main_pkg ADDR_SPACE_TIMER0", false,-1, 31,0);
        tracep->declBus(c+4381,"tl_main_pkg ADDR_SPACE_TIMER1", false,-1, 31,0);
        tracep->declBus(c+4382,"tl_main_pkg ADDR_SPACE_TIMER2", false,-1, 31,0);
        tracep->declBus(c+4383,"tl_main_pkg ADDR_SPACE_TIMER3", false,-1, 31,0);
        tracep->declBus(c+4384,"tl_main_pkg ADDR_SPACE_TIMER4", false,-1, 31,0);
        tracep->declBus(c+4385,"tl_main_pkg ADDR_SPACE_PLIC", false,-1, 31,0);
        tracep->declBus(c+4362,"tl_main_pkg ADDR_SPACE_XBAR_PERI", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_main_pkg ADDR_MASK_ICCM", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_main_pkg ADDR_MASK_DEBUG_ROM", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_main_pkg ADDR_MASK_DCCM", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_main_pkg ADDR_MASK_FLASH_CTRL", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_main_pkg ADDR_MASK_TIMER0", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_main_pkg ADDR_MASK_TIMER1", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_main_pkg ADDR_MASK_TIMER2", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_main_pkg ADDR_MASK_TIMER3", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_main_pkg ADDR_MASK_TIMER4", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_main_pkg ADDR_MASK_PLIC", false,-1, 31,0);
        tracep->declBus(c+4375,"tl_main_pkg ADDR_MASK_XBAR_PERI", false,-1, 31,0);
        tracep->declBus(c+4266,"tl_main_pkg N_HOST", false,-1, 31,0);
        tracep->declBus(c+4386,"tl_main_pkg N_DEVICE", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith DCCM M", false,-1, 31,0);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith DCCM HReqPass", false,-1, 1,0);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith DCCM HRspPass", false,-1, 1,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith DCCM HReqDepth", false,-1, 7,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith DCCM HRspDepth", false,-1, 7,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith DCCM DReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith DCCM DRspPass", false,-1);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith DCCM DReqDepth", false,-1, 3,0);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith DCCM DRspDepth", false,-1, 3,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith DCCM clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith DCCM rst_ni", false,-1);
        tracep->declArray(c+3879,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(0)", false,-1, 85,0);
        tracep->declArray(c+3882,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_i(1)", false,-1, 85,0);
        tracep->declQuad(c+880,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(0)", false,-1, 51,0);
        tracep->declQuad(c+882,"Azadi_top_verilator top_verilator main_swith DCCM tl_h_o(1)", false,-1, 51,0);
        tracep->declArray(c+173,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+3002,"Azadi_top_verilator top_verilator main_swith DCCM tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4387,"Azadi_top_verilator top_verilator main_swith DCCM IDW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith DCCM STIDW", false,-1, 31,0);
        tracep->declArray(c+884,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(0)", false,-1, 85,0);
        tracep->declArray(c+887,"Azadi_top_verilator top_verilator main_swith DCCM hreq_fifo_o(1)", false,-1, 85,0);
        tracep->declQuad(c+890,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(0)", false,-1, 51,0);
        tracep->declQuad(c+892,"Azadi_top_verilator top_verilator main_swith DCCM hrsp_fifo_i(1)", false,-1, 51,0);
        tracep->declBus(c+894,"Azadi_top_verilator top_verilator main_swith DCCM hrequest", false,-1, 1,0);
        tracep->declBus(c+895,"Azadi_top_verilator top_verilator main_swith DCCM hgrant", false,-1, 1,0);
        tracep->declArray(c+896,"Azadi_top_verilator top_verilator main_swith DCCM dreq_fifo_i", false,-1, 85,0);
        tracep->declQuad(c+3068,"Azadi_top_verilator top_verilator main_swith DCCM drsp_fifo_o", false,-1, 51,0);
        tracep->declBit(c+899,"Azadi_top_verilator top_verilator main_swith DCCM arb_valid", false,-1);
        tracep->declBit(c+3070,"Azadi_top_verilator top_verilator main_swith DCCM arb_ready", false,-1);
        tracep->declArray(c+900,"Azadi_top_verilator top_verilator main_swith DCCM arb_data", false,-1, 85,0);
        tracep->declBus(c+3071,"Azadi_top_verilator top_verilator main_swith DCCM hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+903,"Azadi_top_verilator top_verilator main_swith DCCM dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+3072,"Azadi_top_verilator top_verilator main_swith DCCM hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+904,"Azadi_top_verilator top_verilator main_swith DCCM dfifo_rspready_merged", false,-1);
        tracep->declArray(c+905,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4388,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3885,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3886,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declArray(c+908,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4203,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3887,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3888,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rst_ni", false,-1);
        tracep->declArray(c+896,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+3068,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+173,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+3002,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+911,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3073,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+912,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+911,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3073,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+912,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+3074,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+915,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+3075,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3074,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+915,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+3075,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+4299,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+894,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+916+i*3,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+895,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+922,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+899,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+900,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+3070,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+923,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+924,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+925,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+2256,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+926,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+927,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith DCCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL M", false,-1, 31,0);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HReqPass", false,-1, 1,0);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HRspPass", false,-1, 1,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HReqDepth", false,-1, 7,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HRspDepth", false,-1, 7,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DRspPass", false,-1);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DReqDepth", false,-1, 3,0);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DRspDepth", false,-1, 3,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL rst_ni", false,-1);
        tracep->declArray(c+3889,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0)", false,-1, 85,0);
        tracep->declArray(c+3892,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1)", false,-1, 85,0);
        tracep->declQuad(c+928,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0)", false,-1, 51,0);
        tracep->declQuad(c+930,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1)", false,-1, 51,0);
        tracep->declArray(c+326,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4278,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4387,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL IDW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL STIDW", false,-1, 31,0);
        tracep->declArray(c+932,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0)", false,-1, 85,0);
        tracep->declArray(c+935,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1)", false,-1, 85,0);
        tracep->declQuad(c+938,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0)", false,-1, 51,0);
        tracep->declQuad(c+940,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1)", false,-1, 51,0);
        tracep->declBus(c+942,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrequest", false,-1, 1,0);
        tracep->declBus(c+943,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hgrant", false,-1, 1,0);
        tracep->declArray(c+944,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i", false,-1, 85,0);
        tracep->declQuad(c+117,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o", false,-1, 51,0);
        tracep->declBit(c+947,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_valid", false,-1);
        tracep->declBit(c+119,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_ready", false,-1);
        tracep->declArray(c+948,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data", false,-1, 85,0);
        tracep->declBus(c+120,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+951,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+121,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+952,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dfifo_rspready_merged", false,-1);
        tracep->declArray(c+953,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4388,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3895,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3896,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declArray(c+956,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4203,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3897,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3898,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rst_ni", false,-1);
        tracep->declArray(c+944,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+117,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+326,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4278,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+959,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4390,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+960,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+959,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4390,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+960,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4391,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+963,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4392,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4391,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+963,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4392,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+4299,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+942,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+964+i*3,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+943,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+970,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+947,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+948,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+119,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+971,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+972,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+973,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+2257,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+974,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+975,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith TIMER_0 M", false,-1, 31,0);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith TIMER_0 HReqPass", false,-1, 1,0);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith TIMER_0 HRspPass", false,-1, 1,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith TIMER_0 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith TIMER_0 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_0 DReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_0 DRspPass", false,-1);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith TIMER_0 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith TIMER_0 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_0 clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_0 rst_ni", false,-1);
        tracep->declArray(c+3899,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(0)", false,-1, 85,0);
        tracep->declArray(c+3902,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_i(1)", false,-1, 85,0);
        tracep->declQuad(c+976,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(0)", false,-1, 51,0);
        tracep->declQuad(c+978,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_h_o(1)", false,-1, 51,0);
        tracep->declArray(c+329,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4280,"Azadi_top_verilator top_verilator main_swith TIMER_0 tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4387,"Azadi_top_verilator top_verilator main_swith TIMER_0 IDW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_0 STIDW", false,-1, 31,0);
        tracep->declArray(c+980,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(0)", false,-1, 85,0);
        tracep->declArray(c+983,"Azadi_top_verilator top_verilator main_swith TIMER_0 hreq_fifo_o(1)", false,-1, 85,0);
        tracep->declQuad(c+986,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(0)", false,-1, 51,0);
        tracep->declQuad(c+988,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrsp_fifo_i(1)", false,-1, 51,0);
        tracep->declBus(c+990,"Azadi_top_verilator top_verilator main_swith TIMER_0 hrequest", false,-1, 1,0);
        tracep->declBus(c+991,"Azadi_top_verilator top_verilator main_swith TIMER_0 hgrant", false,-1, 1,0);
        tracep->declArray(c+992,"Azadi_top_verilator top_verilator main_swith TIMER_0 dreq_fifo_i", false,-1, 85,0);
        tracep->declQuad(c+122,"Azadi_top_verilator top_verilator main_swith TIMER_0 drsp_fifo_o", false,-1, 51,0);
        tracep->declBit(c+995,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_valid", false,-1);
        tracep->declBit(c+124,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_ready", false,-1);
        tracep->declArray(c+996,"Azadi_top_verilator top_verilator main_swith TIMER_0 arb_data", false,-1, 85,0);
        tracep->declBus(c+125,"Azadi_top_verilator top_verilator main_swith TIMER_0 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+999,"Azadi_top_verilator top_verilator main_swith TIMER_0 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+126,"Azadi_top_verilator top_verilator main_swith TIMER_0 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+1000,"Azadi_top_verilator top_verilator main_swith TIMER_0 dfifo_rspready_merged", false,-1);
        tracep->declArray(c+1001,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4388,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3905,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3906,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declArray(c+1004,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4203,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3907,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3908,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rst_ni", false,-1);
        tracep->declArray(c+992,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+122,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+329,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4280,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1007,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4394,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1008,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1007,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4394,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1008,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4395,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1011,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4396,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4395,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1011,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4396,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+4299,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+990,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+1012+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+991,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+1018,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+995,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+996,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+124,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+1019,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+1020,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+1021,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+2258,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+1022,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+1023,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith TIMER_1 M", false,-1, 31,0);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith TIMER_1 HReqPass", false,-1, 1,0);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith TIMER_1 HRspPass", false,-1, 1,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith TIMER_1 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith TIMER_1 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_1 DReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_1 DRspPass", false,-1);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith TIMER_1 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith TIMER_1 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_1 clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_1 rst_ni", false,-1);
        tracep->declArray(c+3909,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(0)", false,-1, 85,0);
        tracep->declArray(c+3912,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_i(1)", false,-1, 85,0);
        tracep->declQuad(c+1024,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(0)", false,-1, 51,0);
        tracep->declQuad(c+1026,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_h_o(1)", false,-1, 51,0);
        tracep->declArray(c+332,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4282,"Azadi_top_verilator top_verilator main_swith TIMER_1 tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4387,"Azadi_top_verilator top_verilator main_swith TIMER_1 IDW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_1 STIDW", false,-1, 31,0);
        tracep->declArray(c+1028,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(0)", false,-1, 85,0);
        tracep->declArray(c+1031,"Azadi_top_verilator top_verilator main_swith TIMER_1 hreq_fifo_o(1)", false,-1, 85,0);
        tracep->declQuad(c+1034,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(0)", false,-1, 51,0);
        tracep->declQuad(c+1036,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrsp_fifo_i(1)", false,-1, 51,0);
        tracep->declBus(c+1038,"Azadi_top_verilator top_verilator main_swith TIMER_1 hrequest", false,-1, 1,0);
        tracep->declBus(c+1039,"Azadi_top_verilator top_verilator main_swith TIMER_1 hgrant", false,-1, 1,0);
        tracep->declArray(c+1040,"Azadi_top_verilator top_verilator main_swith TIMER_1 dreq_fifo_i", false,-1, 85,0);
        tracep->declQuad(c+127,"Azadi_top_verilator top_verilator main_swith TIMER_1 drsp_fifo_o", false,-1, 51,0);
        tracep->declBit(c+1043,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_valid", false,-1);
        tracep->declBit(c+129,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_ready", false,-1);
        tracep->declArray(c+1044,"Azadi_top_verilator top_verilator main_swith TIMER_1 arb_data", false,-1, 85,0);
        tracep->declBus(c+130,"Azadi_top_verilator top_verilator main_swith TIMER_1 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+1047,"Azadi_top_verilator top_verilator main_swith TIMER_1 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+131,"Azadi_top_verilator top_verilator main_swith TIMER_1 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+1048,"Azadi_top_verilator top_verilator main_swith TIMER_1 dfifo_rspready_merged", false,-1);
        tracep->declArray(c+1049,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4388,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3915,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3916,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declArray(c+1052,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4203,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3917,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3918,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rst_ni", false,-1);
        tracep->declArray(c+1040,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+127,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+332,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4282,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1055,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4398,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1056,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1055,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4398,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1056,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4399,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1059,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4400,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4399,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1059,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4400,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+4299,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+1038,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+1060+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+1039,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+1066,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+1043,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+1044,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+129,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+1067,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+1068,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+1069,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+2259,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+1070,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+1071,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith TIMER_2 M", false,-1, 31,0);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith TIMER_2 HReqPass", false,-1, 1,0);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith TIMER_2 HRspPass", false,-1, 1,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith TIMER_2 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith TIMER_2 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_2 DReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_2 DRspPass", false,-1);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith TIMER_2 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith TIMER_2 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_2 clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_2 rst_ni", false,-1);
        tracep->declArray(c+3919,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(0)", false,-1, 85,0);
        tracep->declArray(c+3922,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_i(1)", false,-1, 85,0);
        tracep->declQuad(c+1072,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(0)", false,-1, 51,0);
        tracep->declQuad(c+1074,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_h_o(1)", false,-1, 51,0);
        tracep->declArray(c+335,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4284,"Azadi_top_verilator top_verilator main_swith TIMER_2 tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4387,"Azadi_top_verilator top_verilator main_swith TIMER_2 IDW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_2 STIDW", false,-1, 31,0);
        tracep->declArray(c+1076,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(0)", false,-1, 85,0);
        tracep->declArray(c+1079,"Azadi_top_verilator top_verilator main_swith TIMER_2 hreq_fifo_o(1)", false,-1, 85,0);
        tracep->declQuad(c+1082,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(0)", false,-1, 51,0);
        tracep->declQuad(c+1084,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrsp_fifo_i(1)", false,-1, 51,0);
        tracep->declBus(c+1086,"Azadi_top_verilator top_verilator main_swith TIMER_2 hrequest", false,-1, 1,0);
        tracep->declBus(c+1087,"Azadi_top_verilator top_verilator main_swith TIMER_2 hgrant", false,-1, 1,0);
        tracep->declArray(c+1088,"Azadi_top_verilator top_verilator main_swith TIMER_2 dreq_fifo_i", false,-1, 85,0);
        tracep->declQuad(c+132,"Azadi_top_verilator top_verilator main_swith TIMER_2 drsp_fifo_o", false,-1, 51,0);
        tracep->declBit(c+1091,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_valid", false,-1);
        tracep->declBit(c+134,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_ready", false,-1);
        tracep->declArray(c+1092,"Azadi_top_verilator top_verilator main_swith TIMER_2 arb_data", false,-1, 85,0);
        tracep->declBus(c+135,"Azadi_top_verilator top_verilator main_swith TIMER_2 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+1095,"Azadi_top_verilator top_verilator main_swith TIMER_2 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+136,"Azadi_top_verilator top_verilator main_swith TIMER_2 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+1096,"Azadi_top_verilator top_verilator main_swith TIMER_2 dfifo_rspready_merged", false,-1);
        tracep->declArray(c+1097,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4388,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3925,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3926,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declArray(c+1100,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4203,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3927,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3928,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rst_ni", false,-1);
        tracep->declArray(c+1088,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+132,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+335,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4284,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1103,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4402,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1104,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1103,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4402,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1104,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4403,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1107,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4404,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4403,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1107,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4404,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+4299,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+1086,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+1108+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+1087,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+1114,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+1091,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+1092,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+134,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+1115,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+1116,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+1117,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+2260,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+1118,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+1119,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith TIMER_3 M", false,-1, 31,0);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith TIMER_3 HReqPass", false,-1, 1,0);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith TIMER_3 HRspPass", false,-1, 1,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith TIMER_3 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith TIMER_3 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_3 DReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_3 DRspPass", false,-1);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith TIMER_3 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith TIMER_3 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_3 clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_3 rst_ni", false,-1);
        tracep->declArray(c+3929,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(0)", false,-1, 85,0);
        tracep->declArray(c+3932,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_i(1)", false,-1, 85,0);
        tracep->declQuad(c+1120,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(0)", false,-1, 51,0);
        tracep->declQuad(c+1122,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_h_o(1)", false,-1, 51,0);
        tracep->declArray(c+338,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4286,"Azadi_top_verilator top_verilator main_swith TIMER_3 tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4387,"Azadi_top_verilator top_verilator main_swith TIMER_3 IDW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_3 STIDW", false,-1, 31,0);
        tracep->declArray(c+1124,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(0)", false,-1, 85,0);
        tracep->declArray(c+1127,"Azadi_top_verilator top_verilator main_swith TIMER_3 hreq_fifo_o(1)", false,-1, 85,0);
        tracep->declQuad(c+1130,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(0)", false,-1, 51,0);
        tracep->declQuad(c+1132,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrsp_fifo_i(1)", false,-1, 51,0);
        tracep->declBus(c+1134,"Azadi_top_verilator top_verilator main_swith TIMER_3 hrequest", false,-1, 1,0);
        tracep->declBus(c+1135,"Azadi_top_verilator top_verilator main_swith TIMER_3 hgrant", false,-1, 1,0);
        tracep->declArray(c+1136,"Azadi_top_verilator top_verilator main_swith TIMER_3 dreq_fifo_i", false,-1, 85,0);
        tracep->declQuad(c+137,"Azadi_top_verilator top_verilator main_swith TIMER_3 drsp_fifo_o", false,-1, 51,0);
        tracep->declBit(c+1139,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_valid", false,-1);
        tracep->declBit(c+139,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_ready", false,-1);
        tracep->declArray(c+1140,"Azadi_top_verilator top_verilator main_swith TIMER_3 arb_data", false,-1, 85,0);
        tracep->declBus(c+140,"Azadi_top_verilator top_verilator main_swith TIMER_3 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+1143,"Azadi_top_verilator top_verilator main_swith TIMER_3 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+141,"Azadi_top_verilator top_verilator main_swith TIMER_3 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+1144,"Azadi_top_verilator top_verilator main_swith TIMER_3 dfifo_rspready_merged", false,-1);
        tracep->declArray(c+1145,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4388,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3935,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3936,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declArray(c+1148,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4203,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3937,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3938,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rst_ni", false,-1);
        tracep->declArray(c+1136,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+137,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+338,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4286,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1151,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4406,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1152,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1151,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4406,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1152,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4407,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1155,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4408,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4407,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1155,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4408,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+4299,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+1134,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+1156+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+1135,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+1162,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+1139,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+1140,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+139,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+1163,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+1164,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+1165,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+2261,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+1166,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+1167,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith TIMER_4 M", false,-1, 31,0);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith TIMER_4 HReqPass", false,-1, 1,0);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith TIMER_4 HRspPass", false,-1, 1,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith TIMER_4 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith TIMER_4 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_4 DReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_4 DRspPass", false,-1);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith TIMER_4 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith TIMER_4 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_4 clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_4 rst_ni", false,-1);
        tracep->declArray(c+3939,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(0)", false,-1, 85,0);
        tracep->declArray(c+3942,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_i(1)", false,-1, 85,0);
        tracep->declQuad(c+1168,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(0)", false,-1, 51,0);
        tracep->declQuad(c+1170,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_h_o(1)", false,-1, 51,0);
        tracep->declArray(c+341,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4288,"Azadi_top_verilator top_verilator main_swith TIMER_4 tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4387,"Azadi_top_verilator top_verilator main_swith TIMER_4 IDW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_4 STIDW", false,-1, 31,0);
        tracep->declArray(c+1172,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(0)", false,-1, 85,0);
        tracep->declArray(c+1175,"Azadi_top_verilator top_verilator main_swith TIMER_4 hreq_fifo_o(1)", false,-1, 85,0);
        tracep->declQuad(c+1178,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(0)", false,-1, 51,0);
        tracep->declQuad(c+1180,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrsp_fifo_i(1)", false,-1, 51,0);
        tracep->declBus(c+1182,"Azadi_top_verilator top_verilator main_swith TIMER_4 hrequest", false,-1, 1,0);
        tracep->declBus(c+1183,"Azadi_top_verilator top_verilator main_swith TIMER_4 hgrant", false,-1, 1,0);
        tracep->declArray(c+1184,"Azadi_top_verilator top_verilator main_swith TIMER_4 dreq_fifo_i", false,-1, 85,0);
        tracep->declQuad(c+142,"Azadi_top_verilator top_verilator main_swith TIMER_4 drsp_fifo_o", false,-1, 51,0);
        tracep->declBit(c+1187,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_valid", false,-1);
        tracep->declBit(c+144,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_ready", false,-1);
        tracep->declArray(c+1188,"Azadi_top_verilator top_verilator main_swith TIMER_4 arb_data", false,-1, 85,0);
        tracep->declBus(c+145,"Azadi_top_verilator top_verilator main_swith TIMER_4 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+1191,"Azadi_top_verilator top_verilator main_swith TIMER_4 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+146,"Azadi_top_verilator top_verilator main_swith TIMER_4 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+1192,"Azadi_top_verilator top_verilator main_swith TIMER_4 dfifo_rspready_merged", false,-1);
        tracep->declArray(c+1193,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4388,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3945,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3946,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declArray(c+1196,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4203,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3947,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3948,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rst_ni", false,-1);
        tracep->declArray(c+1184,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+142,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+341,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4288,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1199,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4410,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1200,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1199,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4410,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1200,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4411,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1203,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4412,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4411,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1203,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4412,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+4299,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+1182,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+1204+i*3,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+1183,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+1210,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+1187,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+1188,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+144,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+1211,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+1212,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+1213,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+2262,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+1214,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+1215,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith PLIC M", false,-1, 31,0);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith PLIC HReqPass", false,-1, 1,0);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith PLIC HRspPass", false,-1, 1,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith PLIC HReqDepth", false,-1, 7,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith PLIC HRspDepth", false,-1, 7,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith PLIC DReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith PLIC DRspPass", false,-1);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith PLIC DReqDepth", false,-1, 3,0);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith PLIC DRspDepth", false,-1, 3,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith PLIC clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith PLIC rst_ni", false,-1);
        tracep->declArray(c+3949,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(0)", false,-1, 85,0);
        tracep->declArray(c+3952,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_i(1)", false,-1, 85,0);
        tracep->declQuad(c+1216,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(0)", false,-1, 51,0);
        tracep->declQuad(c+1218,"Azadi_top_verilator top_verilator main_swith PLIC tl_h_o(1)", false,-1, 51,0);
        tracep->declArray(c+344,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4290,"Azadi_top_verilator top_verilator main_swith PLIC tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4387,"Azadi_top_verilator top_verilator main_swith PLIC IDW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith PLIC STIDW", false,-1, 31,0);
        tracep->declArray(c+1220,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(0)", false,-1, 85,0);
        tracep->declArray(c+1223,"Azadi_top_verilator top_verilator main_swith PLIC hreq_fifo_o(1)", false,-1, 85,0);
        tracep->declQuad(c+1226,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(0)", false,-1, 51,0);
        tracep->declQuad(c+1228,"Azadi_top_verilator top_verilator main_swith PLIC hrsp_fifo_i(1)", false,-1, 51,0);
        tracep->declBus(c+1230,"Azadi_top_verilator top_verilator main_swith PLIC hrequest", false,-1, 1,0);
        tracep->declBus(c+1231,"Azadi_top_verilator top_verilator main_swith PLIC hgrant", false,-1, 1,0);
        tracep->declArray(c+1232,"Azadi_top_verilator top_verilator main_swith PLIC dreq_fifo_i", false,-1, 85,0);
        tracep->declQuad(c+147,"Azadi_top_verilator top_verilator main_swith PLIC drsp_fifo_o", false,-1, 51,0);
        tracep->declBit(c+1235,"Azadi_top_verilator top_verilator main_swith PLIC arb_valid", false,-1);
        tracep->declBit(c+149,"Azadi_top_verilator top_verilator main_swith PLIC arb_ready", false,-1);
        tracep->declArray(c+1236,"Azadi_top_verilator top_verilator main_swith PLIC arb_data", false,-1, 85,0);
        tracep->declBus(c+150,"Azadi_top_verilator top_verilator main_swith PLIC hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+1239,"Azadi_top_verilator top_verilator main_swith PLIC dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+151,"Azadi_top_verilator top_verilator main_swith PLIC hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+1240,"Azadi_top_verilator top_verilator main_swith PLIC dfifo_rspready_merged", false,-1);
        tracep->declArray(c+1241,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4388,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3955,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3956,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declArray(c+1244,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4203,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3957,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3958,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rst_ni", false,-1);
        tracep->declArray(c+1232,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+147,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+344,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+4290,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1247,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4414,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1248,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1247,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4414,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1248,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4415,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1251,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4416,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4415,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1251,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4416,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+4299,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+1230,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+1252+i*3,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+1231,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+1258,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+1235,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+1236,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+149,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+1259,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+1260,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+1261,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+2263,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+1262,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+1263,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith PLIC gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith XBAR_PERI M", false,-1, 31,0);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HReqPass", false,-1, 1,0);
        tracep->declBus(c+4293,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HRspPass", false,-1, 1,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HReqDepth", false,-1, 7,0);
        tracep->declBus(c+4295,"Azadi_top_verilator top_verilator main_swith XBAR_PERI HRspDepth", false,-1, 7,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DRspPass", false,-1);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DReqDepth", false,-1, 3,0);
        tracep->declBus(c+4294,"Azadi_top_verilator top_verilator main_swith XBAR_PERI DRspDepth", false,-1, 3,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith XBAR_PERI clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith XBAR_PERI rst_ni", false,-1);
        tracep->declArray(c+3959,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(0)", false,-1, 85,0);
        tracep->declArray(c+3962,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_i(1)", false,-1, 85,0);
        tracep->declQuad(c+1264,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(0)", false,-1, 51,0);
        tracep->declQuad(c+1266,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_h_o(1)", false,-1, 51,0);
        tracep->declArray(c+176,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+179,"Azadi_top_verilator top_verilator main_swith XBAR_PERI tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4387,"Azadi_top_verilator top_verilator main_swith XBAR_PERI IDW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith XBAR_PERI STIDW", false,-1, 31,0);
        tracep->declArray(c+1268,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(0)", false,-1, 85,0);
        tracep->declArray(c+1271,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hreq_fifo_o(1)", false,-1, 85,0);
        tracep->declQuad(c+1274,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(0)", false,-1, 51,0);
        tracep->declQuad(c+1276,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrsp_fifo_i(1)", false,-1, 51,0);
        tracep->declBus(c+1278,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hrequest", false,-1, 1,0);
        tracep->declBus(c+1279,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hgrant", false,-1, 1,0);
        tracep->declArray(c+1280,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dreq_fifo_i", false,-1, 85,0);
        tracep->declQuad(c+1283,"Azadi_top_verilator top_verilator main_swith XBAR_PERI drsp_fifo_o", false,-1, 51,0);
        tracep->declBit(c+1285,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_valid", false,-1);
        tracep->declBit(c+1286,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_ready", false,-1);
        tracep->declArray(c+1287,"Azadi_top_verilator top_verilator main_swith XBAR_PERI arb_data", false,-1, 85,0);
        tracep->declBus(c+1290,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+1291,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+1292,"Azadi_top_verilator top_verilator main_swith XBAR_PERI hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+1293,"Azadi_top_verilator top_verilator main_swith XBAR_PERI dfifo_rspready_merged", false,-1);
        tracep->declArray(c+1294,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4388,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3965,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3966,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declArray(c+1297,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] hreq_fifo_i", false,-1, 85,0);
        tracep->declBus(c+4203,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3967,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3968,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rst_ni", false,-1);
        tracep->declArray(c+1280,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1283,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+176,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+179,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1300,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1301,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1302,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1300,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1301,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1302,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1305,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1306,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1307,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1305,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1306,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1307,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+4299,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+4156,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+1278,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+1309+i*3,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+1279,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+1315,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+1285,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+1287,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+1286,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+1316,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+1317,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+1318,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+2264,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+1319,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+1320,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+4298,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+4180,"gpio_reg_pkg GPIO_INTR_STATE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4418,"gpio_reg_pkg GPIO_INTR_ENABLE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4419,"gpio_reg_pkg GPIO_INTR_TEST_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4420,"gpio_reg_pkg GPIO_DATA_IN_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4421,"gpio_reg_pkg GPIO_DIRECT_OUT_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4422,"gpio_reg_pkg GPIO_MASKED_OUT_LOWER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4423,"gpio_reg_pkg GPIO_MASKED_OUT_UPPER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4424,"gpio_reg_pkg GPIO_DIRECT_OE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4425,"gpio_reg_pkg GPIO_MASKED_OE_LOWER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4426,"gpio_reg_pkg GPIO_MASKED_OE_UPPER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4427,"gpio_reg_pkg GPIO_INTR_CTRL_EN_RISING_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4428,"gpio_reg_pkg GPIO_INTR_CTRL_EN_FALLING_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4429,"gpio_reg_pkg GPIO_INTR_CTRL_EN_LVLHIGH_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4430,"gpio_reg_pkg GPIO_INTR_CTRL_EN_LVLLOW_OFFSET", false,-1, 5,0);
        tracep->declBus(c+4431,"gpio_reg_pkg GPIO_CTRL_EN_INPUT_FILTER_OFFSET", false,-1, 5,0);
        {int i; for (i=0; i<15; i++) {
                tracep->declBus(c+152+i*1,"gpio_reg_pkg GPIO_PERMIT", true,(i+0), 3,0);}}
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+905,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1321,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1323,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1326,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1328,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1329,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1330,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1328,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1329,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1330,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1333,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1334,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1335,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1333,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1334,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1335,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+908,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1337,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1339,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1342,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1344,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1345,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1346,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1344,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1345,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1346,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1349,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1350,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1351,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1349,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1350,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1351,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith DCCM gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+953,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1353,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1355,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1358,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1360,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1361,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1362,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1360,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1361,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1362,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1365,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1366,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1367,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1365,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1366,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1367,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+956,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1369,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1371,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1374,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1376,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1377,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1378,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1376,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1377,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1378,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1381,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1382,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1383,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1381,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1382,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1383,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+1001,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1385,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1387,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1390,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1392,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1393,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1394,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1392,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1393,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1394,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1397,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1398,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1399,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1397,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1398,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1399,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+1004,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1401,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1403,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1406,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1408,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1409,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1410,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1408,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1409,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1410,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1413,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1414,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1415,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1413,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1414,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1415,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_0 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+1049,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1417,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1419,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1422,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1424,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1425,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1426,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1424,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1425,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1426,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1429,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1430,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1431,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1429,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1430,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1431,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+1052,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1433,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1435,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1438,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1440,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1441,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1442,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1440,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1441,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1442,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1445,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1446,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1447,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1445,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1446,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1447,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_1 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+1097,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1449,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1451,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1454,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1456,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1457,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1458,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1456,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1457,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1458,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1461,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1462,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1463,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1461,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1462,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1463,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+1100,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1465,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1467,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1470,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1472,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1473,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1474,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1472,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1473,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1474,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1477,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1478,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1479,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1477,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1478,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1479,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_2 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+1145,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1481,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1483,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1486,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1488,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1489,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1490,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1488,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1489,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1490,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1493,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1494,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1495,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1493,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1494,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1495,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+1148,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1497,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1499,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1502,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1504,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1505,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1506,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1504,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1505,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1506,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1509,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1510,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1511,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1509,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1510,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1511,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_3 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+1193,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1513,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1515,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1518,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1520,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1521,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1522,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1520,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1521,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1522,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1525,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1526,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1527,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1525,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1526,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1527,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+1196,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1529,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1531,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1534,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1536,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1537,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1538,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1536,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1537,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1538,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1541,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1542,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1543,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1541,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1542,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1543,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith TIMER_4 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+1241,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1545,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1547,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1550,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1552,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1553,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1554,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1552,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1553,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1554,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1557,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1558,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1559,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1557,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1558,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1559,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+1244,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1561,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1563,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1566,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1568,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1569,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1570,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1568,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1569,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1570,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1573,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1574,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1575,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1573,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1574,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1575,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith PLIC gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+1294,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1577,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1579,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1582,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1584,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1585,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1586,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1584,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1585,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1586,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1589,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1590,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1591,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1589,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1590,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1591,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declArray(c+1297,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1593,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1595,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1598,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+1600,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1601,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+1602,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1600,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1601,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+1602,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+1605,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1606,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+1607,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1605,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1606,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+1607,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith XBAR_PERI gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3969,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1609,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3972,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1611,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3975,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1613,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3976,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3975,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1613,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3976,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1614,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3979,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1615,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1614,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3979,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1615,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3980,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1617,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3983,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1619,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3986,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1621,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3987,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3986,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1621,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3987,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1622,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3990,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1623,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1622,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3990,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1623,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_1 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3494,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1625,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3708,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1627,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1629,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3498,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3497,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1629,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3498,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1630,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3501,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1631,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1630,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3501,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1631,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3502,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1633,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3711,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1635,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1637,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3506,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3505,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1637,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3506,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1638,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1639,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1638,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3509,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1639,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3510,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1641,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3714,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1643,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3513,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1645,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3514,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3513,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1645,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3514,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3517,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1646,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3517,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1647,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3518,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1649,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3717,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1651,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3521,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1653,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3522,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3521,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1653,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3522,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1654,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3525,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1655,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1654,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3525,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1655,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[3] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3526,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1657,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3720,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1659,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3529,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1661,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3530,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3529,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1661,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3530,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1662,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3533,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1663,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1662,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3533,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1663,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[4] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3534,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1665,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3723,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1667,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3537,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1669,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3538,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3537,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1669,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3538,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1670,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3541,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1671,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1670,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3541,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1671,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[5] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3542,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1673,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3726,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1675,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3545,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1677,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3546,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3545,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1677,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3546,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1678,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3549,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1679,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1678,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3549,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1679,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[6] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3550,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1681,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3729,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1683,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3553,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1685,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3554,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3553,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1685,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3554,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1686,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3557,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1687,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1686,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3557,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1687,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[7] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rst_ni", false,-1);
        tracep->declArray(c+3558,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1689,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3732,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1691,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+3561,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1693,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+3562,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3561,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1693,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+3562,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1694,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3565,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1695,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1694,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3565,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1695,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_2 gen_dfifo[8] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rst_ni", false,-1);
        tracep->declArray(c+2668,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1697,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3170,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1699,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2671,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1701,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2672,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2671,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1701,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2672,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1702,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2675,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1703,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1702,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2675,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1703,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rst_ni", false,-1);
        tracep->declArray(c+2676,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1705,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3173,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1707,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2679,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1709,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2680,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2679,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1709,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2680,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1710,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2683,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1711,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1710,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2683,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1711,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rst_ni", false,-1);
        tracep->declArray(c+2684,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1713,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3176,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1715,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2687,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1717,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2688,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2687,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1717,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2688,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1718,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2691,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1719,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1718,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2691,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1719,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rst_ni", false,-1);
        tracep->declArray(c+2692,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1721,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3179,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1723,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2695,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1725,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2696,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2695,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1725,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2696,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1726,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2699,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1727,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1726,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2699,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1727,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[3] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rst_ni", false,-1);
        tracep->declArray(c+2700,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1729,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3182,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2703,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1733,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2704,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2703,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1733,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2704,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1734,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2707,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1735,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1734,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2707,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1735,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[4] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rst_ni", false,-1);
        tracep->declArray(c+2708,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1737,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3185,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1739,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2711,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1741,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2712,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2711,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1741,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2712,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1742,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2715,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1743,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1742,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2715,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1743,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[5] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rst_ni", false,-1);
        tracep->declArray(c+2716,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1745,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3188,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1747,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2719,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1749,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2720,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2719,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1749,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2720,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1750,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2723,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1751,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1750,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2723,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1751,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[6] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rst_ni", false,-1);
        tracep->declArray(c+2724,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1753,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3191,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1755,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2727,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1757,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2728,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2727,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1757,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2728,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1758,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1759,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1758,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2731,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1759,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[7] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rst_ni", false,-1);
        tracep->declArray(c+2732,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+1761,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+3194,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+1763,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2735,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+1765,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2736,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2735,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+1765,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2736,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+1766,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2739,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+1767,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+1766,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2739,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+1767,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator main_swith host_3 gen_dfifo[8] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rst_ni", false,-1);
        tracep->declArray(c+1769,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2265,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1772,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1775,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2269,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1776,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1775,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2269,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1776,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2270,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1779,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2271,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2270,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1779,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2271,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rst_ni", false,-1);
        tracep->declArray(c+1780,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2273,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1783,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2275,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1786,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2277,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1787,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1786,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2277,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1787,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2278,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2279,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2278,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2279,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rst_ni", false,-1);
        tracep->declArray(c+1791,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2281,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1794,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2283,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1797,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2285,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1798,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1797,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2285,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1798,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2286,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1801,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2287,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2286,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1801,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2287,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rst_ni", false,-1);
        tracep->declArray(c+1802,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2289,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1805,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2291,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1808,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2293,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1809,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1808,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2293,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1809,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2294,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1812,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2295,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2294,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1812,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2295,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[3] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rst_ni", false,-1);
        tracep->declArray(c+1813,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2297,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1816,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2299,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2301,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1820,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2301,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1820,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2302,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1823,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2303,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2302,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1823,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2303,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[4] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rst_ni", false,-1);
        tracep->declArray(c+1824,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2305,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1827,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2307,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1830,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2309,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1831,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1830,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2309,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1831,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2310,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1834,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2311,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2310,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1834,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2311,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[5] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rst_ni", false,-1);
        tracep->declArray(c+1835,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2313,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1838,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2315,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1841,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2317,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1842,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1841,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2317,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1842,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2318,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1845,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2319,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2318,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1845,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2319,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[6] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rst_ni", false,-1);
        tracep->declArray(c+1846,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2321,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1849,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2323,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1852,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2325,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1853,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1852,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2325,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1853,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2326,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1856,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2327,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2326,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1856,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2327,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[7] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rst_ni", false,-1);
        tracep->declArray(c+1857,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2329,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1860,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2331,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1863,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2333,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1864,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1863,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2333,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1864,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2334,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2335,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2334,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2335,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[8] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rst_ni", false,-1);
        tracep->declArray(c+1868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2337,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1871,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2339,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1874,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2341,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1875,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1874,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2341,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1875,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2342,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2343,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2342,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2343,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[9] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rst_ni", false,-1);
        tracep->declArray(c+1879,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2345,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1882,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2347,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1885,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2349,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1886,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1885,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2349,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1886,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2350,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1889,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2351,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2350,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1889,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2351,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[10] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rst_ni", false,-1);
        tracep->declArray(c+1890,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2353,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1893,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2355,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1896,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2357,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1897,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1896,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2357,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1897,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2358,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1900,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2359,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2358,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1900,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2359,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[11] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d ReqPass", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d RspPass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rst_ni", false,-1);
        tracep->declArray(c+1901,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_i", false,-1, 85,0);
        tracep->declQuad(c+2361,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_h_o", false,-1, 51,0);
        tracep->declArray(c+1904,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_o", false,-1, 85,0);
        tracep->declQuad(c+2363,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d tl_d_i", false,-1, 51,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4389,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1907,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2365,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1908,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1907,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2365,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1908,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+2457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+2366,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1911,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+2367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2366,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1911,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+2367,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+4154,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 gen_dfifo[12] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+4341,"brq_pkg PMP_MAX_REGIONS", false,-1, 31,0);
        tracep->declBus(c+4387,"brq_pkg PMP_CFG_W", false,-1, 31,0);
        tracep->declBus(c+4157,"brq_pkg PMP_I", false,-1, 31,0);
        tracep->declBus(c+4163,"brq_pkg PMP_D", false,-1, 31,0);
        tracep->declBus(c+4432,"brq_pkg CSR_OFF_PMP_CFG", false,-1, 11,0);
        tracep->declBus(c+4433,"brq_pkg CSR_OFF_PMP_ADDR", false,-1, 11,0);
        tracep->declBus(c+4169,"brq_pkg CSR_MSTATUS_MIE_BIT", false,-1, 31,0);
        tracep->declBus(c+4434,"brq_pkg CSR_MSTATUS_MPIE_BIT", false,-1, 31,0);
        tracep->declBus(c+4435,"brq_pkg CSR_MSTATUS_MPP_BIT_LOW", false,-1, 31,0);
        tracep->declBus(c+4210,"brq_pkg CSR_MSTATUS_MPP_BIT_HIGH", false,-1, 31,0);
        tracep->declBus(c+4436,"brq_pkg CSR_MSTATUS_MPRV_BIT", false,-1, 31,0);
        tracep->declBus(c+4437,"brq_pkg CSR_MSTATUS_TW_BIT", false,-1, 31,0);
        tracep->declBus(c+4342,"brq_pkg CSR_MISA_MXL", false,-1, 1,0);
        tracep->declBus(c+4169,"brq_pkg CSR_MSIX_BIT", false,-1, 31,0);
        tracep->declBus(c+4434,"brq_pkg CSR_MTIX_BIT", false,-1, 31,0);
        tracep->declBus(c+4435,"brq_pkg CSR_MEIX_BIT", false,-1, 31,0);
        tracep->declBus(c+4341,"brq_pkg CSR_MFIX_BIT_LOW", false,-1, 31,0);
        tracep->declBus(c+4205,"brq_pkg CSR_MFIX_BIT_HIGH", false,-1, 31,0);
        tracep->declBus(c+4438,"tlul_pkg ArbiterImpl", false,-1, 23,0);
        tracep->declBus(c+4202,"tlul_pkg TL_AW", false,-1, 31,0);
        tracep->declBus(c+4202,"tlul_pkg TL_DW", false,-1, 31,0);
        tracep->declBus(c+4275,"tlul_pkg TL_AIW", false,-1, 31,0);
        tracep->declBus(c+4201,"tlul_pkg TL_DIW", false,-1, 31,0);
        tracep->declBus(c+4270,"tlul_pkg TL_DBW", false,-1, 31,0);
        tracep->declBus(c+4200,"tlul_pkg TL_SZW", false,-1, 31,0);
        tracep->declArray(c+4439,"tlul_pkg TL_H2D_DEFAULT", false,-1, 85,0);
        tracep->declQuad(c+4442,"tlul_pkg TL_D2H_DEFAULT", false,-1, 51,0);
    }
}

void VAzadi_top_verilator::traceRegister(VerilatedVcd* tracep) {
    // Body
    {
        tracep->addFullCb(&traceFullTop0, __VlSymsp);
        tracep->addChgCb(&traceChgTop0, __VlSymsp);
        tracep->addCleanupCb(&traceCleanup, __VlSymsp);
    }
}

void VAzadi_top_verilator::traceFullTop0(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceFullSub0(userp, tracep);
    }
}

void VAzadi_top_verilator::traceFullSub0(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* const oldp = tracep->oldp(vlSymsp->__Vm_baseCode);
    if (false && oldp) {}  // Prevent unused
    // Variables
    WData/*95:0*/ __Vtemp619[3];
    WData/*95:0*/ __Vtemp620[3];
    WData/*95:0*/ __Vtemp621[3];
    WData/*95:0*/ __Vtemp622[3];
    WData/*95:0*/ __Vtemp623[3];
    WData/*95:0*/ __Vtemp624[3];
    WData/*95:0*/ __Vtemp625[3];
    WData/*95:0*/ __Vtemp626[3];
    WData/*95:0*/ __Vtemp627[3];
    WData/*95:0*/ __Vtemp628[3];
    WData/*95:0*/ __Vtemp629[3];
    WData/*95:0*/ __Vtemp630[3];
    WData/*95:0*/ __Vtemp631[3];
    WData/*95:0*/ __Vtemp632[3];
    WData/*95:0*/ __Vtemp633[3];
    WData/*95:0*/ __Vtemp634[3];
    WData/*95:0*/ __Vtemp635[3];
    WData/*95:0*/ __Vtemp636[3];
    WData/*95:0*/ __Vtemp637[3];
    WData/*95:0*/ __Vtemp638[3];
    WData/*95:0*/ __Vtemp639[3];
    WData/*95:0*/ __Vtemp640[3];
    WData/*95:0*/ __Vtemp641[3];
    WData/*95:0*/ __Vtemp642[3];
    WData/*95:0*/ __Vtemp643[3];
    WData/*95:0*/ __Vtemp644[3];
    WData/*95:0*/ __Vtemp645[3];
    WData/*95:0*/ __Vtemp646[3];
    WData/*95:0*/ __Vtemp647[3];
    WData/*95:0*/ __Vtemp648[3];
    WData/*95:0*/ __Vtemp649[3];
    WData/*95:0*/ __Vtemp650[3];
    WData/*95:0*/ __Vtemp651[3];
    WData/*95:0*/ __Vtemp652[3];
    WData/*95:0*/ __Vtemp653[3];
    WData/*95:0*/ __Vtemp654[3];
    WData/*95:0*/ __Vtemp655[3];
    WData/*95:0*/ __Vtemp656[3];
    WData/*95:0*/ __Vtemp657[3];
    WData/*95:0*/ __Vtemp658[3];
    WData/*95:0*/ __Vtemp659[3];
    WData/*95:0*/ __Vtemp660[3];
    WData/*95:0*/ __Vtemp661[3];
    WData/*95:0*/ __Vtemp662[3];
    WData/*95:0*/ __Vtemp663[3];
    WData/*95:0*/ __Vtemp664[3];
    WData/*95:0*/ __Vtemp665[3];
    WData/*95:0*/ __Vtemp666[3];
    WData/*95:0*/ __Vtemp667[3];
    WData/*95:0*/ __Vtemp668[3];
    WData/*95:0*/ __Vtemp669[3];
    WData/*95:0*/ __Vtemp670[3];
    WData/*95:0*/ __Vtemp671[3];
    WData/*95:0*/ __Vtemp672[3];
    WData/*95:0*/ __Vtemp702[3];
    WData/*95:0*/ __Vtemp703[3];
    WData/*95:0*/ __Vtemp707[3];
    WData/*95:0*/ __Vtemp708[3];
    WData/*95:0*/ __Vtemp709[3];
    WData/*95:0*/ __Vtemp713[3];
    WData/*95:0*/ __Vtemp714[3];
    WData/*95:0*/ __Vtemp715[3];
    WData/*95:0*/ __Vtemp719[3];
    WData/*95:0*/ __Vtemp720[3];
    WData/*95:0*/ __Vtemp721[3];
    WData/*95:0*/ __Vtemp725[3];
    WData/*95:0*/ __Vtemp726[3];
    WData/*95:0*/ __Vtemp727[3];
    WData/*95:0*/ __Vtemp731[3];
    WData/*95:0*/ __Vtemp732[3];
    WData/*95:0*/ __Vtemp733[3];
    WData/*95:0*/ __Vtemp737[3];
    WData/*95:0*/ __Vtemp738[3];
    WData/*95:0*/ __Vtemp739[3];
    WData/*95:0*/ __Vtemp743[3];
    WData/*95:0*/ __Vtemp744[3];
    WData/*95:0*/ __Vtemp745[3];
    WData/*95:0*/ __Vtemp749[3];
    WData/*95:0*/ __Vtemp750[3];
    WData/*95:0*/ __Vtemp751[3];
    WData/*95:0*/ __Vtemp755[3];
    WData/*95:0*/ __Vtemp759[3];
    WData/*95:0*/ __Vtemp763[3];
    WData/*95:0*/ __Vtemp767[3];
    WData/*95:0*/ __Vtemp771[3];
    WData/*95:0*/ __Vtemp775[3];
    WData/*95:0*/ __Vtemp779[3];
    WData/*95:0*/ __Vtemp783[3];
    WData/*95:0*/ __Vtemp787[3];
    WData/*95:0*/ __Vtemp791[3];
    WData/*95:0*/ __Vtemp795[3];
    WData/*95:0*/ __Vtemp799[3];
    WData/*95:0*/ __Vtemp803[3];
    WData/*95:0*/ __Vtemp807[3];
    WData/*95:0*/ __Vtemp811[3];
    WData/*95:0*/ __Vtemp815[3];
    WData/*95:0*/ __Vtemp819[3];
    WData/*95:0*/ __Vtemp823[3];
    WData/*95:0*/ __Vtemp827[3];
    WData/*95:0*/ __Vtemp828[3];
    WData/*95:0*/ __Vtemp834[3];
    WData/*95:0*/ __Vtemp836[3];
    WData/*95:0*/ __Vtemp842[3];
    WData/*95:0*/ __Vtemp844[3];
    WData/*95:0*/ __Vtemp850[3];
    WData/*95:0*/ __Vtemp852[3];
    WData/*95:0*/ __Vtemp858[3];
    WData/*95:0*/ __Vtemp860[3];
    WData/*95:0*/ __Vtemp866[3];
    WData/*95:0*/ __Vtemp868[3];
    WData/*95:0*/ __Vtemp874[3];
    WData/*95:0*/ __Vtemp876[3];
    WData/*95:0*/ __Vtemp882[3];
    WData/*95:0*/ __Vtemp884[3];
    WData/*95:0*/ __Vtemp890[3];
    WData/*95:0*/ __Vtemp892[3];
    WData/*95:0*/ __Vtemp898[3];
    WData/*95:0*/ __Vtemp900[3];
    WData/*95:0*/ __Vtemp906[3];
    WData/*95:0*/ __Vtemp908[3];
    WData/*95:0*/ __Vtemp914[3];
    WData/*95:0*/ __Vtemp916[3];
    WData/*95:0*/ __Vtemp922[3];
    WData/*95:0*/ __Vtemp924[3];
    WData/*95:0*/ __Vtemp930[3];
    WData/*95:0*/ __Vtemp934[3];
    WData/*95:0*/ __Vtemp935[3];
    WData/*95:0*/ __Vtemp936[3];
    WData/*95:0*/ __Vtemp937[3];
    WData/*95:0*/ __Vtemp938[3];
    WData/*95:0*/ __Vtemp939[3];
    WData/*95:0*/ __Vtemp940[3];
    WData/*95:0*/ __Vtemp941[3];
    WData/*95:0*/ __Vtemp942[3];
    WData/*95:0*/ __Vtemp943[3];
    WData/*95:0*/ __Vtemp944[3];
    WData/*95:0*/ __Vtemp945[3];
    WData/*95:0*/ __Vtemp951[3];
    WData/*95:0*/ __Vtemp953[3];
    WData/*95:0*/ __Vtemp959[3];
    WData/*95:0*/ __Vtemp961[3];
    WData/*95:0*/ __Vtemp967[3];
    WData/*95:0*/ __Vtemp969[3];
    WData/*95:0*/ __Vtemp975[3];
    WData/*95:0*/ __Vtemp977[3];
    WData/*95:0*/ __Vtemp983[3];
    WData/*95:0*/ __Vtemp985[3];
    WData/*95:0*/ __Vtemp991[3];
    WData/*95:0*/ __Vtemp993[3];
    WData/*95:0*/ __Vtemp999[3];
    WData/*95:0*/ __Vtemp1001[3];
    WData/*95:0*/ __Vtemp1007[3];
    WData/*95:0*/ __Vtemp1009[3];
    WData/*95:0*/ __Vtemp1015[3];
    WData/*95:0*/ __Vtemp1017[3];
    WData/*95:0*/ __Vtemp1018[3];
    WData/*95:0*/ __Vtemp1019[3];
    WData/*95:0*/ __Vtemp1020[3];
    WData/*95:0*/ __Vtemp1021[3];
    WData/*95:0*/ __Vtemp1022[3];
    WData/*95:0*/ __Vtemp1023[3];
    WData/*95:0*/ __Vtemp1024[3];
    WData/*95:0*/ __Vtemp1025[3];
    WData/*95:0*/ __Vtemp1026[3];
    WData/*95:0*/ __Vtemp1027[3];
    WData/*95:0*/ __Vtemp1028[3];
    WData/*95:0*/ __Vtemp1029[3];
    WData/*95:0*/ __Vtemp1030[3];
    WData/*95:0*/ __Vtemp1031[3];
    WData/*95:0*/ __Vtemp1032[3];
    WData/*95:0*/ __Vtemp1033[3];
    WData/*95:0*/ __Vtemp1034[3];
    WData/*95:0*/ __Vtemp1035[3];
    WData/*95:0*/ __Vtemp1036[3];
    WData/*95:0*/ __Vtemp1037[3];
    WData/*95:0*/ __Vtemp1038[3];
    WData/*95:0*/ __Vtemp1039[3];
    WData/*95:0*/ __Vtemp1040[3];
    WData/*95:0*/ __Vtemp1041[3];
    WData/*95:0*/ __Vtemp1042[3];
    WData/*95:0*/ __Vtemp1043[3];
    WData/*95:0*/ __Vtemp1044[3];
    WData/*95:0*/ __Vtemp1045[3];
    WData/*95:0*/ __Vtemp1046[3];
    WData/*95:0*/ __Vtemp1047[3];
    WData/*95:0*/ __Vtemp1048[3];
    WData/*95:0*/ __Vtemp1049[3];
    WData/*95:0*/ __Vtemp1050[3];
    WData/*95:0*/ __Vtemp1051[3];
    WData/*95:0*/ __Vtemp1052[3];
    WData/*95:0*/ __Vtemp1053[3];
    WData/*95:0*/ __Vtemp1054[3];
    WData/*95:0*/ __Vtemp1055[3];
    WData/*95:0*/ __Vtemp1056[3];
    WData/*95:0*/ __Vtemp1057[3];
    WData/*95:0*/ __Vtemp1058[3];
    WData/*95:0*/ __Vtemp1059[3];
    WData/*95:0*/ __Vtemp1060[3];
    WData/*95:0*/ __Vtemp1061[3];
    WData/*95:0*/ __Vtemp1062[3];
    WData/*95:0*/ __Vtemp1063[3];
    WData/*95:0*/ __Vtemp1064[3];
    WData/*95:0*/ __Vtemp1070[3];
    WData/*95:0*/ __Vtemp1072[3];
    WData/*95:0*/ __Vtemp1078[3];
    WData/*95:0*/ __Vtemp1080[3];
    WData/*95:0*/ __Vtemp1086[3];
    WData/*95:0*/ __Vtemp1088[3];
    WData/*95:0*/ __Vtemp1094[3];
    WData/*95:0*/ __Vtemp1096[3];
    WData/*95:0*/ __Vtemp1102[3];
    WData/*95:0*/ __Vtemp1104[3];
    WData/*95:0*/ __Vtemp1110[3];
    WData/*95:0*/ __Vtemp1112[3];
    WData/*95:0*/ __Vtemp1118[3];
    WData/*95:0*/ __Vtemp1120[3];
    WData/*95:0*/ __Vtemp1126[3];
    WData/*95:0*/ __Vtemp1128[3];
    WData/*95:0*/ __Vtemp1134[3];
    WData/*95:0*/ __Vtemp1136[3];
    WData/*95:0*/ __Vtemp1137[3];
    WData/*95:0*/ __Vtemp1138[3];
    WData/*95:0*/ __Vtemp1139[3];
    WData/*95:0*/ __Vtemp1140[3];
    WData/*95:0*/ __Vtemp1141[3];
    WData/*95:0*/ __Vtemp1142[3];
    WData/*95:0*/ __Vtemp1143[3];
    WData/*95:0*/ __Vtemp1144[3];
    WData/*95:0*/ __Vtemp1145[3];
    WData/*95:0*/ __Vtemp1146[3];
    WData/*95:0*/ __Vtemp1147[3];
    WData/*95:0*/ __Vtemp1148[3];
    WData/*95:0*/ __Vtemp1149[3];
    WData/*95:0*/ __Vtemp1150[3];
    WData/*95:0*/ __Vtemp1151[3];
    WData/*95:0*/ __Vtemp1152[3];
    WData/*95:0*/ __Vtemp1153[3];
    WData/*95:0*/ __Vtemp1154[3];
    WData/*95:0*/ __Vtemp1155[3];
    WData/*95:0*/ __Vtemp1179[3];
    WData/*95:0*/ __Vtemp1180[3];
    WData/*95:0*/ __Vtemp1181[3];
    WData/*95:0*/ __Vtemp1182[3];
    WData/*95:0*/ __Vtemp1183[3];
    WData/*95:0*/ __Vtemp1184[3];
    WData/*95:0*/ __Vtemp1185[3];
    WData/*95:0*/ __Vtemp1186[3];
    WData/*95:0*/ __Vtemp1199[3];
    WData/*95:0*/ __Vtemp1200[3];
    WData/*95:0*/ __Vtemp1205[3];
    WData/*95:0*/ __Vtemp1206[3];
    WData/*95:0*/ __Vtemp1211[3];
    WData/*95:0*/ __Vtemp1212[3];
    WData/*95:0*/ __Vtemp1217[3];
    WData/*95:0*/ __Vtemp1218[3];
    WData/*95:0*/ __Vtemp1223[3];
    WData/*95:0*/ __Vtemp1224[3];
    WData/*95:0*/ __Vtemp1229[3];
    WData/*95:0*/ __Vtemp1230[3];
    WData/*95:0*/ __Vtemp1235[3];
    WData/*95:0*/ __Vtemp1236[3];
    WData/*95:0*/ __Vtemp1241[3];
    WData/*95:0*/ __Vtemp1242[3];
    WData/*95:0*/ __Vtemp1247[3];
    WData/*95:0*/ __Vtemp1248[3];
    WData/*95:0*/ __Vtemp1253[3];
    WData/*95:0*/ __Vtemp1259[3];
    WData/*95:0*/ __Vtemp1261[3];
    WData/*95:0*/ __Vtemp1267[3];
    WData/*1215:0*/ __Vtemp1271[38];
    WData/*95:0*/ __Vtemp1272[3];
    // Body
    {
        tracep->fullQData(oldp+1,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[0]),34);
        tracep->fullQData(oldp+3,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[1]),34);
        tracep->fullQData(oldp+5,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[2]),34);
        tracep->fullQData(oldp+7,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_addr[3]),34);
        tracep->fullCData(oldp+9,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                  [0U]),6);
        tracep->fullCData(oldp+10,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                   [1U]),6);
        tracep->fullCData(oldp+11,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                   [2U]),6);
        tracep->fullCData(oldp+12,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_pmp_cfg
                                   [3U]),6);
        tracep->fullBit(oldp+13,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pmp_req_err[0]));
        tracep->fullBit(oldp+14,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pmp_req_err[1]));
        tracep->fullQData(oldp+15,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_addr[0]),34);
        tracep->fullQData(oldp+17,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_addr[1]),34);
        tracep->fullQData(oldp+19,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_addr[2]),34);
        tracep->fullQData(oldp+21,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_addr[3]),34);
        tracep->fullCData(oldp+23,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                   [0U]),6);
        tracep->fullCData(oldp+24,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                   [1U]),6);
        tracep->fullCData(oldp+25,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                   [2U]),6);
        tracep->fullCData(oldp+26,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__g_no_pmp__DOT__unused_csr_pmp_cfg
                                   [3U]),6);
        tracep->fullBit(oldp+27,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pmp_req_err
                                 [0U]));
        tracep->fullBit(oldp+28,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_alu));
        tracep->fullIData(oldp+29,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_imd_val_d[0]),32);
        tracep->fullIData(oldp+30,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_imd_val_d[1]),32);
        tracep->fullIData(oldp+31,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellout__alu_i__imd_val_d_o[0]),32);
        tracep->fullIData(oldp+32,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellout__alu_i__imd_val_d_o[1]),32);
        tracep->fullIData(oldp+33,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__bfp_mask_rev),32);
        tracep->fullBit(oldp+34,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pmp_req_err
                                 [1U]));
        tracep->fullCData(oldp+35,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
                                   [0U]),6);
        tracep->fullCData(oldp+36,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
                                   [1U]),6);
        tracep->fullCData(oldp+37,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
                                   [2U]),6);
        tracep->fullCData(oldp+38,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_cfg_o
                                   [3U]),6);
        tracep->fullQData(oldp+39,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o[0]),34);
        tracep->fullQData(oldp+41,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o[1]),34);
        tracep->fullQData(oldp+43,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o[2]),34);
        tracep->fullQData(oldp+45,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__cs_registers_i__csr_pmp_addr_o[3]),34);
        tracep->fullIData(oldp+47,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[0]),32);
        tracep->fullIData(oldp+48,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[1]),32);
        tracep->fullIData(oldp+49,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[2]),32);
        tracep->fullIData(oldp+50,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[3]),32);
        tracep->fullIData(oldp+51,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[4]),32);
        tracep->fullIData(oldp+52,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[5]),32);
        tracep->fullIData(oldp+53,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[6]),32);
        tracep->fullIData(oldp+54,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[7]),32);
        tracep->fullIData(oldp+55,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[8]),32);
        tracep->fullIData(oldp+56,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[9]),32);
        tracep->fullIData(oldp+57,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[10]),32);
        tracep->fullIData(oldp+58,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[11]),32);
        tracep->fullIData(oldp+59,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[12]),32);
        tracep->fullIData(oldp+60,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[13]),32);
        tracep->fullIData(oldp+61,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[14]),32);
        tracep->fullIData(oldp+62,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[15]),32);
        tracep->fullCData(oldp+63,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[0]),8);
        tracep->fullCData(oldp+64,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[1]),8);
        tracep->fullCData(oldp+65,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[2]),8);
        tracep->fullCData(oldp+66,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[3]),8);
        tracep->fullCData(oldp+67,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[4]),8);
        tracep->fullCData(oldp+68,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[5]),8);
        tracep->fullCData(oldp+69,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[6]),8);
        tracep->fullCData(oldp+70,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[7]),8);
        tracep->fullCData(oldp+71,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[8]),8);
        tracep->fullCData(oldp+72,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[9]),8);
        tracep->fullCData(oldp+73,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[10]),8);
        tracep->fullCData(oldp+74,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[11]),8);
        tracep->fullCData(oldp+75,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[12]),8);
        tracep->fullCData(oldp+76,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[13]),8);
        tracep->fullCData(oldp+77,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[14]),8);
        tracep->fullCData(oldp+78,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[15]),8);
        tracep->fullIData(oldp+79,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[0]),32);
        tracep->fullIData(oldp+80,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[1]),32);
        tracep->fullIData(oldp+81,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[2]),32);
        tracep->fullIData(oldp+82,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[3]),32);
        tracep->fullIData(oldp+83,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[4]),32);
        tracep->fullIData(oldp+84,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[5]),32);
        tracep->fullIData(oldp+85,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[6]),32);
        tracep->fullIData(oldp+86,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[7]),32);
        tracep->fullIData(oldp+87,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[8]),32);
        tracep->fullIData(oldp+88,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[9]),32);
        tracep->fullIData(oldp+89,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[10]),32);
        tracep->fullIData(oldp+90,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[11]),32);
        tracep->fullIData(oldp+91,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[12]),32);
        tracep->fullIData(oldp+92,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[13]),32);
        tracep->fullIData(oldp+93,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[14]),32);
        tracep->fullIData(oldp+94,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[15]),32);
        tracep->fullIData(oldp+95,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[16]),32);
        tracep->fullIData(oldp+96,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[17]),32);
        tracep->fullIData(oldp+97,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[18]),32);
        tracep->fullIData(oldp+98,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[19]),32);
        tracep->fullIData(oldp+99,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[20]),32);
        tracep->fullIData(oldp+100,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[21]),32);
        tracep->fullIData(oldp+101,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[22]),32);
        tracep->fullIData(oldp+102,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[23]),32);
        tracep->fullIData(oldp+103,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[24]),32);
        tracep->fullIData(oldp+104,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[25]),32);
        tracep->fullIData(oldp+105,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[26]),32);
        tracep->fullIData(oldp+106,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[27]),32);
        tracep->fullIData(oldp+107,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[28]),32);
        tracep->fullIData(oldp+108,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[29]),32);
        tracep->fullIData(oldp+109,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[30]),32);
        tracep->fullIData(oldp+110,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmevent[31]),32);
        tracep->fullCData(oldp+111,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__cpuctrl_d),6);
        tracep->fullCData(oldp+112,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__cpuctrl_d),6);
        tracep->fullQData(oldp+113,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned),64);
        tracep->fullQData(oldp+115,(vlTOPp->Azadi_top_verilator__DOT__u_jtagdpi__DOT__ctx),64);
        tracep->fullQData(oldp+117,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__drsp_fifo_o),52);
        tracep->fullBit(oldp+119,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+120,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+121,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullQData(oldp+122,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o),52);
        tracep->fullBit(oldp+124,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+125,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+126,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullQData(oldp+127,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o),52);
        tracep->fullBit(oldp+129,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+130,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+131,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullQData(oldp+132,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o),52);
        tracep->fullBit(oldp+134,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+135,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+136,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullQData(oldp+137,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o),52);
        tracep->fullBit(oldp+139,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+140,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+141,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullQData(oldp+142,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o),52);
        tracep->fullBit(oldp+144,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+145,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+146,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullQData(oldp+147,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o),52);
        tracep->fullBit(oldp+149,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+150,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+151,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullCData(oldp+152,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[0]),4);
        tracep->fullCData(oldp+153,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[1]),4);
        tracep->fullCData(oldp+154,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[2]),4);
        tracep->fullCData(oldp+155,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[3]),4);
        tracep->fullCData(oldp+156,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[4]),4);
        tracep->fullCData(oldp+157,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[5]),4);
        tracep->fullCData(oldp+158,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[6]),4);
        tracep->fullCData(oldp+159,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[7]),4);
        tracep->fullCData(oldp+160,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[8]),4);
        tracep->fullCData(oldp+161,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[9]),4);
        tracep->fullCData(oldp+162,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[10]),4);
        tracep->fullCData(oldp+163,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[11]),4);
        tracep->fullCData(oldp+164,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[12]),4);
        tracep->fullCData(oldp+165,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[13]),4);
        tracep->fullCData(oldp+166,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[14]),4);
        tracep->fullQData(oldp+167,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqifu),52);
        tracep->fullQData(oldp+169,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_to_xbar),52);
        tracep->fullQData(oldp+171,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu),52);
        tracep->fullWData(oldp+173,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o),86);
        tracep->fullWData(oldp+176,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_d_o),86);
        tracep->fullQData(oldp+179,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_us_d2h),52);
        __Vtemp619[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [6U][0U];
        __Vtemp619[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [6U][1U];
        __Vtemp619[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [6U][2U];
        tracep->fullWData(oldp+181,(__Vtemp619),86);
        tracep->fullQData(oldp+184,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dm),52);
        tracep->fullBit(oldp+186,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT____Vcellinp__u_top__reset));
        tracep->fullBit(oldp+187,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqifu))));
        tracep->fullBit(oldp+188,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqifu 
                                                 >> 0x33U)))));
        tracep->fullIData(oldp+189,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqifu 
                                             >> 2U))),32);
        tracep->fullBit(oldp+190,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqifu 
                                                 >> 1U)))));
        tracep->fullBit(oldp+191,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu))));
        tracep->fullBit(oldp+192,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                 >> 0x33U)))));
        tracep->fullIData(oldp+193,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                             >> 2U))),32);
        tracep->fullBit(oldp+194,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                 >> 1U)))));
        tracep->fullBit(oldp+195,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_load_err));
        tracep->fullBit(oldp+196,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_store_err));
        tracep->fullIData(oldp+197,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__rf_wdata_wb),32);
        tracep->fullIData(oldp+198,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_rdata_ext),32);
        tracep->fullBit(oldp+199,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we))));
        tracep->fullBit(oldp+200,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_op_en));
        tracep->fullBit(oldp+201,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__illegal_csr_insn_id));
        tracep->fullBit(oldp+202,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_in_ready));
        tracep->fullBit(oldp+203,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_resp_valid));
        tracep->fullBit(oldp+204,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_load_err) 
                                   | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_store_err))));
        tracep->fullBit(oldp+205,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__instr_done));
        tracep->fullBit(oldp+206,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__perf_instr_ret_wb));
        tracep->fullBit(oldp+207,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__clk));
        tracep->fullBit(oldp+208,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__core_clock_gate_i__DOT__gen_generic__DOT__u_impl_generic__DOT__en_latch));
        tracep->fullBit(oldp+209,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__instr_new_id_d));
        tracep->fullBit(oldp+210,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_raw));
        tracep->fullIData(oldp+211,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_rdata),32);
        tracep->fullBit(oldp+212,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_err));
        tracep->fullIData(oldp+213,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__instr_decompressed),32);
        tracep->fullBit(oldp+214,((3U != (3U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_rdata))));
        tracep->fullBit(oldp+215,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__illegal_c_insn));
        tracep->fullBit(oldp+216,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_raw) 
                                   & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_err)))));
        tracep->fullBit(oldp+217,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__gnt_or_pmp_err));
        tracep->fullBit(oldp+218,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rvalid_or_pmp_err));
        tracep->fullCData(oldp+219,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_outstanding_n),2);
        tracep->fullCData(oldp+220,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rvalid_or_pmp_err)
                                      ? (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_outstanding_n) 
                                               >> 1U))
                                      : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_outstanding_n))),2);
        tracep->fullCData(oldp+221,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__branch_discard_n),2);
        tracep->fullCData(oldp+222,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rvalid_or_pmp_err)
                                      ? (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__branch_discard_n) 
                                               >> 1U))
                                      : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__branch_discard_n))),2);
        tracep->fullBit(oldp+223,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__instr_or_pmp_err));
        tracep->fullBit(oldp+224,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_valid));
        tracep->fullWData(oldp+225,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__rdata_d),96);
        tracep->fullCData(oldp+228,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err_d),3);
        tracep->fullCData(oldp+229,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_d),3);
        tracep->fullCData(oldp+230,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_pushed),3);
        tracep->fullCData(oldp+231,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_popped),3);
        tracep->fullCData(oldp+232,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__entry_en),3);
        tracep->fullBit(oldp+233,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__pop_fifo));
        tracep->fullIData(oldp+234,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__rdata),32);
        tracep->fullBit(oldp+235,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err));
        tracep->fullBit(oldp+236,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid));
        tracep->fullBit(oldp+237,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__aligned_is_compressed));
        tracep->fullBit(oldp+238,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__unaligned_is_compressed));
        tracep->fullBit(oldp+239,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two));
        tracep->fullBit(oldp+240,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_multdiv));
        tracep->fullBit(oldp+241,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_branch));
        tracep->fullBit(oldp+242,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_jump));
        tracep->fullBit(oldp+243,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_id));
        tracep->fullBit(oldp+244,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multicycle_done));
        tracep->fullBit(oldp+245,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__csr_pipe_flush));
        tracep->fullBit(oldp+246,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__id_fsm_d));
        tracep->fullCData(oldp+247,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns),4);
        tracep->fullBit(oldp+248,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_d));
        tracep->fullBit(oldp+249,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_d));
        tracep->fullBit(oldp+250,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__halt_if));
        tracep->fullBit(oldp+251,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__retain_id));
        tracep->fullBit(oldp+252,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_store_err) 
                                   | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_load_err))));
        tracep->fullBit(oldp+253,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__special_req_all));
        tracep->fullBit(oldp+254,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__csr_pipe_flush));
        tracep->fullBit(oldp+255,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__addr_update));
        tracep->fullBit(oldp+256,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__ctrl_update));
        tracep->fullBit(oldp+257,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_update));
        tracep->fullBit(oldp+258,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__handle_misaligned_d));
        tracep->fullBit(oldp+259,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__pmp_err_d));
        tracep->fullBit(oldp+260,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__lsu_err_d));
        tracep->fullBit(oldp+261,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_or_pmp_err));
        tracep->fullCData(oldp+262,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__ls_fsm_ns),3);
        tracep->fullCData(oldp+263,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__rf_wdata_wb_mux_we),2);
        tracep->fullCData(oldp+264,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mstatus_d),6);
        tracep->fullBit(oldp+265,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mstatus_en));
        tracep->fullBit(oldp+266,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mie_en));
        tracep->fullBit(oldp+267,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mscratch_en));
        tracep->fullBit(oldp+268,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mepc_en));
        tracep->fullBit(oldp+269,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcause_en));
        tracep->fullBit(oldp+270,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mtval_en));
        tracep->fullBit(oldp+271,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mtvec_en));
        tracep->fullIData(oldp+272,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__dcsr_d),32);
        tracep->fullBit(oldp+273,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__dcsr_en));
        tracep->fullBit(oldp+274,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__depc_en));
        tracep->fullBit(oldp+275,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__dscratch0_en));
        tracep->fullBit(oldp+276,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__dscratch1_en));
        tracep->fullBit(oldp+277,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_we));
        tracep->fullIData(oldp+278,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_we),32);
        tracep->fullIData(oldp+279,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounterh_we),32);
        tracep->fullIData(oldp+280,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_incr),32);
        tracep->fullBit(oldp+281,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                         >> 1U))));
        tracep->fullBit(oldp+282,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                         >> 1U))));
        tracep->fullBit(oldp+283,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                         >> 1U))));
        tracep->fullBit(oldp+284,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__cpuctrl_we));
        tracep->fullBit(oldp+285,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_we_int));
        tracep->fullBit(oldp+286,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wreq));
        tracep->fullIData(oldp+287,((0x1fffffffU & 
                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                      >> 3U))),29);
        tracep->fullIData(oldp+288,((0x1fffffffU & 
                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                      >> 3U))),29);
        tracep->fullIData(oldp+289,((0x1fffffffU & 
                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                      >> 3U))),29);
        tracep->fullCData(oldp+290,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mstatus_d),6);
        tracep->fullIData(oldp+291,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__dcsr_d),32);
        tracep->fullBit(oldp+292,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounterh_we)));
        tracep->fullBit(oldp+293,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_we)));
        tracep->fullQData(oldp+294,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_upd),64);
        tracep->fullQData(oldp+296,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_load),64);
        tracep->fullBit(oldp+298,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__we));
        tracep->fullQData(oldp+299,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_d),64);
        tracep->fullBit(oldp+301,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounterh_we 
                                         >> 2U))));
        tracep->fullBit(oldp+302,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_we 
                                         >> 2U))));
        tracep->fullQData(oldp+303,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_upd),64);
        tracep->fullQData(oldp+305,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_load),64);
        tracep->fullBit(oldp+307,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__we));
        tracep->fullQData(oldp+308,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_d),64);
        tracep->fullIData(oldp+310,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__we_a_dec),31);
        tracep->fullBit(oldp+311,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__intr_interface__DOT__genblk1__DOT__source_d));
        tracep->fullBit(oldp+312,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__data_interface__DOT__genblk1__DOT__source_d));
        tracep->fullIData(oldp+313,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__sbaddress_sba_csrs),32);
        tracep->fullIData(oldp+314,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dm 
                                             >> 2U))),32);
        tracep->fullBit(oldp+315,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dm 
                                                 >> 0x33U)))));
        tracep->fullBit(oldp+316,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dm))));
        tracep->fullBit(oldp+317,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dm 
                                                 >> 1U)))));
        tracep->fullQData(oldp+318,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbaddr_d),64);
        tracep->fullQData(oldp+320,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbdata_d),64);
        tracep->fullBit(oldp+322,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__havereset_d_aligned))));
        tracep->fullCData(oldp+323,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__havereset_d_aligned),2);
        tracep->fullIData(oldp+324,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol),32);
        tracep->fullCData(oldp+325,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__state_d),3);
        tracep->fullWData(oldp+326,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_d_o),86);
        tracep->fullWData(oldp+329,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_d_o),86);
        tracep->fullWData(oldp+332,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_d_o),86);
        tracep->fullWData(oldp+335,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_d_o),86);
        tracep->fullWData(oldp+338,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_d_o),86);
        tracep->fullWData(oldp+341,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_d_o),86);
        tracep->fullWData(oldp+344,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_d_o),86);
        tracep->fullQData(oldp+347,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h2
                                    [0U]),52);
        tracep->fullQData(oldp+349,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h2
                                    [1U]),52);
        tracep->fullQData(oldp+351,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h2
                                    [2U]),52);
        tracep->fullQData(oldp+353,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h2
                                    [3U]),52);
        tracep->fullQData(oldp+355,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h2
                                    [4U]),52);
        tracep->fullQData(oldp+357,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h2
                                    [5U]),52);
        tracep->fullQData(oldp+359,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h2
                                    [6U]),52);
        tracep->fullQData(oldp+361,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h2
                                    [7U]),52);
        tracep->fullQData(oldp+363,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h2
                                    [8U]),52);
        tracep->fullQData(oldp+365,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h3
                                    [0U]),52);
        tracep->fullQData(oldp+367,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h3
                                    [1U]),52);
        tracep->fullQData(oldp+369,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h3
                                    [2U]),52);
        tracep->fullQData(oldp+371,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h3
                                    [3U]),52);
        tracep->fullQData(oldp+373,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h3
                                    [4U]),52);
        tracep->fullQData(oldp+375,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h3
                                    [5U]),52);
        tracep->fullQData(oldp+377,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h3
                                    [6U]),52);
        tracep->fullQData(oldp+379,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h3
                                    [7U]),52);
        tracep->fullQData(oldp+381,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__sm1_s1n_h3
                                    [8U]),52);
        tracep->fullQData(oldp+383,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_0_o
                                    [0U]),52);
        tracep->fullQData(oldp+385,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_0_o
                                    [1U]),52);
        tracep->fullQData(oldp+387,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_1_o
                                    [0U]),52);
        tracep->fullQData(oldp+389,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_1_o
                                    [1U]),52);
        tracep->fullQData(oldp+391,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_2_o
                                    [0U]),52);
        tracep->fullQData(oldp+393,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_2_o
                                    [1U]),52);
        tracep->fullQData(oldp+395,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_3_o
                                    [0U]),52);
        tracep->fullQData(oldp+397,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_3_o
                                    [1U]),52);
        tracep->fullQData(oldp+399,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_4_o
                                    [0U]),52);
        tracep->fullQData(oldp+401,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_4_o
                                    [1U]),52);
        tracep->fullQData(oldp+403,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_5_o
                                    [0U]),52);
        tracep->fullQData(oldp+405,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_5_o
                                    [1U]),52);
        tracep->fullQData(oldp+407,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_6_o
                                    [0U]),52);
        tracep->fullQData(oldp+409,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_6_o
                                    [1U]),52);
        tracep->fullQData(oldp+411,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_7_o
                                    [0U]),52);
        tracep->fullQData(oldp+413,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_7_o
                                    [1U]),52);
        tracep->fullQData(oldp+415,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_8_o
                                    [0U]),52);
        tracep->fullQData(oldp+417,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_8_o
                                    [1U]),52);
        tracep->fullQData(oldp+419,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                    [0U]),52);
        tracep->fullQData(oldp+421,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                    [1U]),52);
        tracep->fullQData(oldp+423,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_t_i),52);
        tracep->fullBit(oldp+425,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__accept_t_req));
        tracep->fullBit(oldp+426,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__accept_t_rsp));
        tracep->fullQData(oldp+427,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_t_p),52);
        tracep->fullBit(oldp+429,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__hfifo_reqready));
        tracep->fullBit(oldp+430,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_t_i))));
        tracep->fullBit(oldp+431,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_t_i 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+432,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_t_i 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_t_i 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_t_i 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_t_i 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullQData(oldp+434,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                    [0U]),52);
        tracep->fullQData(oldp+436,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                    [1U]),52);
        tracep->fullQData(oldp+438,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                    [2U]),52);
        tracep->fullQData(oldp+440,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                    [3U]),52);
        tracep->fullQData(oldp+442,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                    [4U]),52);
        tracep->fullQData(oldp+444,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                    [5U]),52);
        tracep->fullQData(oldp+446,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                    [6U]),52);
        tracep->fullQData(oldp+448,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                    [7U]),52);
        tracep->fullQData(oldp+450,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                    [8U]),52);
        tracep->fullQData(oldp+452,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_i),52);
        tracep->fullBit(oldp+454,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__accept_t_req));
        tracep->fullBit(oldp+455,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__accept_t_rsp));
        tracep->fullQData(oldp+456,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_p),52);
        tracep->fullBit(oldp+458,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__hfifo_reqready));
        tracep->fullBit(oldp+459,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_i))));
        tracep->fullBit(oldp+460,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_i 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+461,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_i 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_i 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_i 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_i 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullQData(oldp+463,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                    [0U]),52);
        tracep->fullQData(oldp+465,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                    [1U]),52);
        tracep->fullQData(oldp+467,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                    [2U]),52);
        tracep->fullQData(oldp+469,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                    [3U]),52);
        tracep->fullQData(oldp+471,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                    [4U]),52);
        tracep->fullQData(oldp+473,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                    [5U]),52);
        tracep->fullQData(oldp+475,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                    [6U]),52);
        tracep->fullQData(oldp+477,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                    [7U]),52);
        tracep->fullQData(oldp+479,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                    [8U]),52);
        tracep->fullQData(oldp+481,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_i),52);
        tracep->fullBit(oldp+483,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__accept_t_req));
        tracep->fullBit(oldp+484,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__accept_t_rsp));
        tracep->fullQData(oldp+485,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_p),52);
        tracep->fullBit(oldp+487,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__hfifo_reqready));
        tracep->fullBit(oldp+488,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_i))));
        tracep->fullBit(oldp+489,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_i 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+490,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_i 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_i 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_i 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_i 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullBit(oldp+492,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__req_i));
        tracep->fullSData(oldp+493,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__addr_i),12);
        tracep->fullIData(oldp+494,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__wdata_int),32);
        tracep->fullIData(oldp+495,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__wmask_int),32);
        tracep->fullBit(oldp+496,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__we_i));
        tracep->fullCData(oldp+497,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_we),4);
        tracep->fullBit(oldp+498,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__d_ack));
        tracep->fullSData(oldp+499,(((((4U != (7U & 
                                               (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                                >> 0x12U)))
                                        ? 0U : 1U) 
                                      << 0xbU) | (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__tlul_error) 
                                                   << 0xaU) 
                                                  | (0x3ffU 
                                                     & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                                        >> 5U))))),13);
        tracep->fullBit(oldp+500,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__req_i) 
                                   & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__we_i)))));
        tracep->fullCData(oldp+501,((0x1eU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[1U])),5);
        tracep->fullBit(oldp+502,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__tlul_error));
        tracep->fullIData(oldp+503,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__unnamedblk1__DOT__i),32);
        tracep->fullBit(oldp+504,((((0U == (7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                                  >> 0x12U))) 
                                    | (1U == (7U & 
                                              (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                               >> 0x12U)))) 
                                   | (4U == (7U & (
                                                   vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                                   >> 0x12U))))));
        tracep->fullBit(oldp+505,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__addr_sz_chk) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__mask_chk)) 
                                   & (((4U == (7U & 
                                               (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                                >> 0x12U))) 
                                       | (1U == (7U 
                                                 & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                                    >> 0x12U)))) 
                                      | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__fulldata_chk)))));
        tracep->fullBit(oldp+506,((0U == (7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                                >> 0x12U)))));
        tracep->fullBit(oldp+507,((1U == (7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                                >> 0x12U)))));
        tracep->fullBit(oldp+508,((4U == (7U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                                >> 0x12U)))));
        tracep->fullBit(oldp+509,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__addr_sz_chk));
        tracep->fullBit(oldp+510,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__mask_chk));
        tracep->fullBit(oldp+511,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_err__DOT__fulldata_chk));
        tracep->fullCData(oldp+512,((0xfU & ((IData)(1U) 
                                             << (3U 
                                                 & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                                     << 0x1bU) 
                                                    | (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[1U] 
                                                       >> 5U)))))),4);
        tracep->fullBit(oldp+513,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+514,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        __Vtemp620[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0U][0U];
        __Vtemp620[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0U][1U];
        __Vtemp620[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0U][2U];
        tracep->fullWData(oldp+515,(__Vtemp620),86);
        __Vtemp621[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [1U][0U];
        __Vtemp621[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [1U][1U];
        __Vtemp621[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [1U][2U];
        tracep->fullWData(oldp+518,(__Vtemp621),86);
        __Vtemp622[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [2U][0U];
        __Vtemp622[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [2U][1U];
        __Vtemp622[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [2U][2U];
        tracep->fullWData(oldp+521,(__Vtemp622),86);
        __Vtemp623[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [3U][0U];
        __Vtemp623[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [3U][1U];
        __Vtemp623[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [3U][2U];
        tracep->fullWData(oldp+524,(__Vtemp623),86);
        __Vtemp624[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [4U][0U];
        __Vtemp624[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [4U][1U];
        __Vtemp624[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [4U][2U];
        tracep->fullWData(oldp+527,(__Vtemp624),86);
        __Vtemp625[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [5U][0U];
        __Vtemp625[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [5U][1U];
        __Vtemp625[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [5U][2U];
        tracep->fullWData(oldp+530,(__Vtemp625),86);
        __Vtemp626[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [7U][0U];
        __Vtemp626[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [7U][1U];
        __Vtemp626[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [7U][2U];
        tracep->fullWData(oldp+533,(__Vtemp626),86);
        __Vtemp627[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [8U][0U];
        __Vtemp627[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [8U][1U];
        __Vtemp627[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [8U][2U];
        tracep->fullWData(oldp+536,(__Vtemp627),86);
        __Vtemp628[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [9U][0U];
        __Vtemp628[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [9U][1U];
        __Vtemp628[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [9U][2U];
        tracep->fullWData(oldp+539,(__Vtemp628),86);
        __Vtemp629[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xaU][0U];
        __Vtemp629[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xaU][1U];
        __Vtemp629[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xaU][2U];
        tracep->fullWData(oldp+542,(__Vtemp629),86);
        __Vtemp630[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xbU][0U];
        __Vtemp630[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xbU][1U];
        __Vtemp630[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xbU][2U];
        tracep->fullWData(oldp+545,(__Vtemp630),86);
        __Vtemp631[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xcU][0U];
        __Vtemp631[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xcU][1U];
        __Vtemp631[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xcU][2U];
        tracep->fullWData(oldp+548,(__Vtemp631),86);
        __Vtemp632[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0U][0U];
        __Vtemp632[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0U][1U];
        __Vtemp632[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0U][2U];
        tracep->fullWData(oldp+551,(__Vtemp632),86);
        __Vtemp633[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [1U][0U];
        __Vtemp633[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [1U][1U];
        __Vtemp633[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [1U][2U];
        tracep->fullWData(oldp+554,(__Vtemp633),86);
        __Vtemp634[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [2U][0U];
        __Vtemp634[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [2U][1U];
        __Vtemp634[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [2U][2U];
        tracep->fullWData(oldp+557,(__Vtemp634),86);
        __Vtemp635[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [3U][0U];
        __Vtemp635[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [3U][1U];
        __Vtemp635[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [3U][2U];
        tracep->fullWData(oldp+560,(__Vtemp635),86);
        __Vtemp636[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [4U][0U];
        __Vtemp636[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [4U][1U];
        __Vtemp636[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [4U][2U];
        tracep->fullWData(oldp+563,(__Vtemp636),86);
        __Vtemp637[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [5U][0U];
        __Vtemp637[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [5U][1U];
        __Vtemp637[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [5U][2U];
        tracep->fullWData(oldp+566,(__Vtemp637),86);
        __Vtemp638[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [6U][0U];
        __Vtemp638[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [6U][1U];
        __Vtemp638[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [6U][2U];
        tracep->fullWData(oldp+569,(__Vtemp638),86);
        __Vtemp639[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [7U][0U];
        __Vtemp639[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [7U][1U];
        __Vtemp639[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [7U][2U];
        tracep->fullWData(oldp+572,(__Vtemp639),86);
        __Vtemp640[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [8U][0U];
        __Vtemp640[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [8U][1U];
        __Vtemp640[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [8U][2U];
        tracep->fullWData(oldp+575,(__Vtemp640),86);
        __Vtemp641[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [9U][0U];
        __Vtemp641[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [9U][1U];
        __Vtemp641[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [9U][2U];
        tracep->fullWData(oldp+578,(__Vtemp641),86);
        __Vtemp642[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xaU][0U];
        __Vtemp642[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xaU][1U];
        __Vtemp642[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xaU][2U];
        tracep->fullWData(oldp+581,(__Vtemp642),86);
        __Vtemp643[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xbU][0U];
        __Vtemp643[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xbU][1U];
        __Vtemp643[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xbU][2U];
        tracep->fullWData(oldp+584,(__Vtemp643),86);
        __Vtemp644[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xcU][0U];
        __Vtemp644[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xcU][1U];
        __Vtemp644[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
            [0xcU][2U];
        tracep->fullWData(oldp+587,(__Vtemp644),86);
        tracep->fullCData(oldp+590,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__dev_sel_s1n_14),4);
        __Vtemp645[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0U][0U];
        __Vtemp645[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0U][1U];
        __Vtemp645[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0U][2U];
        tracep->fullWData(oldp+591,(__Vtemp645),86);
        __Vtemp646[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [1U][0U];
        __Vtemp646[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [1U][1U];
        __Vtemp646[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [1U][2U];
        tracep->fullWData(oldp+594,(__Vtemp646),86);
        __Vtemp647[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [2U][0U];
        __Vtemp647[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [2U][1U];
        __Vtemp647[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [2U][2U];
        tracep->fullWData(oldp+597,(__Vtemp647),86);
        __Vtemp648[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [3U][0U];
        __Vtemp648[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [3U][1U];
        __Vtemp648[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [3U][2U];
        tracep->fullWData(oldp+600,(__Vtemp648),86);
        __Vtemp649[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [4U][0U];
        __Vtemp649[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [4U][1U];
        __Vtemp649[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [4U][2U];
        tracep->fullWData(oldp+603,(__Vtemp649),86);
        __Vtemp650[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [5U][0U];
        __Vtemp650[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [5U][1U];
        __Vtemp650[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [5U][2U];
        tracep->fullWData(oldp+606,(__Vtemp650),86);
        __Vtemp651[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [6U][0U];
        __Vtemp651[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [6U][1U];
        __Vtemp651[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [6U][2U];
        tracep->fullWData(oldp+609,(__Vtemp651),86);
        __Vtemp652[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [7U][0U];
        __Vtemp652[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [7U][1U];
        __Vtemp652[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [7U][2U];
        tracep->fullWData(oldp+612,(__Vtemp652),86);
        __Vtemp653[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [8U][0U];
        __Vtemp653[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [8U][1U];
        __Vtemp653[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [8U][2U];
        tracep->fullWData(oldp+615,(__Vtemp653),86);
        __Vtemp654[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [9U][0U];
        __Vtemp654[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [9U][1U];
        __Vtemp654[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [9U][2U];
        tracep->fullWData(oldp+618,(__Vtemp654),86);
        __Vtemp655[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0xaU][0U];
        __Vtemp655[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0xaU][1U];
        __Vtemp655[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0xaU][2U];
        tracep->fullWData(oldp+621,(__Vtemp655),86);
        __Vtemp656[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0xbU][0U];
        __Vtemp656[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0xbU][1U];
        __Vtemp656[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0xbU][2U];
        tracep->fullWData(oldp+624,(__Vtemp656),86);
        __Vtemp657[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0xcU][0U];
        __Vtemp657[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0xcU][1U];
        __Vtemp657[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellout__u_s1n_14__tl_d_o
            [0xcU][2U];
        tracep->fullWData(oldp+627,(__Vtemp657),86);
        tracep->fullCData(oldp+630,((0xfU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i[0U])),4);
        tracep->fullWData(oldp+631,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_t_o),86);
        tracep->fullQData(oldp+634,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_t_i),52);
        tracep->fullBit(oldp+636,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__hold_all_requests));
        tracep->fullBit(oldp+637,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__accept_t_req));
        tracep->fullBit(oldp+638,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__accept_t_rsp));
        __Vtemp658[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0U][0U];
        __Vtemp658[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0U][1U];
        __Vtemp658[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0U][2U];
        tracep->fullWData(oldp+639,(__Vtemp658),86);
        __Vtemp659[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [1U][0U];
        __Vtemp659[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [1U][1U];
        __Vtemp659[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [1U][2U];
        tracep->fullWData(oldp+642,(__Vtemp659),86);
        __Vtemp660[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [2U][0U];
        __Vtemp660[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [2U][1U];
        __Vtemp660[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [2U][2U];
        tracep->fullWData(oldp+645,(__Vtemp660),86);
        __Vtemp661[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [3U][0U];
        __Vtemp661[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [3U][1U];
        __Vtemp661[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [3U][2U];
        tracep->fullWData(oldp+648,(__Vtemp661),86);
        __Vtemp662[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [4U][0U];
        __Vtemp662[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [4U][1U];
        __Vtemp662[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [4U][2U];
        tracep->fullWData(oldp+651,(__Vtemp662),86);
        __Vtemp663[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [5U][0U];
        __Vtemp663[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [5U][1U];
        __Vtemp663[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [5U][2U];
        tracep->fullWData(oldp+654,(__Vtemp663),86);
        __Vtemp664[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [6U][0U];
        __Vtemp664[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [6U][1U];
        __Vtemp664[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [6U][2U];
        tracep->fullWData(oldp+657,(__Vtemp664),86);
        __Vtemp665[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [7U][0U];
        __Vtemp665[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [7U][1U];
        __Vtemp665[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [7U][2U];
        tracep->fullWData(oldp+660,(__Vtemp665),86);
        __Vtemp666[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [8U][0U];
        __Vtemp666[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [8U][1U];
        __Vtemp666[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [8U][2U];
        tracep->fullWData(oldp+663,(__Vtemp666),86);
        __Vtemp667[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [9U][0U];
        __Vtemp667[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [9U][1U];
        __Vtemp667[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [9U][2U];
        tracep->fullWData(oldp+666,(__Vtemp667),86);
        __Vtemp668[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xaU][0U];
        __Vtemp668[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xaU][1U];
        __Vtemp668[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xaU][2U];
        tracep->fullWData(oldp+669,(__Vtemp668),86);
        __Vtemp669[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xbU][0U];
        __Vtemp669[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xbU][1U];
        __Vtemp669[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xbU][2U];
        tracep->fullWData(oldp+672,(__Vtemp669),86);
        __Vtemp670[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xcU][0U];
        __Vtemp670[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xcU][1U];
        __Vtemp670[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xcU][2U];
        tracep->fullWData(oldp+675,(__Vtemp670),86);
        __Vtemp671[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xdU][0U];
        __Vtemp671[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xdU][1U];
        __Vtemp671[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xdU][2U];
        tracep->fullWData(oldp+678,(__Vtemp671),86);
        tracep->fullQData(oldp+681,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_t_p),52);
        tracep->fullBit(oldp+683,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__hfifo_reqready));
        tracep->fullBit(oldp+684,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_d_o[2U] 
                                         >> 0x15U))));
        tracep->fullBit(oldp+685,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_t_i))));
        tracep->fullWData(oldp+686,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i),88);
        tracep->fullBit(oldp+689,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_t_i 
                                                 >> 0x33U)))));
        tracep->fullBit(oldp+690,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_d_o[0U])));
        tracep->fullQData(oldp+691,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_t_i 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_t_i 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_t_i 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_t_i 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        __Vtemp672[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xdU][0U];
        __Vtemp672[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xdU][1U];
        __Vtemp672[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xdU][2U];
        tracep->fullWData(oldp+693,(__Vtemp672),86);
        tracep->fullWData(oldp+696,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw),459);
        tracep->fullIData(oldp+711,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_d),32);
        tracep->fullIData(oldp+712,(((~ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_d) 
                                     & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[1U])),32);
        tracep->fullIData(oldp+713,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_d 
                                     & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[2U])),32);
        tracep->fullIData(oldp+714,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0xdU] 
                                      << 0x15U) | (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0xcU] 
                                                   >> 0xbU))),32);
        tracep->fullIData(oldp+715,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0xcU] 
                                      << 0x15U) | (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0xbU] 
                                                   >> 0xbU))),32);
        tracep->fullBit(oldp+716,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0xbU] 
                                         >> 0xaU))));
        tracep->fullIData(oldp+717,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0xeU] 
                                      << 0x15U) | (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0xdU] 
                                                   >> 0xbU))),32);
        tracep->fullBit(oldp+718,((0U != vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__intr_hw__DOT__new_event)));
        tracep->fullIData(oldp+719,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__intr_hw__DOT__new_event 
                                     | ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0xeU] 
                                         << 0x15U) 
                                        | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0xdU] 
                                           >> 0xbU)))),32);
        tracep->fullIData(oldp+720,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__intr_hw__DOT__new_event),32);
        tracep->fullBit(oldp+721,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_we));
        tracep->fullBit(oldp+722,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_re));
        tracep->fullCData(oldp+723,((0x3cU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                               [6U][2U] 
                                               << 0x1bU) 
                                              | (0x7fffffcU 
                                                 & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                    [6U][1U] 
                                                    >> 5U))))),6);
        tracep->fullIData(oldp+724,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                      [6U][1U] << 0x1fU) 
                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                        [6U][0U] >> 1U))),32);
        tracep->fullCData(oldp+725,((0xfU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                              [6U][2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                [6U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+726,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_rdata_next),32);
        tracep->fullBit(oldp+727,(((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_re) 
                                     | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_we)) 
                                    & (~ (IData)((0U 
                                                  != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit))))) 
                                   | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__wr_err))));
        tracep->fullBit(oldp+728,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_re) 
                                    | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_we)) 
                                   & (~ (IData)((0U 
                                                 != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit)))))));
        tracep->fullBit(oldp+729,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__wr_err));
        tracep->fullBit(oldp+730,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_state_we));
        tracep->fullBit(oldp+731,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_enable_we));
        tracep->fullBit(oldp+732,(((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                     >> 2U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_we)) 
                                   & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+733,(((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                     >> 4U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_we)) 
                                   & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+734,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                    >> 4U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_re))));
        tracep->fullSData(oldp+735,((0x3ffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                [6U][1U] 
                                                << 0x1fU) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                  [6U][0U] 
                                                  >> 1U)))),10);
        tracep->fullBit(oldp+736,(((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                     >> 5U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_we)) 
                                   & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+737,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                    >> 5U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_re))));
        tracep->fullSData(oldp+738,((0xfc00U | (0x3ffU 
                                                & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                    [6U][1U] 
                                                    << 0x15U) 
                                                   | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                      [6U][0U] 
                                                      >> 0xbU))))),16);
        tracep->fullSData(oldp+739,((0xffffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                 [6U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [6U][0U] 
                                                   >> 1U)))),16);
        tracep->fullBit(oldp+740,(((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                     >> 6U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_we)) 
                                   & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+741,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                    >> 6U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_re))));
        tracep->fullSData(oldp+742,((0xffffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                 [6U][1U] 
                                                 << 0xfU) 
                                                | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [6U][0U] 
                                                   >> 0x11U)))),16);
        tracep->fullBit(oldp+743,(((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                     >> 7U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_we)) 
                                   & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+744,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                    >> 7U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+745,(((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                     >> 8U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_we)) 
                                   & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+746,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                    >> 8U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+747,(((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                     >> 9U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_we)) 
                                   & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__wr_err)))));
        tracep->fullBit(oldp+748,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit) 
                                    >> 9U) & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__reg_re))));
        tracep->fullBit(oldp+749,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_ctrl_en_rising_we));
        tracep->fullBit(oldp+750,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_ctrl_en_falling_we));
        tracep->fullBit(oldp+751,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_ctrl_en_lvlhigh_we));
        tracep->fullBit(oldp+752,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_ctrl_en_lvllow_we));
        tracep->fullBit(oldp+753,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__ctrl_en_input_filter_we));
        tracep->fullSData(oldp+754,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__addr_hit),15);
        tracep->fullBit(oldp+755,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__a_ack));
        tracep->fullBit(oldp+756,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__err_internal));
        tracep->fullBit(oldp+757,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__wr_req) 
                                   & (0U != (3U & (
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                    [6U][2U] 
                                                    << 0x1bU) 
                                                   | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                      [6U][1U] 
                                                      >> 5U)))))));
        tracep->fullBit(oldp+758,((1U & (~ ((((0U == 
                                               (7U 
                                                & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [6U][2U] 
                                                   >> 0x12U))) 
                                              | (1U 
                                                 == 
                                                 (7U 
                                                  & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                     [6U][2U] 
                                                     >> 0x12U)))) 
                                             | (4U 
                                                == 
                                                (7U 
                                                 & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                    [6U][2U] 
                                                    >> 0x12U)))) 
                                            & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk) 
                                                & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk)) 
                                               & (((4U 
                                                    == 
                                                    (7U 
                                                     & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                        [6U][2U] 
                                                        >> 0x12U))) 
                                                   | (1U 
                                                      == 
                                                      (7U 
                                                       & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                          [6U][2U] 
                                                          >> 0x12U)))) 
                                                  | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk))))))));
        tracep->fullBit(oldp+759,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__rd_req));
        tracep->fullBit(oldp+760,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__wr_req));
        tracep->fullBit(oldp+761,((((0U == (7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                  [6U][2U] 
                                                  >> 0x12U))) 
                                    | (1U == (7U & 
                                              (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                               [6U][2U] 
                                               >> 0x12U)))) 
                                   | (4U == (7U & (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [6U][2U] 
                                                   >> 0x12U))))));
        tracep->fullBit(oldp+762,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk)) 
                                   & (((4U == (7U & 
                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                [6U][2U] 
                                                >> 0x12U))) 
                                       | (1U == (7U 
                                                 & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                    [6U][2U] 
                                                    >> 0x12U)))) 
                                      | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk)))));
        tracep->fullBit(oldp+763,((0U == (7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                [6U][2U] 
                                                >> 0x12U)))));
        tracep->fullBit(oldp+764,((1U == (7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                [6U][2U] 
                                                >> 0x12U)))));
        tracep->fullBit(oldp+765,((4U == (7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                [6U][2U] 
                                                >> 0x12U)))));
        tracep->fullBit(oldp+766,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__addr_sz_chk));
        tracep->fullBit(oldp+767,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__mask_chk));
        tracep->fullBit(oldp+768,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__u_err__DOT__fulldata_chk));
        tracep->fullCData(oldp+769,((0xfU & ((IData)(1U) 
                                             << (3U 
                                                 & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                     [6U][2U] 
                                                     << 0x1bU) 
                                                    | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                       [6U][1U] 
                                                       >> 5U)))))),4);
        tracep->fullIData(oldp+770,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_enable_we)
                                      ? ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                          [6U][1U] 
                                          << 0x1fU) 
                                         | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                            [6U][0U] 
                                            >> 1U))
                                      : 0U)),32);
        tracep->fullSData(oldp+771,((0x3ffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                [6U][1U] 
                                                << 0x1fU) 
                                               | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                  [6U][0U] 
                                                  >> 1U)))),16);
        tracep->fullIData(oldp+772,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_ctrl_en_rising_we)
                                      ? ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                          [6U][1U] 
                                          << 0x1fU) 
                                         | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                            [6U][0U] 
                                            >> 1U))
                                      : 0U)),32);
        tracep->fullIData(oldp+773,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_ctrl_en_falling_we)
                                      ? ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                          [6U][1U] 
                                          << 0x1fU) 
                                         | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                            [6U][0U] 
                                            >> 1U))
                                      : 0U)),32);
        tracep->fullIData(oldp+774,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_ctrl_en_lvlhigh_we)
                                      ? ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                          [6U][1U] 
                                          << 0x1fU) 
                                         | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                            [6U][0U] 
                                            >> 1U))
                                      : 0U)),32);
        tracep->fullIData(oldp+775,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_ctrl_en_lvllow_we)
                                      ? ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                          [6U][1U] 
                                          << 0x1fU) 
                                         | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                            [6U][0U] 
                                            >> 1U))
                                      : 0U)),32);
        tracep->fullIData(oldp+776,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__ctrl_en_input_filter_we)
                                      ? ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                          [6U][1U] 
                                          << 0x1fU) 
                                         | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                            [6U][0U] 
                                            >> 1U))
                                      : 0U)),32);
        tracep->fullBit(oldp+777,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])));
        tracep->fullCData(oldp+778,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+779,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+780,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 1U))));
        tracep->fullCData(oldp+781,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+782,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+783,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 2U))));
        tracep->fullCData(oldp+784,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+785,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+786,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 3U))));
        tracep->fullCData(oldp+787,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+788,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+789,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 4U))));
        tracep->fullCData(oldp+790,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+791,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+792,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 5U))));
        tracep->fullCData(oldp+793,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+794,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+795,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 6U))));
        tracep->fullCData(oldp+796,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+797,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+798,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 7U))));
        tracep->fullCData(oldp+799,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+800,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+801,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 8U))));
        tracep->fullCData(oldp+802,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+803,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+804,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 9U))));
        tracep->fullCData(oldp+805,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+806,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+807,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 0xaU))));
        tracep->fullCData(oldp+808,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+809,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+810,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 0xbU))));
        tracep->fullCData(oldp+811,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+812,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+813,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 0xcU))));
        tracep->fullCData(oldp+814,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+815,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+816,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 0xdU))));
        tracep->fullCData(oldp+817,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+818,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+819,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 0xeU))));
        tracep->fullCData(oldp+820,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+821,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+822,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 0xfU))));
        tracep->fullCData(oldp+823,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+824,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+825,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 0x10U))));
        tracep->fullCData(oldp+826,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+827,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+828,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 0x11U))));
        tracep->fullCData(oldp+829,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+830,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+831,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 0x12U))));
        tracep->fullCData(oldp+832,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+833,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+834,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 0x13U))));
        tracep->fullCData(oldp+835,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+836,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+837,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 0x14U))));
        tracep->fullCData(oldp+838,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+839,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+840,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+841,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+842,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+843,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 0x16U))));
        tracep->fullCData(oldp+844,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+845,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+846,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 0x17U))));
        tracep->fullCData(oldp+847,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+848,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+849,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 0x18U))));
        tracep->fullCData(oldp+850,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+851,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+852,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 0x19U))));
        tracep->fullCData(oldp+853,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+854,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+855,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 0x1aU))));
        tracep->fullCData(oldp+856,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+857,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+858,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 0x1bU))));
        tracep->fullCData(oldp+859,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+860,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+861,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 0x1cU))));
        tracep->fullCData(oldp+862,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+863,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+864,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 0x1dU))));
        tracep->fullCData(oldp+865,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+866,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+867,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 0x1eU))));
        tracep->fullCData(oldp+868,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+869,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+870,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U] 
                                         >> 0x1fU))));
        tracep->fullCData(oldp+871,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__diff_ctr_d),4);
        tracep->fullBit(oldp+872,((0xfU == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__diff_ctr_d))));
        tracep->fullBit(oldp+873,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__d_ack));
        tracep->fullQData(oldp+874,(((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__rdata_tlword)) 
                                     << 1U)),33);
        tracep->fullQData(oldp+876,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_rspfifo__rdata_o),33);
        tracep->fullIData(oldp+878,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__rdata_tlword),32);
        tracep->fullBit(oldp+879,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullQData(oldp+880,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_o
                                    [0U]),52);
        tracep->fullQData(oldp+882,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_o
                                    [1U]),52);
        __Vtemp702[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hreq_fifo_o
            [0U][0U];
        __Vtemp702[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hreq_fifo_o
            [0U][1U];
        __Vtemp702[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hreq_fifo_o
            [0U][2U];
        tracep->fullWData(oldp+884,(__Vtemp702),86);
        __Vtemp703[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hreq_fifo_o
            [1U][0U];
        __Vtemp703[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hreq_fifo_o
            [1U][1U];
        __Vtemp703[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hreq_fifo_o
            [1U][2U];
        tracep->fullWData(oldp+887,(__Vtemp703),86);
        tracep->fullQData(oldp+890,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                    [0U]),52);
        tracep->fullQData(oldp+892,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                    [1U]),52);
        tracep->fullCData(oldp+894,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrequest),2);
        tracep->fullCData(oldp+895,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hgrant),2);
        tracep->fullWData(oldp+896,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__dreq_fifo_i),86);
        tracep->fullBit(oldp+899,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrequest))));
        tracep->fullWData(oldp+900,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+903,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__dfifo_rspready),2);
        tracep->fullBit(oldp+904,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__dfifo_rspready))));
        tracep->fullWData(oldp+905,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i),86);
        tracep->fullWData(oldp+908,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i),86);
        tracep->fullBit(oldp+911,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__dreq_fifo_i[2U] 
                                         >> 0x15U))));
        __Vtemp707[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__dreq_fifo_i[0U]);
        __Vtemp707[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__dreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__dreq_fifo_i[1U]));
        __Vtemp707[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__dreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+912,(__Vtemp707),85);
        tracep->fullBit(oldp+915,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__dreq_fifo_i[0U])));
        tracep->fullWData(oldp+916,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+919,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+922,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullCData(oldp+923,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+924,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+925,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+926,((2U & ((IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                           << 1U))),2);
        tracep->fullCData(oldp+927,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        tracep->fullQData(oldp+928,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_o
                                    [0U]),52);
        tracep->fullQData(oldp+930,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_o
                                    [1U]),52);
        __Vtemp708[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hreq_fifo_o
            [0U][0U];
        __Vtemp708[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hreq_fifo_o
            [0U][1U];
        __Vtemp708[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hreq_fifo_o
            [0U][2U];
        tracep->fullWData(oldp+932,(__Vtemp708),86);
        __Vtemp709[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hreq_fifo_o
            [1U][0U];
        __Vtemp709[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hreq_fifo_o
            [1U][1U];
        __Vtemp709[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hreq_fifo_o
            [1U][2U];
        tracep->fullWData(oldp+935,(__Vtemp709),86);
        tracep->fullQData(oldp+938,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                    [0U]),52);
        tracep->fullQData(oldp+940,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                    [1U]),52);
        tracep->fullCData(oldp+942,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrequest),2);
        tracep->fullCData(oldp+943,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hgrant),2);
        tracep->fullWData(oldp+944,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__dreq_fifo_i),86);
        tracep->fullBit(oldp+947,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrequest))));
        tracep->fullWData(oldp+948,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+951,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__dfifo_rspready),2);
        tracep->fullBit(oldp+952,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__dfifo_rspready))));
        tracep->fullWData(oldp+953,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i),86);
        tracep->fullWData(oldp+956,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i),86);
        tracep->fullBit(oldp+959,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__dreq_fifo_i[2U] 
                                         >> 0x15U))));
        __Vtemp713[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__dreq_fifo_i[0U]);
        __Vtemp713[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__dreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__dreq_fifo_i[1U]));
        __Vtemp713[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__dreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+960,(__Vtemp713),85);
        tracep->fullBit(oldp+963,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__dreq_fifo_i[0U])));
        tracep->fullWData(oldp+964,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+967,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+970,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullCData(oldp+971,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+972,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+973,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+974,((2U & ((IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                           << 1U))),2);
        tracep->fullCData(oldp+975,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        tracep->fullQData(oldp+976,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_o
                                    [0U]),52);
        tracep->fullQData(oldp+978,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_o
                                    [1U]),52);
        __Vtemp714[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hreq_fifo_o
            [0U][0U];
        __Vtemp714[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hreq_fifo_o
            [0U][1U];
        __Vtemp714[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hreq_fifo_o
            [0U][2U];
        tracep->fullWData(oldp+980,(__Vtemp714),86);
        __Vtemp715[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hreq_fifo_o
            [1U][0U];
        __Vtemp715[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hreq_fifo_o
            [1U][1U];
        __Vtemp715[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hreq_fifo_o
            [1U][2U];
        tracep->fullWData(oldp+983,(__Vtemp715),86);
        tracep->fullQData(oldp+986,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                    [0U]),52);
        tracep->fullQData(oldp+988,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                    [1U]),52);
        tracep->fullCData(oldp+990,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrequest),2);
        tracep->fullCData(oldp+991,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hgrant),2);
        tracep->fullWData(oldp+992,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__dreq_fifo_i),86);
        tracep->fullBit(oldp+995,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrequest))));
        tracep->fullWData(oldp+996,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+999,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__dfifo_rspready),2);
        tracep->fullBit(oldp+1000,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__dfifo_rspready))));
        tracep->fullWData(oldp+1001,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i),86);
        tracep->fullWData(oldp+1004,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i),86);
        tracep->fullBit(oldp+1007,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        __Vtemp719[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__dreq_fifo_i[0U]);
        __Vtemp719[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__dreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__dreq_fifo_i[1U]));
        __Vtemp719[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__dreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+1008,(__Vtemp719),85);
        tracep->fullBit(oldp+1011,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__dreq_fifo_i[0U])));
        tracep->fullWData(oldp+1012,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+1015,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+1018,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullCData(oldp+1019,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+1020,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+1021,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+1022,((2U & ((IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),2);
        tracep->fullCData(oldp+1023,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        tracep->fullQData(oldp+1024,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_o
                                     [0U]),52);
        tracep->fullQData(oldp+1026,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_o
                                     [1U]),52);
        __Vtemp720[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hreq_fifo_o
            [0U][0U];
        __Vtemp720[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hreq_fifo_o
            [0U][1U];
        __Vtemp720[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hreq_fifo_o
            [0U][2U];
        tracep->fullWData(oldp+1028,(__Vtemp720),86);
        __Vtemp721[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hreq_fifo_o
            [1U][0U];
        __Vtemp721[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hreq_fifo_o
            [1U][1U];
        __Vtemp721[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hreq_fifo_o
            [1U][2U];
        tracep->fullWData(oldp+1031,(__Vtemp721),86);
        tracep->fullQData(oldp+1034,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullQData(oldp+1036,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullCData(oldp+1038,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrequest),2);
        tracep->fullCData(oldp+1039,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hgrant),2);
        tracep->fullWData(oldp+1040,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__dreq_fifo_i),86);
        tracep->fullBit(oldp+1043,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrequest))));
        tracep->fullWData(oldp+1044,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+1047,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__dfifo_rspready),2);
        tracep->fullBit(oldp+1048,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__dfifo_rspready))));
        tracep->fullWData(oldp+1049,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i),86);
        tracep->fullWData(oldp+1052,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i),86);
        tracep->fullBit(oldp+1055,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        __Vtemp725[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__dreq_fifo_i[0U]);
        __Vtemp725[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__dreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__dreq_fifo_i[1U]));
        __Vtemp725[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__dreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+1056,(__Vtemp725),85);
        tracep->fullBit(oldp+1059,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__dreq_fifo_i[0U])));
        tracep->fullWData(oldp+1060,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+1063,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+1066,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullCData(oldp+1067,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+1068,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+1069,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+1070,((2U & ((IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),2);
        tracep->fullCData(oldp+1071,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        tracep->fullQData(oldp+1072,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_o
                                     [0U]),52);
        tracep->fullQData(oldp+1074,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_o
                                     [1U]),52);
        __Vtemp726[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hreq_fifo_o
            [0U][0U];
        __Vtemp726[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hreq_fifo_o
            [0U][1U];
        __Vtemp726[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hreq_fifo_o
            [0U][2U];
        tracep->fullWData(oldp+1076,(__Vtemp726),86);
        __Vtemp727[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hreq_fifo_o
            [1U][0U];
        __Vtemp727[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hreq_fifo_o
            [1U][1U];
        __Vtemp727[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hreq_fifo_o
            [1U][2U];
        tracep->fullWData(oldp+1079,(__Vtemp727),86);
        tracep->fullQData(oldp+1082,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullQData(oldp+1084,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullCData(oldp+1086,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrequest),2);
        tracep->fullCData(oldp+1087,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hgrant),2);
        tracep->fullWData(oldp+1088,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__dreq_fifo_i),86);
        tracep->fullBit(oldp+1091,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrequest))));
        tracep->fullWData(oldp+1092,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+1095,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__dfifo_rspready),2);
        tracep->fullBit(oldp+1096,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__dfifo_rspready))));
        tracep->fullWData(oldp+1097,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i),86);
        tracep->fullWData(oldp+1100,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i),86);
        tracep->fullBit(oldp+1103,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        __Vtemp731[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__dreq_fifo_i[0U]);
        __Vtemp731[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__dreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__dreq_fifo_i[1U]));
        __Vtemp731[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__dreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+1104,(__Vtemp731),85);
        tracep->fullBit(oldp+1107,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__dreq_fifo_i[0U])));
        tracep->fullWData(oldp+1108,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+1111,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+1114,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullCData(oldp+1115,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+1116,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+1117,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+1118,((2U & ((IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),2);
        tracep->fullCData(oldp+1119,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        tracep->fullQData(oldp+1120,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                     [0U]),52);
        tracep->fullQData(oldp+1122,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_o
                                     [1U]),52);
        __Vtemp732[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hreq_fifo_o
            [0U][0U];
        __Vtemp732[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hreq_fifo_o
            [0U][1U];
        __Vtemp732[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hreq_fifo_o
            [0U][2U];
        tracep->fullWData(oldp+1124,(__Vtemp732),86);
        __Vtemp733[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hreq_fifo_o
            [1U][0U];
        __Vtemp733[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hreq_fifo_o
            [1U][1U];
        __Vtemp733[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hreq_fifo_o
            [1U][2U];
        tracep->fullWData(oldp+1127,(__Vtemp733),86);
        tracep->fullQData(oldp+1130,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullQData(oldp+1132,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullCData(oldp+1134,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrequest),2);
        tracep->fullCData(oldp+1135,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hgrant),2);
        tracep->fullWData(oldp+1136,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__dreq_fifo_i),86);
        tracep->fullBit(oldp+1139,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrequest))));
        tracep->fullWData(oldp+1140,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+1143,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__dfifo_rspready),2);
        tracep->fullBit(oldp+1144,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__dfifo_rspready))));
        tracep->fullWData(oldp+1145,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i),86);
        tracep->fullWData(oldp+1148,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i),86);
        tracep->fullBit(oldp+1151,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        __Vtemp737[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__dreq_fifo_i[0U]);
        __Vtemp737[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__dreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__dreq_fifo_i[1U]));
        __Vtemp737[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__dreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+1152,(__Vtemp737),85);
        tracep->fullBit(oldp+1155,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__dreq_fifo_i[0U])));
        tracep->fullWData(oldp+1156,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+1159,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+1162,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullCData(oldp+1163,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+1164,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+1165,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+1166,((2U & ((IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),2);
        tracep->fullCData(oldp+1167,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        tracep->fullQData(oldp+1168,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_o
                                     [0U]),52);
        tracep->fullQData(oldp+1170,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_o
                                     [1U]),52);
        __Vtemp738[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hreq_fifo_o
            [0U][0U];
        __Vtemp738[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hreq_fifo_o
            [0U][1U];
        __Vtemp738[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hreq_fifo_o
            [0U][2U];
        tracep->fullWData(oldp+1172,(__Vtemp738),86);
        __Vtemp739[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hreq_fifo_o
            [1U][0U];
        __Vtemp739[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hreq_fifo_o
            [1U][1U];
        __Vtemp739[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hreq_fifo_o
            [1U][2U];
        tracep->fullWData(oldp+1175,(__Vtemp739),86);
        tracep->fullQData(oldp+1178,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullQData(oldp+1180,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullCData(oldp+1182,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrequest),2);
        tracep->fullCData(oldp+1183,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hgrant),2);
        tracep->fullWData(oldp+1184,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__dreq_fifo_i),86);
        tracep->fullBit(oldp+1187,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrequest))));
        tracep->fullWData(oldp+1188,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+1191,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__dfifo_rspready),2);
        tracep->fullBit(oldp+1192,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__dfifo_rspready))));
        tracep->fullWData(oldp+1193,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i),86);
        tracep->fullWData(oldp+1196,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i),86);
        tracep->fullBit(oldp+1199,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        __Vtemp743[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__dreq_fifo_i[0U]);
        __Vtemp743[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__dreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__dreq_fifo_i[1U]));
        __Vtemp743[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__dreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+1200,(__Vtemp743),85);
        tracep->fullBit(oldp+1203,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__dreq_fifo_i[0U])));
        tracep->fullWData(oldp+1204,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+1207,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+1210,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullCData(oldp+1211,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+1212,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+1213,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+1214,((2U & ((IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),2);
        tracep->fullCData(oldp+1215,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        tracep->fullQData(oldp+1216,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_o
                                     [0U]),52);
        tracep->fullQData(oldp+1218,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_o
                                     [1U]),52);
        __Vtemp744[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hreq_fifo_o
            [0U][0U];
        __Vtemp744[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hreq_fifo_o
            [0U][1U];
        __Vtemp744[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hreq_fifo_o
            [0U][2U];
        tracep->fullWData(oldp+1220,(__Vtemp744),86);
        __Vtemp745[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hreq_fifo_o
            [1U][0U];
        __Vtemp745[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hreq_fifo_o
            [1U][1U];
        __Vtemp745[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hreq_fifo_o
            [1U][2U];
        tracep->fullWData(oldp+1223,(__Vtemp745),86);
        tracep->fullQData(oldp+1226,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullQData(oldp+1228,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullCData(oldp+1230,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrequest),2);
        tracep->fullCData(oldp+1231,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hgrant),2);
        tracep->fullWData(oldp+1232,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__dreq_fifo_i),86);
        tracep->fullBit(oldp+1235,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrequest))));
        tracep->fullWData(oldp+1236,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+1239,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__dfifo_rspready),2);
        tracep->fullBit(oldp+1240,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__dfifo_rspready))));
        tracep->fullWData(oldp+1241,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i),86);
        tracep->fullWData(oldp+1244,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i),86);
        tracep->fullBit(oldp+1247,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        __Vtemp749[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__dreq_fifo_i[0U]);
        __Vtemp749[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__dreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__dreq_fifo_i[1U]));
        __Vtemp749[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__dreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+1248,(__Vtemp749),85);
        tracep->fullBit(oldp+1251,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__dreq_fifo_i[0U])));
        tracep->fullWData(oldp+1252,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+1255,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+1258,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullCData(oldp+1259,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+1260,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+1261,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+1262,((2U & ((IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),2);
        tracep->fullCData(oldp+1263,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        tracep->fullQData(oldp+1264,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_o
                                     [0U]),52);
        tracep->fullQData(oldp+1266,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_o
                                     [1U]),52);
        __Vtemp750[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hreq_fifo_o
            [0U][0U];
        __Vtemp750[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hreq_fifo_o
            [0U][1U];
        __Vtemp750[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hreq_fifo_o
            [0U][2U];
        tracep->fullWData(oldp+1268,(__Vtemp750),86);
        __Vtemp751[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hreq_fifo_o
            [1U][0U];
        __Vtemp751[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hreq_fifo_o
            [1U][1U];
        __Vtemp751[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hreq_fifo_o
            [1U][2U];
        tracep->fullWData(oldp+1271,(__Vtemp751),86);
        tracep->fullQData(oldp+1274,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullQData(oldp+1276,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullCData(oldp+1278,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrequest),2);
        tracep->fullCData(oldp+1279,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hgrant),2);
        tracep->fullWData(oldp+1280,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__dreq_fifo_i),86);
        tracep->fullQData(oldp+1283,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__drsp_fifo_o),52);
        tracep->fullBit(oldp+1285,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrequest))));
        tracep->fullBit(oldp+1286,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__drsp_fifo_o))));
        tracep->fullWData(oldp+1287,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+1290,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+1291,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__dfifo_rspready),2);
        tracep->fullCData(oldp+1292,((0x7fU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__drsp_fifo_o 
                                                       >> 0x24U)))),8);
        tracep->fullBit(oldp+1293,((0U != (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__dfifo_rspready))));
        tracep->fullWData(oldp+1294,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i),86);
        tracep->fullWData(oldp+1297,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i),86);
        tracep->fullBit(oldp+1300,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1301,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_us_d2h))));
        __Vtemp755[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__dreq_fifo_i[0U]);
        __Vtemp755[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__dreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__dreq_fifo_i[1U]));
        __Vtemp755[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__dreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+1302,(__Vtemp755),85);
        tracep->fullBit(oldp+1305,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_us_d2h 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1306,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__dreq_fifo_i[0U])));
        tracep->fullQData(oldp+1307,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_us_d2h 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_us_d2h 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_us_d2h 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_us_d2h 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullWData(oldp+1309,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+1312,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+1315,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullCData(oldp+1316,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+1317,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+1318,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+1319,((2U & ((IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),2);
        tracep->fullCData(oldp+1320,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        tracep->fullQData(oldp+1321,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+1323,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+1326,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullBit(oldp+1328,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1329,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp759[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp759[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp759[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+1330,(__Vtemp759),85);
        tracep->fullBit(oldp+1333,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1334,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+1335,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1337,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+1339,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+1342,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullBit(oldp+1344,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1345,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                 [1U]))));
        __Vtemp763[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp763[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp763[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+1346,(__Vtemp763),85);
        tracep->fullBit(oldp+1349,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1350,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+1351,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1353,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+1355,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+1358,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullBit(oldp+1360,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1361,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp767[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp767[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp767[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+1362,(__Vtemp767),85);
        tracep->fullBit(oldp+1365,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1366,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+1367,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1369,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+1371,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+1374,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullBit(oldp+1376,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1377,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                 [1U]))));
        __Vtemp771[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp771[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp771[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+1378,(__Vtemp771),85);
        tracep->fullBit(oldp+1381,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1382,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+1383,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1385,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+1387,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+1390,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullBit(oldp+1392,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1393,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp775[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp775[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp775[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+1394,(__Vtemp775),85);
        tracep->fullBit(oldp+1397,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1398,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+1399,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1401,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+1403,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+1406,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullBit(oldp+1408,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1409,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                 [1U]))));
        __Vtemp779[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp779[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp779[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+1410,(__Vtemp779),85);
        tracep->fullBit(oldp+1413,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1414,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+1415,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1417,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+1419,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+1422,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullBit(oldp+1424,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1425,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp783[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp783[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp783[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+1426,(__Vtemp783),85);
        tracep->fullBit(oldp+1429,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1430,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+1431,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1433,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+1435,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+1438,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullBit(oldp+1440,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1441,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                 [1U]))));
        __Vtemp787[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp787[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp787[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+1442,(__Vtemp787),85);
        tracep->fullBit(oldp+1445,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1446,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+1447,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1449,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+1451,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+1454,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullBit(oldp+1456,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1457,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp791[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp791[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp791[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+1458,(__Vtemp791),85);
        tracep->fullBit(oldp+1461,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1462,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+1463,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1465,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+1467,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+1470,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullBit(oldp+1472,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1473,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                 [1U]))));
        __Vtemp795[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp795[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp795[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+1474,(__Vtemp795),85);
        tracep->fullBit(oldp+1477,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1478,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+1479,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1481,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+1483,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+1486,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullBit(oldp+1488,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1489,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp799[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp799[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp799[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+1490,(__Vtemp799),85);
        tracep->fullBit(oldp+1493,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1494,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+1495,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1497,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+1499,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+1502,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullBit(oldp+1504,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1505,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                 [1U]))));
        __Vtemp803[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp803[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp803[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+1506,(__Vtemp803),85);
        tracep->fullBit(oldp+1509,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1510,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+1511,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1513,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+1515,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+1518,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullBit(oldp+1520,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1521,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp807[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp807[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp807[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+1522,(__Vtemp807),85);
        tracep->fullBit(oldp+1525,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1526,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+1527,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1529,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+1531,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+1534,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullBit(oldp+1536,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1537,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                 [1U]))));
        __Vtemp811[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp811[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp811[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+1538,(__Vtemp811),85);
        tracep->fullBit(oldp+1541,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1542,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+1543,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1545,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+1547,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+1550,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullBit(oldp+1552,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1553,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp815[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp815[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp815[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+1554,(__Vtemp815),85);
        tracep->fullBit(oldp+1557,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1558,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+1559,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1561,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+1563,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+1566,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullBit(oldp+1568,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1569,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                 [1U]))));
        __Vtemp819[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp819[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp819[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+1570,(__Vtemp819),85);
        tracep->fullBit(oldp+1573,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1574,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+1575,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1577,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+1579,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+1582,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                     [0U]),52);
        tracep->fullBit(oldp+1584,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1585,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp823[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp823[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp823[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+1586,(__Vtemp823),85);
        tracep->fullBit(oldp+1589,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1590,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+1591,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1593,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_h_o),52);
        tracep->fullWData(oldp+1595,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo.tl_d_o),86);
        tracep->fullQData(oldp+1598,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                     [1U]),52);
        tracep->fullBit(oldp+1600,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1601,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                 [1U]))));
        __Vtemp827[0U] = (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp827[1U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                          | (0xfffffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp827[2U] = ((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                          | (0x1ffffeU & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+1602,(__Vtemp827),85);
        tracep->fullBit(oldp+1605,((1U & (IData)((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+1606,((1U & vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+1607,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1609,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+1611,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                     [0U]),52);
        tracep->fullBit(oldp+1613,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                 [0U]))));
        tracep->fullBit(oldp+1614,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1615,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1617,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+1619,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                     [1U]),52);
        tracep->fullBit(oldp+1621,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                 [1U]))));
        tracep->fullBit(oldp+1622,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1623,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_1__tl_d_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1625,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+1627,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [0U]),52);
        tracep->fullBit(oldp+1629,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                 [0U]))));
        tracep->fullBit(oldp+1630,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1631,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1633,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+1635,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [1U]),52);
        tracep->fullBit(oldp+1637,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                 [1U]))));
        tracep->fullBit(oldp+1638,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1639,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1641,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+1643,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [2U]),52);
        tracep->fullBit(oldp+1645,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                 [2U]))));
        tracep->fullBit(oldp+1646,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1647,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                   [2U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                      [2U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                     [2U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                              [2U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1649,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+1651,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [3U]),52);
        tracep->fullBit(oldp+1653,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                 [3U]))));
        tracep->fullBit(oldp+1654,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1655,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                   [3U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                      [3U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                     [3U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                              [3U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1657,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+1659,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [4U]),52);
        tracep->fullBit(oldp+1661,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                 [4U]))));
        tracep->fullBit(oldp+1662,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1663,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                   [4U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                      [4U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                     [4U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                              [4U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1665,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+1667,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [5U]),52);
        tracep->fullBit(oldp+1669,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                 [5U]))));
        tracep->fullBit(oldp+1670,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1671,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                   [5U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                      [5U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                     [5U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                              [5U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1673,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+1675,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [6U]),52);
        tracep->fullBit(oldp+1677,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                 [6U]))));
        tracep->fullBit(oldp+1678,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1679,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                   [6U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                      [6U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                     [6U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                              [6U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1681,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+1683,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [7U]),52);
        tracep->fullBit(oldp+1685,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                 [7U]))));
        tracep->fullBit(oldp+1686,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1687,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                   [7U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                      [7U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                     [7U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                              [7U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1689,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+1691,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                     [8U]),52);
        tracep->fullBit(oldp+1693,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                 [8U]))));
        tracep->fullBit(oldp+1694,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1695,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                   [8U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                      [8U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                     [8U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_2__tl_d_i
                                                                              [8U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1697,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+1699,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [0U]),52);
        tracep->fullBit(oldp+1701,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                 [0U]))));
        tracep->fullBit(oldp+1702,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1703,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1705,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+1707,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [1U]),52);
        tracep->fullBit(oldp+1709,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                 [1U]))));
        tracep->fullBit(oldp+1710,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1711,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1713,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+1715,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [2U]),52);
        tracep->fullBit(oldp+1717,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                 [2U]))));
        tracep->fullBit(oldp+1718,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1719,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                   [2U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                      [2U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                     [2U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                              [2U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1721,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+1723,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [3U]),52);
        tracep->fullBit(oldp+1725,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                 [3U]))));
        tracep->fullBit(oldp+1726,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1727,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                   [3U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                      [3U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                     [3U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                              [3U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1729,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+1731,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [4U]),52);
        tracep->fullBit(oldp+1733,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                 [4U]))));
        tracep->fullBit(oldp+1734,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1735,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                   [4U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                      [4U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                     [4U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                              [4U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1737,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+1739,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [5U]),52);
        tracep->fullBit(oldp+1741,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                 [5U]))));
        tracep->fullBit(oldp+1742,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1743,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                   [5U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                      [5U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                     [5U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                              [5U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1745,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+1747,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [6U]),52);
        tracep->fullBit(oldp+1749,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                 [6U]))));
        tracep->fullBit(oldp+1750,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1751,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                   [6U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                      [6U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                     [6U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                              [6U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1753,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+1755,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [7U]),52);
        tracep->fullBit(oldp+1757,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                 [7U]))));
        tracep->fullBit(oldp+1758,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1759,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                   [7U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                      [7U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                     [7U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                              [7U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+1761,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+1763,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                     [8U]),52);
        tracep->fullBit(oldp+1765,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                 [8U]))));
        tracep->fullBit(oldp+1766,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+1767,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                   [8U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                      [8U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                     [8U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellinp__host_3__tl_d_i
                                                                              [8U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        __Vtemp828[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0U][0U];
        __Vtemp828[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0U][1U];
        __Vtemp828[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0U][2U];
        tracep->fullWData(oldp+1769,(__Vtemp828),86);
        tracep->fullWData(oldp+1772,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+1775,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        __Vtemp834[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                          [0U][0U]);
        __Vtemp834[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [0U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                        [0U][1U]));
        __Vtemp834[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [0U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                        [0U][2U]));
        tracep->fullWData(oldp+1776,(__Vtemp834),85);
        tracep->fullBit(oldp+1779,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [0U][0U])));
        __Vtemp836[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [1U][0U];
        __Vtemp836[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [1U][1U];
        __Vtemp836[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [1U][2U];
        tracep->fullWData(oldp+1780,(__Vtemp836),86);
        tracep->fullWData(oldp+1783,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+1786,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        __Vtemp842[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                          [1U][0U]);
        __Vtemp842[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [1U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                        [1U][1U]));
        __Vtemp842[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [1U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                        [1U][2U]));
        tracep->fullWData(oldp+1787,(__Vtemp842),85);
        tracep->fullBit(oldp+1790,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [1U][0U])));
        __Vtemp844[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [2U][0U];
        __Vtemp844[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [2U][1U];
        __Vtemp844[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [2U][2U];
        tracep->fullWData(oldp+1791,(__Vtemp844),86);
        tracep->fullWData(oldp+1794,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+1797,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        __Vtemp850[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                          [2U][0U]);
        __Vtemp850[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [2U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                        [2U][1U]));
        __Vtemp850[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [2U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                        [2U][2U]));
        tracep->fullWData(oldp+1798,(__Vtemp850),85);
        tracep->fullBit(oldp+1801,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [2U][0U])));
        __Vtemp852[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [3U][0U];
        __Vtemp852[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [3U][1U];
        __Vtemp852[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [3U][2U];
        tracep->fullWData(oldp+1802,(__Vtemp852),86);
        tracep->fullWData(oldp+1805,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+1808,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        __Vtemp858[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                          [3U][0U]);
        __Vtemp858[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [3U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                        [3U][1U]));
        __Vtemp858[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [3U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                        [3U][2U]));
        tracep->fullWData(oldp+1809,(__Vtemp858),85);
        tracep->fullBit(oldp+1812,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [3U][0U])));
        __Vtemp860[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [4U][0U];
        __Vtemp860[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [4U][1U];
        __Vtemp860[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [4U][2U];
        tracep->fullWData(oldp+1813,(__Vtemp860),86);
        tracep->fullWData(oldp+1816,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+1819,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        __Vtemp866[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                          [4U][0U]);
        __Vtemp866[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [4U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                        [4U][1U]));
        __Vtemp866[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [4U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                        [4U][2U]));
        tracep->fullWData(oldp+1820,(__Vtemp866),85);
        tracep->fullBit(oldp+1823,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [4U][0U])));
        __Vtemp868[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [5U][0U];
        __Vtemp868[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [5U][1U];
        __Vtemp868[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [5U][2U];
        tracep->fullWData(oldp+1824,(__Vtemp868),86);
        tracep->fullWData(oldp+1827,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+1830,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        __Vtemp874[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                          [5U][0U]);
        __Vtemp874[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [5U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                        [5U][1U]));
        __Vtemp874[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [5U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                        [5U][2U]));
        tracep->fullWData(oldp+1831,(__Vtemp874),85);
        tracep->fullBit(oldp+1834,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [5U][0U])));
        __Vtemp876[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [6U][0U];
        __Vtemp876[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [6U][1U];
        __Vtemp876[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [6U][2U];
        tracep->fullWData(oldp+1835,(__Vtemp876),86);
        tracep->fullWData(oldp+1838,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+1841,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        __Vtemp882[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                          [6U][0U]);
        __Vtemp882[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [6U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                        [6U][1U]));
        __Vtemp882[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [6U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                        [6U][2U]));
        tracep->fullWData(oldp+1842,(__Vtemp882),85);
        tracep->fullBit(oldp+1845,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [6U][0U])));
        __Vtemp884[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [7U][0U];
        __Vtemp884[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [7U][1U];
        __Vtemp884[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [7U][2U];
        tracep->fullWData(oldp+1846,(__Vtemp884),86);
        tracep->fullWData(oldp+1849,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+1852,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        __Vtemp890[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                          [7U][0U]);
        __Vtemp890[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [7U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                        [7U][1U]));
        __Vtemp890[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [7U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                        [7U][2U]));
        tracep->fullWData(oldp+1853,(__Vtemp890),85);
        tracep->fullBit(oldp+1856,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [7U][0U])));
        __Vtemp892[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [8U][0U];
        __Vtemp892[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [8U][1U];
        __Vtemp892[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [8U][2U];
        tracep->fullWData(oldp+1857,(__Vtemp892),86);
        tracep->fullWData(oldp+1860,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+1863,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        __Vtemp898[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                          [8U][0U]);
        __Vtemp898[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [8U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                        [8U][1U]));
        __Vtemp898[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [8U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                        [8U][2U]));
        tracep->fullWData(oldp+1864,(__Vtemp898),85);
        tracep->fullBit(oldp+1867,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [8U][0U])));
        __Vtemp900[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [9U][0U];
        __Vtemp900[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [9U][1U];
        __Vtemp900[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [9U][2U];
        tracep->fullWData(oldp+1868,(__Vtemp900),86);
        tracep->fullWData(oldp+1871,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+1874,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [9U][2U] 
                                          >> 0x15U))));
        __Vtemp906[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                          [9U][0U]);
        __Vtemp906[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [9U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                        [9U][1U]));
        __Vtemp906[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [9U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                        [9U][2U]));
        tracep->fullWData(oldp+1875,(__Vtemp906),85);
        tracep->fullBit(oldp+1878,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [9U][0U])));
        __Vtemp908[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xaU][0U];
        __Vtemp908[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xaU][1U];
        __Vtemp908[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xaU][2U];
        tracep->fullWData(oldp+1879,(__Vtemp908),86);
        tracep->fullWData(oldp+1882,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+1885,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [0xaU][2U] 
                                          >> 0x15U))));
        __Vtemp914[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                          [0xaU][0U]);
        __Vtemp914[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [0xaU][1U]) | (0xfffffffeU 
                                          & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [0xaU][1U]));
        __Vtemp914[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [0xaU][2U]) | (0x1ffffeU 
                                          & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [0xaU][2U]));
        tracep->fullWData(oldp+1886,(__Vtemp914),85);
        tracep->fullBit(oldp+1889,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [0xaU][0U])));
        __Vtemp916[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xbU][0U];
        __Vtemp916[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xbU][1U];
        __Vtemp916[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xbU][2U];
        tracep->fullWData(oldp+1890,(__Vtemp916),86);
        tracep->fullWData(oldp+1893,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+1896,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [0xbU][2U] 
                                          >> 0x15U))));
        __Vtemp922[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                          [0xbU][0U]);
        __Vtemp922[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [0xbU][1U]) | (0xfffffffeU 
                                          & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [0xbU][1U]));
        __Vtemp922[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [0xbU][2U]) | (0x1ffffeU 
                                          & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [0xbU][2U]));
        tracep->fullWData(oldp+1897,(__Vtemp922),85);
        tracep->fullBit(oldp+1900,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [0xbU][0U])));
        __Vtemp924[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xcU][0U];
        __Vtemp924[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xcU][1U];
        __Vtemp924[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
            [0xcU][2U];
        tracep->fullWData(oldp+1901,(__Vtemp924),86);
        tracep->fullWData(oldp+1904,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+1907,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [0xcU][2U] 
                                          >> 0x15U))));
        __Vtemp930[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                          [0xcU][0U]);
        __Vtemp930[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [0xcU][1U]) | (0xfffffffeU 
                                          & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [0xcU][1U]));
        __Vtemp930[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                           [0xcU][2U]) | (0x1ffffeU 
                                          & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                          [0xcU][2U]));
        tracep->fullWData(oldp+1908,(__Vtemp930),85);
        tracep->fullBit(oldp+1911,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_o
                                    [0xcU][0U])));
        tracep->fullQData(oldp+1912,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                     [0U]),52);
        tracep->fullQData(oldp+1914,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                     [1U]),52);
        tracep->fullQData(oldp+1916,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                     [2U]),52);
        tracep->fullQData(oldp+1918,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                     [3U]),52);
        tracep->fullQData(oldp+1920,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                     [4U]),52);
        tracep->fullQData(oldp+1922,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                     [5U]),52);
        tracep->fullQData(oldp+1924,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                     [6U]),52);
        tracep->fullQData(oldp+1926,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                     [7U]),52);
        tracep->fullQData(oldp+1928,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                     [8U]),52);
        tracep->fullQData(oldp+1930,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                     [9U]),52);
        tracep->fullQData(oldp+1932,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                     [0xaU]),52);
        tracep->fullQData(oldp+1934,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                     [0xbU]),52);
        tracep->fullQData(oldp+1936,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                     [0xcU]),52);
        tracep->fullQData(oldp+1938,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__tl_u_i
                                     [0xdU]),52);
        tracep->fullQData(oldp+1940,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT____Vcellout__err_resp__tl_h_o),52);
        tracep->fullWData(oldp+1942,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg),246);
        tracep->fullIData(oldp+1950,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[5U] 
                                       << 0xcU) | (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[4U] 
                                                   >> 0x14U))),32);
        tracep->fullSData(oldp+1951,((0x3ffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[5U] 
                                                 << 0x16U) 
                                                | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[4U] 
                                                   >> 0xaU)))),10);
        tracep->fullSData(oldp+1952,((0xffffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[4U] 
                                                  << 0x10U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[3U] 
                                                    >> 0x10U)))),16);
        tracep->fullIData(oldp+1953,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[2U]),32);
        tracep->fullSData(oldp+1954,((0xffffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[2U] 
                                                  << 0x10U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[1U] 
                                                    >> 0x10U)))),16);
        tracep->fullSData(oldp+1955,((0xffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[1U])),16);
        tracep->fullSData(oldp+1956,((0xffffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[1U] 
                                                  << 0x10U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[0U] 
                                                    >> 0x10U)))),16);
        tracep->fullSData(oldp+1957,((0xffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[0U])),16);
        tracep->fullBit(oldp+1958,((1U & ((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h 
                                                   >> 0x33U)) 
                                          & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                          [6U][0U]))));
        tracep->fullBit(oldp+1959,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[6U] 
                                          >> 0x15U))));
        tracep->fullIData(oldp+1960,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[7U] 
                                       << 0xaU) | (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[6U] 
                                                   >> 0x16U))),32);
        tracep->fullBit(oldp+1961,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_state_we) 
                                          | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[6U] 
                                             >> 0x15U)))));
        tracep->fullIData(oldp+1962,((((0x200000U & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[6U])
                                        ? ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[7U] 
                                            << 0xaU) 
                                           | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[6U] 
                                              >> 0x16U))
                                        : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_state__q) 
                                      & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__intr_state_we)
                                          ? (~ ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                 [6U][1U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_h2d
                                                   [6U][0U] 
                                                   >> 1U)))
                                          : 0xffffffffU))),32);
        tracep->fullBit(oldp+1963,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[5U] 
                                          >> 0x14U))));
        tracep->fullIData(oldp+1964,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[6U] 
                                       << 0xbU) | (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[5U] 
                                                   >> 0x15U))),32);
        tracep->fullSData(oldp+1965,((0x3ffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[5U] 
                                                 << 0x16U) 
                                                | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[4U] 
                                                   >> 0xaU)))),16);
        tracep->fullSData(oldp+1966,((0x3ffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[4U])),16);
        tracep->fullSData(oldp+1967,((0xffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__hw2reg[3U])),16);
        tracep->fullBit(oldp+1968,(((((0U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__ls_fsm_cs)) 
                                      & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                 >> 0x33U))) 
                                     & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_or_pmp_err))) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_we_q)))));
        tracep->fullIData(oldp+1969,(((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                       ? ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((0xffffff00U 
                                               & ((IData)(
                                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                           >> 2U)) 
                                                  << 8U)) 
                                              | (0xffU 
                                                 & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_q 
                                                    >> 0x10U)))
                                           : ((0xffff0000U 
                                               & ((IData)(
                                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                           >> 2U)) 
                                                  << 0x10U)) 
                                              | (0xffffU 
                                                 & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_q 
                                                    >> 8U))))
                                       : ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((0xff000000U 
                                               & ((IData)(
                                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                           >> 2U)) 
                                                  << 0x18U)) 
                                              | vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_q)
                                           : (IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                      >> 2U))))),32);
        tracep->fullIData(oldp+1970,(((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                       ? ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffff0000U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                             >> 9U))))) 
                                                      << 0x10U)) 
                                                  | ((0xff00U 
                                                      & ((IData)(
                                                                 (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                  >> 2U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_q 
                                                           >> 0x10U))))
                                               : ((0xff00U 
                                                   & ((IData)(
                                                              (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                               >> 2U)) 
                                                      << 8U)) 
                                                  | (0xffU 
                                                     & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_q 
                                                        >> 0x10U))))
                                           : ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffff0000U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                             >> 0x21U))))) 
                                                      << 0x10U)) 
                                                  | (0xffffU 
                                                     & (IData)(
                                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                >> 0x12U))))
                                               : (0xffffU 
                                                  & (IData)(
                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                             >> 0x12U)))))
                                       : ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffff0000U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                             >> 0x19U))))) 
                                                      << 0x10U)) 
                                                  | (0xffffU 
                                                     & (IData)(
                                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                >> 0xaU))))
                                               : (0xffffU 
                                                  & (IData)(
                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                             >> 0xaU))))
                                           : ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffff0000U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                             >> 0x11U))))) 
                                                      << 0x10U)) 
                                                  | (0xffffU 
                                                     & (IData)(
                                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                >> 2U))))
                                               : (0xffffU 
                                                  & (IData)(
                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                             >> 2U))))))),32);
        tracep->fullIData(oldp+1971,(((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                       ? ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffffff00U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                             >> 0x21U))))) 
                                                      << 8U)) 
                                                  | (0xffU 
                                                     & (IData)(
                                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                >> 0x1aU))))
                                               : (0xffU 
                                                  & (IData)(
                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                             >> 0x1aU))))
                                           : ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffffff00U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                             >> 0x19U))))) 
                                                      << 8U)) 
                                                  | (0xffU 
                                                     & (IData)(
                                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                >> 0x12U))))
                                               : (0xffU 
                                                  & (IData)(
                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                             >> 0x12U)))))
                                       : ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q))
                                           ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffffff00U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                             >> 0x11U))))) 
                                                      << 8U)) 
                                                  | (0xffU 
                                                     & (IData)(
                                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                >> 0xaU))))
                                               : (0xffU 
                                                  & (IData)(
                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                             >> 0xaU))))
                                           : ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_sign_ext_q)
                                               ? ((0xffffff00U 
                                                   & ((- (IData)(
                                                                 (1U 
                                                                  & (IData)(
                                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                             >> 9U))))) 
                                                      << 8U)) 
                                                  | (0xffU 
                                                     & (IData)(
                                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                                >> 2U))))
                                               : (0xffU 
                                                  & (IData)(
                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqlsu 
                                                             >> 2U))))))),32);
        tracep->fullBit(oldp+1972,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                          & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q))))));
        tracep->fullBit(oldp+1973,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter_incr 
                                           >> 2U) & 
                                          (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q) 
                                              >> 2U))))));
        tracep->fullBit(oldp+1974,((1U & ((vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_d_o[2U] 
                                           >> 0x15U) 
                                          & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar)))));
        tracep->fullBit(oldp+1975,((((1U == (3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                   >> 0xbU))) 
                                     & (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                           >> 0xaU))) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__d_ack))));
        tracep->fullBit(oldp+1976,(((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__d_ack))));
        tracep->fullBit(oldp+1977,(((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)) 
                                    & (((1U == (3U 
                                                & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                   >> 0xbU))) 
                                        & (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                              >> 0xaU))) 
                                       & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__d_ack)))));
        tracep->fullBit(oldp+1978,((((1U == (3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                   >> 0xbU))) 
                                     & (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                           >> 0xaU))) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__d_ack))));
        tracep->fullBit(oldp+1979,((1U & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                          & ((1U == 
                                              (3U & 
                                               ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                >> 0xbU)))
                                              ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_rspfifo__rdata_o) 
                                                 | ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                    >> 0xaU))
                                              : ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                 >> 0xaU))))));
        tracep->fullBit(oldp+1980,(((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__d_ack))));
        tracep->fullBit(oldp+1981,(((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)) 
                                    & (((1U == (3U 
                                                & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                   >> 0xbU))) 
                                        & (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                              >> 0xaU))) 
                                       & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__d_ack)))));
        tracep->fullQData(oldp+1982,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_i
                                     [0U]),52);
        tracep->fullQData(oldp+1984,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_i
                                     [1U]),52);
        tracep->fullQData(oldp+1986,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_i
                                     [2U]),52);
        tracep->fullQData(oldp+1988,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_i
                                     [3U]),52);
        tracep->fullQData(oldp+1990,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_i
                                     [4U]),52);
        tracep->fullQData(oldp+1992,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_i
                                     [5U]),52);
        tracep->fullQData(oldp+1994,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_i
                                     [6U]),52);
        tracep->fullQData(oldp+1996,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_i
                                     [7U]),52);
        tracep->fullQData(oldp+1998,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_i
                                     [8U]),52);
        tracep->fullQData(oldp+2000,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_i
                                     [9U]),52);
        tracep->fullBit(oldp+2002,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_we_raw) 
                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__instr_executing)) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__illegal_csr_insn_id)))));
        tracep->fullBit(oldp+2003,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_in_ready) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__instr_valid_id_q)))));
        tracep->fullBit(oldp+2004,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__instr_executing) 
                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_req_dec)) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_resp_valid)))));
        tracep->fullBit(oldp+2005,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_multdiv) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__mult_en_dec))));
        tracep->fullBit(oldp+2006,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_multdiv) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__div_en_dec))));
        tracep->fullBit(oldp+2007,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__instr_valid_id_q) 
                                    & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__illegal_insn) 
                                       | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__illegal_csr_insn_id)))));
        tracep->fullBit(oldp+2008,((1U & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                           >> 1U) | 
                                          ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                           & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_valid))))));
        tracep->fullBit(oldp+2009,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__instr_valid_id_q) 
                                    & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_req_dec) 
                                       & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_resp_valid)) 
                                          | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__instr_first_cycle))))));
        tracep->fullIData(oldp+2010,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__rf_wdata_wb_mux[0]),32);
        tracep->fullIData(oldp+2011,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__wb_stage_i__DOT__rf_wdata_wb_mux[1]),32);
        tracep->fullQData(oldp+2012,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                     [0U]),52);
        tracep->fullQData(oldp+2014,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                     [1U]),52);
        tracep->fullQData(oldp+2016,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                     [2U]),52);
        tracep->fullQData(oldp+2018,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                     [3U]),52);
        tracep->fullQData(oldp+2020,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                     [4U]),52);
        tracep->fullQData(oldp+2022,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                     [5U]),52);
        tracep->fullQData(oldp+2024,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                     [6U]),52);
        tracep->fullQData(oldp+2026,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                     [7U]),52);
        tracep->fullQData(oldp+2028,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                     [8U]),52);
        tracep->fullQData(oldp+2030,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_i
                                     [9U]),52);
        tracep->fullIData(oldp+2032,((0xfffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__cio_gpio_q)),20);
        tracep->fullQData(oldp+2033,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__tl_reg_d2h),52);
        tracep->fullIData(oldp+2035,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__gpio_intr),32);
        tracep->fullBit(oldp+2036,((0U != vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__gpio_intr)));
        tracep->fullIData(oldp+2037,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mip),18);
        tracep->fullIData(oldp+2038,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__num_req_outstanding),17);
        tracep->fullCData(oldp+2039,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__dev_select_outstanding),2);
        tracep->fullCData(oldp+2040,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+2041,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+2042,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__err_resp__DOT__err_size),2);
        tracep->fullBit(oldp+2043,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__err_resp__DOT__err_req_pending));
        tracep->fullBit(oldp+2044,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__err_resp__DOT__err_rsp_pending));
        tracep->fullIData(oldp+2045,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__num_req_outstanding),17);
        tracep->fullCData(oldp+2046,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__dev_select_outstanding),4);
        tracep->fullCData(oldp+2047,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+2048,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+2049,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__err_resp__DOT__err_size),2);
        tracep->fullBit(oldp+2050,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__err_resp__DOT__err_req_pending));
        tracep->fullBit(oldp+2051,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__err_resp__DOT__err_rsp_pending));
        tracep->fullIData(oldp+2052,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__num_req_outstanding),17);
        tracep->fullCData(oldp+2053,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__dev_select_outstanding),4);
        tracep->fullCData(oldp+2054,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+2055,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+2056,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__err_resp__DOT__err_size),2);
        tracep->fullBit(oldp+2057,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__err_resp__DOT__err_req_pending));
        tracep->fullBit(oldp+2058,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__err_resp__DOT__err_rsp_pending));
        tracep->fullCData(oldp+2059,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+2060,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+2061,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+2062,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+2063,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+2064,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+2065,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+2066,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+2067,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullQData(oldp+2068,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                     [0U]),52);
        tracep->fullQData(oldp+2070,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                     [1U]),52);
        tracep->fullQData(oldp+2072,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                     [2U]),52);
        tracep->fullQData(oldp+2074,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                     [3U]),52);
        tracep->fullQData(oldp+2076,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                     [4U]),52);
        tracep->fullQData(oldp+2078,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                     [5U]),52);
        tracep->fullQData(oldp+2080,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                     [6U]),52);
        tracep->fullQData(oldp+2082,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                     [7U]),52);
        tracep->fullQData(oldp+2084,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                     [8U]),52);
        tracep->fullQData(oldp+2086,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                     [9U]),52);
        tracep->fullQData(oldp+2088,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                     [0xaU]),52);
        tracep->fullQData(oldp+2090,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                     [0xbU]),52);
        tracep->fullQData(oldp+2092,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_s1n_14_ds_d2h
                                     [0xcU]),52);
        tracep->fullQData(oldp+2094,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [0U]),52);
        tracep->fullQData(oldp+2096,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [1U]),52);
        tracep->fullQData(oldp+2098,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [2U]),52);
        tracep->fullQData(oldp+2100,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [3U]),52);
        tracep->fullQData(oldp+2102,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [4U]),52);
        tracep->fullQData(oldp+2104,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [5U]),52);
        tracep->fullQData(oldp+2106,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [6U]),52);
        tracep->fullQData(oldp+2108,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [7U]),52);
        tracep->fullQData(oldp+2110,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [8U]),52);
        tracep->fullQData(oldp+2112,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [9U]),52);
        tracep->fullQData(oldp+2114,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [0xaU]),52);
        tracep->fullQData(oldp+2116,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [0xbU]),52);
        tracep->fullQData(oldp+2118,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [0xcU]),52);
        tracep->fullIData(oldp+2120,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__num_req_outstanding),17);
        tracep->fullCData(oldp+2121,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__dev_select_outstanding),4);
        tracep->fullCData(oldp+2122,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+2123,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+2124,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__err_resp__DOT__err_size),2);
        tracep->fullBit(oldp+2125,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__err_resp__DOT__err_req_pending));
        tracep->fullBit(oldp+2126,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__err_resp__DOT__err_rsp_pending));
        tracep->fullIData(oldp+2127,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__cio_gpio_q),32);
        tracep->fullIData(oldp+2128,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__cio_gpio_en_q),32);
        tracep->fullIData(oldp+2129,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_state__q),32);
        tracep->fullIData(oldp+2130,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_enable__q),32);
        tracep->fullIData(oldp+2131,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_data_in__DOT__q),32);
        tracep->fullIData(oldp+2132,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_rising__q),32);
        tracep->fullIData(oldp+2133,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_falling__q),32);
        tracep->fullIData(oldp+2134,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_lvlhigh__q),32);
        tracep->fullIData(oldp+2135,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_intr_ctrl_en_lvllow__q),32);
        tracep->fullIData(oldp+2136,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT____Vcellout__u_ctrl_en_input_filter__q),32);
        tracep->fullBit(oldp+2137,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__outstanding));
        tracep->fullIData(oldp+2138,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__rdata),32);
        tracep->fullBit(oldp+2139,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__error));
        tracep->fullCData(oldp+2140,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__reqid),8);
        tracep->fullCData(oldp+2141,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__reqsz),2);
        tracep->fullCData(oldp+2142,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_reg_if__DOT__rspop),3);
        tracep->fullBit(oldp+2143,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_intr_state__DOT__qe));
        tracep->fullBit(oldp+2144,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_intr_enable__DOT__qe));
        tracep->fullBit(oldp+2145,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_data_in__DOT__qe));
        tracep->fullBit(oldp+2146,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_intr_ctrl_en_rising__DOT__qe));
        tracep->fullBit(oldp+2147,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_intr_ctrl_en_falling__DOT__qe));
        tracep->fullBit(oldp+2148,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_intr_ctrl_en_lvlhigh__DOT__qe));
        tracep->fullBit(oldp+2149,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_intr_ctrl_en_lvllow__DOT__qe));
        tracep->fullBit(oldp+2150,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__u_reg__DOT__u_ctrl_en_input_filter__DOT__qe));
        tracep->fullCData(oldp+2151,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2152,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2153,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2154,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2155,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2156,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2157,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2158,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2159,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2160,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2161,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2162,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2163,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2164,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2165,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2166,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2167,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2168,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2169,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2170,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2171,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2172,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2173,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2174,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2175,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2176,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2177,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2178,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2179,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2180,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2181,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2182,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2183,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2184,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2185,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2186,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2187,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2188,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2189,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2190,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2191,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2192,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2193,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2194,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2195,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2196,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2197,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2198,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2199,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2200,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2201,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2202,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2203,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2204,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2205,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2206,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2207,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2208,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2209,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2210,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2211,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2212,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2213,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2214,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2215,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2216,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2217,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2218,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2219,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2220,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2221,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2222,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2223,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2224,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2225,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2226,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2227,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2228,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2229,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2230,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2231,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2232,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2233,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2234,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2235,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2236,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2237,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2238,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2239,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2240,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2241,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2242,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2243,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2244,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__diff_ctr_q),4);
        tracep->fullBit(oldp+2245,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__filter_q));
        tracep->fullBit(oldp+2246,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__stored_value_q));
        tracep->fullCData(oldp+2247,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+2248,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+2249,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+2250,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+2251,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+2252,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+2253,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+2254,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+2255,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+2256,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+2257,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+2258,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+2259,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+2260,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+2261,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+2262,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+2263,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+2264,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullQData(oldp+2265,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+2267,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [0U]),52);
        tracep->fullBit(oldp+2269,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0U]))));
        tracep->fullBit(oldp+2270,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2271,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2273,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+2275,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [1U]),52);
        tracep->fullBit(oldp+2277,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [1U]))));
        tracep->fullBit(oldp+2278,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2279,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2281,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+2283,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [2U]),52);
        tracep->fullBit(oldp+2285,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [2U]))));
        tracep->fullBit(oldp+2286,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [2U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2287,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [2U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [2U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [2U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [2U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2289,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+2291,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [3U]),52);
        tracep->fullBit(oldp+2293,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [3U]))));
        tracep->fullBit(oldp+2294,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [3U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2295,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [3U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [3U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [3U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [3U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2297,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+2299,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [4U]),52);
        tracep->fullBit(oldp+2301,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [4U]))));
        tracep->fullBit(oldp+2302,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [4U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2303,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [4U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [4U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [4U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [4U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2305,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+2307,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [5U]),52);
        tracep->fullBit(oldp+2309,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [5U]))));
        tracep->fullBit(oldp+2310,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [5U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2311,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [5U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [5U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [5U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [5U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2313,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+2315,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [6U]),52);
        tracep->fullBit(oldp+2317,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [6U]))));
        tracep->fullBit(oldp+2318,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [6U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2319,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [6U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [6U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [6U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [6U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2321,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+2323,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [7U]),52);
        tracep->fullBit(oldp+2325,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [7U]))));
        tracep->fullBit(oldp+2326,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [7U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2327,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [7U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [7U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [7U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [7U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2329,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+2331,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [8U]),52);
        tracep->fullBit(oldp+2333,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [8U]))));
        tracep->fullBit(oldp+2334,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [8U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2335,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [8U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [8U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [8U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [8U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2337,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__9__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+2339,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [9U]),52);
        tracep->fullBit(oldp+2341,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [9U]))));
        tracep->fullBit(oldp+2342,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [9U] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2343,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [9U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [9U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [9U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [9U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2345,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__10__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+2347,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [0xaU]),52);
        tracep->fullBit(oldp+2349,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xaU]))));
        tracep->fullBit(oldp+2350,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xaU] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2351,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [0xaU] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [0xaU] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [0xaU] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [0xaU] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2353,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__11__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+2355,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [0xbU]),52);
        tracep->fullBit(oldp+2357,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xbU]))));
        tracep->fullBit(oldp+2358,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xbU] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2359,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [0xbU] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [0xbU] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [0xbU] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [0xbU] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullQData(oldp+2361,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__u_s1n_14__DOT__gen_dfifo__BRA__12__KET____DOT__fifo_d.tl_h_o),52);
        tracep->fullQData(oldp+2363,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                     [0xcU]),52);
        tracep->fullBit(oldp+2365,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                 [0xcU]))));
        tracep->fullBit(oldp+2366,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                  [0xcU] 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+2367,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                   [0xcU] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                      [0xcU] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                     [0xcU] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT____Vcellinp__u_s1n_14__tl_d_i
                                                                              [0xcU] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullSData(oldp+2369,(((0x33U >= (0x3fU 
                                                 & ((IData)(0xdU) 
                                                    * 
                                                    (3U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                       ? (0x1fffU & (IData)(
                                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                             >> 
                                                             (0x3fU 
                                                              & ((IData)(0xdU) 
                                                                 * 
                                                                 (3U 
                                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))))
                                       : 0U)),13);
        tracep->fullCData(oldp+2370,(((0x13U >= (0x1fU 
                                                 & ((IData)(5U) 
                                                    * 
                                                    (3U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                       ? (0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(5U) 
                                                       * 
                                                       (3U 
                                                        & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))
                                       : 0U)),5);
        tracep->fullQData(oldp+2371,(((0x83U >= (0xffU 
                                                 & ((IData)(0x21U) 
                                                    * 
                                                    (3U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                       ? (0x1ffffffffULL 
                                          & (((0U == 
                                               (0x1fU 
                                                & ((IData)(0x21U) 
                                                   * 
                                                   (3U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                               ? 0ULL
                                               : ((QData)((IData)(
                                                                  vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                  ((IData)(2U) 
                                                                   + 
                                                                   (7U 
                                                                    & (((IData)(0x21U) 
                                                                        * 
                                                                        (3U 
                                                                         & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                       >> 5U)))])) 
                                                  << 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x21U) 
                                                       * 
                                                       (3U 
                                                        & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                             | (((QData)((IData)(
                                                                 vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                 ((IData)(1U) 
                                                                  + 
                                                                  (7U 
                                                                   & (((IData)(0x21U) 
                                                                       * 
                                                                       (3U 
                                                                        & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                      >> 5U)))])) 
                                                 << 
                                                 ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x21U) 
                                                       * 
                                                       (3U 
                                                        & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x21U) 
                                                       * 
                                                       (3U 
                                                        & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                                | ((QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                   (7U 
                                                                    & (((IData)(0x21U) 
                                                                        * 
                                                                        (3U 
                                                                         & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x21U) 
                                                       * 
                                                       (3U 
                                                        & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))))
                                       : 0ULL)),33);
        tracep->fullSData(oldp+2373,(((0x19U >= (0x1fU 
                                                 & ((IData)(0xdU) 
                                                    * 
                                                    (1U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                       ? (0x1fffU & 
                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                           >> (0x1fU 
                                               & ((IData)(0xdU) 
                                                  * 
                                                  (1U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))
                                       : 0U)),13);
        tracep->fullCData(oldp+2374,(((9U >= (0xfU 
                                              & ((IData)(5U) 
                                                 * 
                                                 (1U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                       ? (0x1fU & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage) 
                                                   >> 
                                                   (0xfU 
                                                    & ((IData)(5U) 
                                                       * 
                                                       (1U 
                                                        & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))
                                       : 0U)),5);
        tracep->fullQData(oldp+2375,(((0x41U >= (0x7fU 
                                                 & ((IData)(0x21U) 
                                                    * 
                                                    (1U 
                                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                       ? (0x1ffffffffULL 
                                          & (((0U == 
                                               (0x1fU 
                                                & ((IData)(0x21U) 
                                                   * 
                                                   (1U 
                                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                               ? 0ULL
                                               : ((QData)((IData)(
                                                                  vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                  ((IData)(2U) 
                                                                   + 
                                                                   (3U 
                                                                    & (((IData)(0x21U) 
                                                                        * 
                                                                        (1U 
                                                                         & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                       >> 5U)))])) 
                                                  << 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x21U) 
                                                       * 
                                                       (1U 
                                                        & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                             | (((QData)((IData)(
                                                                 vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                 ((IData)(1U) 
                                                                  + 
                                                                  (3U 
                                                                   & (((IData)(0x21U) 
                                                                       * 
                                                                       (1U 
                                                                        & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                      >> 5U)))])) 
                                                 << 
                                                 ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x21U) 
                                                       * 
                                                       (1U 
                                                        & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x21U) 
                                                       * 
                                                       (1U 
                                                        & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                                | ((QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                   (3U 
                                                                    & (((IData)(0x21U) 
                                                                        * 
                                                                        (1U 
                                                                         & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                       >> 5U))])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(0x21U) 
                                                       * 
                                                       (1U 
                                                        & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))))
                                       : 0ULL)),33);
        tracep->fullCData(oldp+2377,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)
                                       ? 4U : (7U & 
                                               (((1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                     >> 2U)) 
                                                 == 
                                                 (1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                     >> 2U)))
                                                 ? 
                                                ((3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)) 
                                                 - 
                                                 (3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))
                                                 : 
                                                (((IData)(4U) 
                                                  - 
                                                  (3U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                 + 
                                                 (3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))))))),3);
        tracep->fullCData(oldp+2378,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)
                                       ? 4U : (7U & 
                                               (((1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                     >> 2U)) 
                                                 == 
                                                 (1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                     >> 2U)))
                                                 ? 
                                                ((3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)) 
                                                 - 
                                                 (3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))
                                                 : 
                                                (((IData)(4U) 
                                                  - 
                                                  (3U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                 + 
                                                 (3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))))))),3);
        tracep->fullCData(oldp+2379,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)
                                       ? 4U : (7U & 
                                               (((1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                     >> 2U)) 
                                                 == 
                                                 (1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                     >> 2U)))
                                                 ? 
                                                ((3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)) 
                                                 - 
                                                 (3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))
                                                 : 
                                                (((IData)(4U) 
                                                  - 
                                                  (3U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                 + 
                                                 (3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))))))),3);
        tracep->fullCData(oldp+2380,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)
                                       ? 2U : (3U & 
                                               (((1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                     >> 1U)) 
                                                 == 
                                                 (1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                     >> 1U)))
                                                 ? 
                                                ((1U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)) 
                                                 - 
                                                 (1U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))
                                                 : 
                                                (((IData)(2U) 
                                                  - 
                                                  (1U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                 + 
                                                 (1U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))))))),2);
        tracep->fullCData(oldp+2381,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)
                                       ? 2U : (3U & 
                                               (((1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                     >> 1U)) 
                                                 == 
                                                 (1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                     >> 1U)))
                                                 ? 
                                                ((1U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)) 
                                                 - 
                                                 (1U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))
                                                 : 
                                                (((IData)(2U) 
                                                  - 
                                                  (1U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                 + 
                                                 (1U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))))))),2);
        tracep->fullCData(oldp+2382,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)
                                       ? 2U : (3U & 
                                               (((1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                     >> 1U)) 
                                                 == 
                                                 (1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                     >> 1U)))
                                                 ? 
                                                ((1U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)) 
                                                 - 
                                                 (1U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))
                                                 : 
                                                (((IData)(2U) 
                                                  - 
                                                  (1U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                 + 
                                                 (1U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))))))),2);
        tracep->fullBit(oldp+2383,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__instr_valid));
        tracep->fullIData(oldp+2384,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__tlul_data),32);
        tracep->fullCData(oldp+2385,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__intr_interface__DOT__genblk1__DOT__source_q),8);
        tracep->fullBit(oldp+2386,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__intr_interface__DOT__genblk1__DOT__source_q));
        tracep->fullCData(oldp+2387,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__data_interface__DOT__genblk1__DOT__source_q),8);
        tracep->fullBit(oldp+2388,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__data_interface__DOT__genblk1__DOT__source_q));
        tracep->fullQData(oldp+2389,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__storage),64);
        tracep->fullQData(oldp+2391,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__rom_rdata),64);
        tracep->fullCData(oldp+2393,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__gen_rom_snd_scratch__DOT__i_debug_rom__DOT__addr_q),5);
        tracep->fullQData(oldp+2394,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__storage[0]),34);
        tracep->fullQData(oldp+2396,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__storage[1]),34);
        tracep->fullQData(oldp+2398,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__storage[2]),34);
        tracep->fullQData(oldp+2400,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__storage[3]),34);
        tracep->fullSData(oldp+2402,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage),13);
        tracep->fullSData(oldp+2403,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage),13);
        tracep->fullCData(oldp+2404,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage),5);
        tracep->fullCData(oldp+2405,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage),5);
        tracep->fullQData(oldp+2406,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage),33);
        tracep->fullQData(oldp+2408,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage),33);
        tracep->fullBit(oldp+2410,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__rvalid_o));
        tracep->fullIData(oldp+2411,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__rdata_o),32);
        tracep->fullQData(oldp+2412,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage),52);
        tracep->fullIData(oldp+2414,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage),20);
        tracep->fullWData(oldp+2415,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage),132);
        tracep->fullIData(oldp+2420,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_q),32);
        tracep->fullIData(oldp+2421,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage),26);
        tracep->fullSData(oldp+2422,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage),10);
        tracep->fullWData(oldp+2423,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage),66);
        tracep->fullBit(oldp+2426,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_Rx_DV));
        tracep->fullCData(oldp+2427,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_Rx_Byte),8);
        tracep->fullBit(oldp+2428,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__reset_q));
        tracep->fullSData(oldp+2429,((0xfffU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__addr_q))),12);
        tracep->fullIData(oldp+2430,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_cntrl_data),32);
        tracep->fullBit(oldp+2431,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__we_q));
        tracep->fullSData(oldp+2432,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__addr_q),14);
        tracep->fullCData(oldp+2433,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__ctrl_fsm_cs),2);
        tracep->fullCData(oldp+2434,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__ctrl_fsm_ns),2);
        tracep->fullCData(oldp+2435,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__rx_byte_q0),8);
        tracep->fullCData(oldp+2436,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__rx_byte_q1),8);
        tracep->fullCData(oldp+2437,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__rx_byte_q2),8);
        tracep->fullCData(oldp+2438,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__rx_byte_q3),8);
        tracep->fullBit(oldp+2439,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__we_d));
        tracep->fullBit(oldp+2440,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__reset_d));
        tracep->fullCData(oldp+2441,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_dut__DOT__byte_count),2);
        tracep->fullSData(oldp+2442,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_Clock_Count),16);
        tracep->fullCData(oldp+2443,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_Bit_Index),3);
        tracep->fullCData(oldp+2444,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_SM_Main),3);
        tracep->fullBit(oldp+2445,(vlTOPp->Azadi_top_verilator__DOT__cio_jtag_tck));
        tracep->fullBit(oldp+2446,(vlTOPp->Azadi_top_verilator__DOT__cio_jtag_tdi));
        tracep->fullBit(oldp+2447,(vlTOPp->Azadi_top_verilator__DOT__cio_jtag_tms));
        tracep->fullBit(oldp+2448,(vlTOPp->Azadi_top_verilator__DOT__cio_jtag_trst_n));
        tracep->fullBit(oldp+2449,(vlTOPp->Azadi_top_verilator__DOT__cio_jtag_srst_n));
        tracep->fullWData(oldp+2450,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar),86);
        tracep->fullQData(oldp+2453,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__xbar_to_dbgrom),52);
        tracep->fullCData(oldp+2455,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__jtag_req),4);
        tracep->fullBit(oldp+2456,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__haltreq));
        tracep->fullBit(oldp+2457,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dbg_rst));
        tracep->fullBit(oldp+2458,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol_q)));
        tracep->fullBit(oldp+2459,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__halted_q));
        tracep->fullBit(oldp+2460,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__resuming_q));
        tracep->fullBit(oldp+2461,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__resumereq));
        tracep->fullBit(oldp+2462,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__cmd_valid_q));
        tracep->fullIData(oldp+2463,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q),32);
        tracep->fullBit(oldp+2464,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__cmdbusy));
        tracep->fullWData(oldp+2465,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q),256);
        tracep->fullQData(oldp+2473,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__data_q),64);
        tracep->fullIData(oldp+2475,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__hartsel),20);
        tracep->fullIData(oldp+2476,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbaddr_q)),32);
        tracep->fullBit(oldp+2477,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 0x14U))));
        tracep->fullBit(oldp+2478,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 0x10U))));
        tracep->fullCData(oldp+2479,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                            >> 0x11U))),3);
        tracep->fullBit(oldp+2480,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                          >> 0xfU))));
        tracep->fullIData(oldp+2481,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbdata_q)),32);
        tracep->fullBit(oldp+2482,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__state_q))));
        tracep->fullBit(oldp+2483,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__sberror_valid));
        tracep->fullCData(oldp+2484,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__sberror),3);
        tracep->fullQData(oldp+2485,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dmi_rsp),34);
        tracep->fullBit(oldp+2487,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+2488,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+2489,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__req));
        tracep->fullBit(oldp+2490,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__we));
        tracep->fullCData(oldp+2491,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__be),4);
        tracep->fullIData(oldp+2492,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__word_enable32_q)
                                       ? (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__word_mux 
                                                  >> 0x20U))
                                       : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__word_mux))),32);
        tracep->fullBit(oldp+2493,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__rvalid));
        tracep->fullIData(oldp+2494,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__haltsum0),32);
        tracep->fullIData(oldp+2495,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__haltsum1),32);
        tracep->fullIData(oldp+2496,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__haltsum2),32);
        tracep->fullIData(oldp+2497,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__haltsum3),32);
        tracep->fullIData(oldp+2498,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted),32);
        tracep->fullIData(oldp+2499,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_reshaped0),32);
        tracep->fullIData(oldp+2500,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_reshaped1),32);
        tracep->fullIData(oldp+2501,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_reshaped2),32);
        tracep->fullIData(oldp+2502,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_flat1),32);
        tracep->fullIData(oldp+2503,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_flat2),32);
        tracep->fullIData(oldp+2504,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__halted_flat3),32);
        tracep->fullSData(oldp+2505,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartsel_idx0),15);
        tracep->fullSData(oldp+2506,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartsel_idx1),10);
        tracep->fullCData(oldp+2507,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__hartsel_idx2),5);
        tracep->fullIData(oldp+2508,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol_q),32);
        tracep->fullCData(oldp+2509,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__cmderr_q),3);
        tracep->fullIData(oldp+2510,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__abstractauto_q),32);
        tracep->fullIData(oldp+2511,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q),32);
        tracep->fullQData(oldp+2512,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbaddr_q),64);
        tracep->fullQData(oldp+2514,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbdata_q),64);
        tracep->fullBit(oldp+2516,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__havereset_q));
        tracep->fullBit(oldp+2517,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__selected_hart));
        tracep->fullCData(oldp+2518,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__havereset_q),2);
        tracep->fullCData(oldp+2519,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__resuming_q),2);
        tracep->fullCData(oldp+2520,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__halted_q),2);
        tracep->fullCData(oldp+2521,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__full)
                                       ? 2U : (3U & 
                                               (((1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                     >> 1U)) 
                                                 == 
                                                 (1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                     >> 1U)))
                                                 ? 
                                                ((1U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr)) 
                                                 - 
                                                 (1U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))
                                                 : 
                                                (((IData)(2U) 
                                                  - 
                                                  (1U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                 + 
                                                 (1U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr))))))),2);
        tracep->fullCData(oldp+2522,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullCData(oldp+2523,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+2524,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+2525,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+2526,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+2527,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+2528,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullBit(oldp+2529,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+2530,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__state_q),3);
        tracep->fullCData(oldp+2531,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__be_idx),2);
        tracep->fullCData(oldp+2532,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__we)
                                       ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_sba__DOT__be)
                                       : 0xfU)),4);
        tracep->fullWData(oldp+2533,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__abstract_cmd),512);
        tracep->fullBit(oldp+2549,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__resume));
        tracep->fullBit(oldp+2550,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__go));
        tracep->fullBit(oldp+2551,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__unsupported_command));
        tracep->fullQData(oldp+2552,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__rdata_q),64);
        tracep->fullBit(oldp+2554,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__word_enable32_q));
        tracep->fullBit(oldp+2555,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__hartsel)));
        tracep->fullCData(oldp+2556,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__resumereq),2);
        tracep->fullCData(oldp+2557,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__haltreq),2);
        tracep->fullBit(oldp+2558,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__fwd_rom_q));
        tracep->fullIData(oldp+2559,((0xffffffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q)),24);
        tracep->fullCData(oldp+2560,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__state_q),2);
        tracep->fullQData(oldp+2561,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__word_mux),64);
        tracep->fullBit(oldp+2563,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT____Vcellinp__dap__tck_i));
        tracep->fullBit(oldp+2564,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__jtag_req) 
                                          >> 2U))));
        tracep->fullBit(oldp+2565,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__jtag_req))));
        tracep->fullBit(oldp+2566,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT____Vcellinp__dap__tck_i)))));
        tracep->fullCData(oldp+2567,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_sync_combi),3);
        tracep->fullCData(oldp+2568,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_gray_sync),3);
        tracep->fullBit(oldp+2569,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_sync_combi) 
                                          >> 2U))));
        tracep->fullCData(oldp+2570,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_sync_combi))),2);
        tracep->fullCData(oldp+2571,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__sync_wptr__DOT__intq),3);
        tracep->fullCData(oldp+2572,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_sync),3);
        tracep->fullCData(oldp+2573,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_gray_sync),3);
        tracep->fullBit(oldp+2574,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_sync) 
                                          >> 2U))));
        tracep->fullCData(oldp+2575,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_sync))),2);
        tracep->fullCData(oldp+2576,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__sync_rptr__DOT__intq),3);
        tracep->fullBit(oldp+2577,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+2578,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullSData(oldp+2579,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_reqfifo__rdata_o),13);
        tracep->fullBit(oldp+2580,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+2581,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__rspfifo_wvalid));
        tracep->fullCData(oldp+2582,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_sramreqfifo__rdata_o),5);
        tracep->fullBit(oldp+2583,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+2584,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)))));
        tracep->fullQData(oldp+2585,(((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__rdata_tlword)) 
                                      << 1U)),33);
        tracep->fullQData(oldp+2587,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_rspfifo__rdata_o),33);
        tracep->fullBit(oldp+2589,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__d_valid));
        tracep->fullBit(oldp+2590,((1U & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                          & ((1U == 
                                              (3U & 
                                               ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                >> 0xbU)))
                                              ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_rspfifo__rdata_o) 
                                                 | ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                    >> 0xaU))
                                              : ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                 >> 0xaU))))));
        tracep->fullIData(oldp+2591,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__word_enable32_q)
                                        ? (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__word_mux 
                                                   >> 0x20U))
                                        : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__word_mux)) 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__rmask)),32);
        tracep->fullIData(oldp+2592,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__rmask),32);
        tracep->fullIData(oldp+2593,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__rdata_tlword),32);
        tracep->fullBit(oldp+2594,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full) 
                                          | (((1U & 
                                               ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                >> 1U)) 
                                              == (1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                     >> 1U)))
                                              ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                 - (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))
                                              : (((IData)(1U) 
                                                  - (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)) 
                                                 + (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)))))));
        tracep->fullCData(oldp+2595,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullCData(oldp+2596,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+2597,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+2598,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+2599,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+2600,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+2601,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullBit(oldp+2602,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullBit(oldp+2603,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+2604,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full) 
                                          | (((1U & 
                                               ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                >> 1U)) 
                                              == (1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                     >> 1U)))
                                              ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                 - (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))
                                              : (((IData)(1U) 
                                                  - (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)) 
                                                 + (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)))))));
        tracep->fullCData(oldp+2605,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullCData(oldp+2606,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+2607,(((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__rspfifo_wvalid))));
        tracep->fullBit(oldp+2608,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+2609,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+2610,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+2611,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+2612,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullBit(oldp+2613,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullBit(oldp+2614,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full) 
                                          | (((1U & 
                                               ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                >> 1U)) 
                                              == (1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                     >> 1U)))
                                              ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                                 - (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))
                                              : (((IData)(1U) 
                                                  - (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)) 
                                                 + (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr)))))));
        tracep->fullCData(oldp+2615,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullCData(oldp+2616,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+2617,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+2618,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+2619,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+2620,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty));
        tracep->fullBit(oldp+2621,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+2622,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+2623,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullBit(oldp+2624,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+2625,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__device_sel_h3),4);
        tracep->fullCData(oldp+2626,((0xfU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i[0U])),4);
        tracep->fullWData(oldp+2627,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_t_o),86);
        tracep->fullBit(oldp+2630,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[2U] 
                                          >> 0x15U))));
        tracep->fullWData(oldp+2631,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i),88);
        tracep->fullBit(oldp+2634,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dm_to_xbar[0U])));
        __Vtemp934[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [0U][0U];
        __Vtemp934[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [0U][1U];
        __Vtemp934[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [0U][2U];
        tracep->fullWData(oldp+2635,(__Vtemp934),86);
        __Vtemp935[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [1U][0U];
        __Vtemp935[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [1U][1U];
        __Vtemp935[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [1U][2U];
        tracep->fullWData(oldp+2638,(__Vtemp935),86);
        __Vtemp936[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [2U][0U];
        __Vtemp936[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [2U][1U];
        __Vtemp936[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [2U][2U];
        tracep->fullWData(oldp+2641,(__Vtemp936),86);
        __Vtemp937[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [3U][0U];
        __Vtemp937[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [3U][1U];
        __Vtemp937[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [3U][2U];
        tracep->fullWData(oldp+2644,(__Vtemp937),86);
        __Vtemp938[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [4U][0U];
        __Vtemp938[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [4U][1U];
        __Vtemp938[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [4U][2U];
        tracep->fullWData(oldp+2647,(__Vtemp938),86);
        __Vtemp939[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [5U][0U];
        __Vtemp939[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [5U][1U];
        __Vtemp939[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [5U][2U];
        tracep->fullWData(oldp+2650,(__Vtemp939),86);
        __Vtemp940[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [6U][0U];
        __Vtemp940[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [6U][1U];
        __Vtemp940[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [6U][2U];
        tracep->fullWData(oldp+2653,(__Vtemp940),86);
        __Vtemp941[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [7U][0U];
        __Vtemp941[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [7U][1U];
        __Vtemp941[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [7U][2U];
        tracep->fullWData(oldp+2656,(__Vtemp941),86);
        __Vtemp942[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [8U][0U];
        __Vtemp942[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [8U][1U];
        __Vtemp942[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [8U][2U];
        tracep->fullWData(oldp+2659,(__Vtemp942),86);
        __Vtemp943[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [9U][0U];
        __Vtemp943[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [9U][1U];
        __Vtemp943[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [9U][2U];
        tracep->fullWData(oldp+2662,(__Vtemp943),86);
        __Vtemp944[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [9U][0U];
        __Vtemp944[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [9U][1U];
        __Vtemp944[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [9U][2U];
        tracep->fullWData(oldp+2665,(__Vtemp944),86);
        __Vtemp945[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [0U][0U];
        __Vtemp945[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [0U][1U];
        __Vtemp945[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [0U][2U];
        tracep->fullWData(oldp+2668,(__Vtemp945),86);
        tracep->fullBit(oldp+2671,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        __Vtemp951[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                          [0U][0U]);
        __Vtemp951[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [0U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [0U][1U]));
        __Vtemp951[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [0U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [0U][2U]));
        tracep->fullWData(oldp+2672,(__Vtemp951),85);
        tracep->fullBit(oldp+2675,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [0U][0U])));
        __Vtemp953[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [1U][0U];
        __Vtemp953[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [1U][1U];
        __Vtemp953[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [1U][2U];
        tracep->fullWData(oldp+2676,(__Vtemp953),86);
        tracep->fullBit(oldp+2679,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        __Vtemp959[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                          [1U][0U]);
        __Vtemp959[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [1U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [1U][1U]));
        __Vtemp959[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [1U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [1U][2U]));
        tracep->fullWData(oldp+2680,(__Vtemp959),85);
        tracep->fullBit(oldp+2683,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [1U][0U])));
        __Vtemp961[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [2U][0U];
        __Vtemp961[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [2U][1U];
        __Vtemp961[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [2U][2U];
        tracep->fullWData(oldp+2684,(__Vtemp961),86);
        tracep->fullBit(oldp+2687,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        __Vtemp967[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                          [2U][0U]);
        __Vtemp967[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [2U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [2U][1U]));
        __Vtemp967[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [2U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [2U][2U]));
        tracep->fullWData(oldp+2688,(__Vtemp967),85);
        tracep->fullBit(oldp+2691,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [2U][0U])));
        __Vtemp969[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [3U][0U];
        __Vtemp969[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [3U][1U];
        __Vtemp969[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [3U][2U];
        tracep->fullWData(oldp+2692,(__Vtemp969),86);
        tracep->fullBit(oldp+2695,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        __Vtemp975[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                          [3U][0U]);
        __Vtemp975[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [3U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [3U][1U]));
        __Vtemp975[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [3U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [3U][2U]));
        tracep->fullWData(oldp+2696,(__Vtemp975),85);
        tracep->fullBit(oldp+2699,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [3U][0U])));
        __Vtemp977[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [4U][0U];
        __Vtemp977[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [4U][1U];
        __Vtemp977[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [4U][2U];
        tracep->fullWData(oldp+2700,(__Vtemp977),86);
        tracep->fullBit(oldp+2703,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        __Vtemp983[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                          [4U][0U]);
        __Vtemp983[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [4U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [4U][1U]));
        __Vtemp983[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [4U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [4U][2U]));
        tracep->fullWData(oldp+2704,(__Vtemp983),85);
        tracep->fullBit(oldp+2707,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [4U][0U])));
        __Vtemp985[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [5U][0U];
        __Vtemp985[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [5U][1U];
        __Vtemp985[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [5U][2U];
        tracep->fullWData(oldp+2708,(__Vtemp985),86);
        tracep->fullBit(oldp+2711,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        __Vtemp991[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                          [5U][0U]);
        __Vtemp991[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [5U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [5U][1U]));
        __Vtemp991[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [5U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [5U][2U]));
        tracep->fullWData(oldp+2712,(__Vtemp991),85);
        tracep->fullBit(oldp+2715,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [5U][0U])));
        __Vtemp993[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [6U][0U];
        __Vtemp993[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [6U][1U];
        __Vtemp993[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [6U][2U];
        tracep->fullWData(oldp+2716,(__Vtemp993),86);
        tracep->fullBit(oldp+2719,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        __Vtemp999[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                          [6U][0U]);
        __Vtemp999[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [6U][1U]) | (0xfffffffeU 
                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [6U][1U]));
        __Vtemp999[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [6U][2U]) | (0x1ffffeU & 
                                        vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                        [6U][2U]));
        tracep->fullWData(oldp+2720,(__Vtemp999),85);
        tracep->fullBit(oldp+2723,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [6U][0U])));
        __Vtemp1001[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [7U][0U];
        __Vtemp1001[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [7U][1U];
        __Vtemp1001[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [7U][2U];
        tracep->fullWData(oldp+2724,(__Vtemp1001),86);
        tracep->fullBit(oldp+2727,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        __Vtemp1007[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [7U][0U]);
        __Vtemp1007[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [7U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [7U][1U]));
        __Vtemp1007[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [7U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [7U][2U]));
        tracep->fullWData(oldp+2728,(__Vtemp1007),85);
        tracep->fullBit(oldp+2731,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [7U][0U])));
        __Vtemp1009[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [8U][0U];
        __Vtemp1009[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [8U][1U];
        __Vtemp1009[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
            [8U][2U];
        tracep->fullWData(oldp+2732,(__Vtemp1009),86);
        tracep->fullBit(oldp+2735,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        __Vtemp1015[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                           [8U][0U]);
        __Vtemp1015[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [8U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [8U][1U]));
        __Vtemp1015[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                            [8U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                         [8U][2U]));
        tracep->fullWData(oldp+2736,(__Vtemp1015),85);
        tracep->fullBit(oldp+2739,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__tl_u_o
                                    [8U][0U])));
        tracep->fullBit(oldp+2740,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__core_busy_q));
        tracep->fullBit(oldp+2741,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fetch_enable_q));
        tracep->fullWData(oldp+2742,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg),1024);
        tracep->fullWData(oldp+2774,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q),992);
        tracep->fullBit(oldp+2805,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__instr_new_id_q));
        tracep->fullQData(oldp+2806,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__imd_val_q_ex[0]),34);
        tracep->fullQData(oldp+2808,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__imd_val_q_ex[1]),34);
        tracep->fullBit(oldp+2810,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                          >> 1U))));
        tracep->fullBit(oldp+2811,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                          >> 2U))));
        tracep->fullCData(oldp+2812,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                            >> 3U))),3);
        tracep->fullBit(oldp+2813,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q))));
        tracep->fullBit(oldp+2814,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_addr_incr_req));
        tracep->fullIData(oldp+2815,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__addr_last_q),32);
        tracep->fullBit(oldp+2816,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__ls_fsm_cs))));
        tracep->fullBit(oldp+2817,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_q));
        tracep->fullBit(oldp+2818,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                          >> 5U))));
        tracep->fullIData(oldp+2819,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mepc_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+2820,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_depc_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+2821,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q),32);
        tracep->fullBit(oldp+2822,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q))));
        tracep->fullCData(oldp+2823,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__priv_lvl_q),2);
        tracep->fullCData(oldp+2824,((3U & ((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q))
                                             ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                                >> 2U)
                                             : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__priv_lvl_q)))),2);
        tracep->fullBit(oldp+2825,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q));
        tracep->fullBit(oldp+2826,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 2U))));
        tracep->fullBit(oldp+2827,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 0xfU))));
        tracep->fullBit(oldp+2828,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 0xcU))));
        tracep->fullCData(oldp+2829,((0xffU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q)),8);
        tracep->fullBit(oldp+2830,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__discard_req_q));
        tracep->fullCData(oldp+2831,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_outstanding_q),2);
        tracep->fullCData(oldp+2832,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__branch_discard_q),2);
        tracep->fullCData(oldp+2833,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_pmp_err_q),2);
        tracep->fullCData(oldp+2834,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_outstanding_rev),2);
        tracep->fullQData(oldp+2835,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__id_stage_i__imd_val_q_ex_o[0]),34);
        tracep->fullQData(oldp+2837,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__id_stage_i__imd_val_q_ex_o[1]),34);
        tracep->fullBit(oldp+2839,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__g_branch_set_flop__DOT__branch_set_q));
        tracep->fullQData(oldp+2840,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imd_val_q[0]),34);
        tracep->fullQData(oldp+2842,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imd_val_q[1]),34);
        tracep->fullBit(oldp+2844,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__id_fsm_q));
        tracep->fullBit(oldp+2845,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_q));
        tracep->fullBit(oldp+2846,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_q));
        tracep->fullBit(oldp+2847,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_q));
        tracep->fullBit(oldp+2848,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_q));
        tracep->fullBit(oldp+2849,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ebreak_into_debug));
        tracep->fullQData(oldp+2850,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__ex_block_i__imd_val_q_i[0]),34);
        tracep->fullQData(oldp+2852,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__ex_block_i__imd_val_q_i[1]),34);
        tracep->fullQData(oldp+2854,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_alu_operand_a),33);
        tracep->fullIData(oldp+2856,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_imd_val_q[0]),32);
        tracep->fullIData(oldp+2857,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_imd_val_q[1]),32);
        tracep->fullIData(oldp+2858,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__alu_i__imd_val_q_i[0]),32);
        tracep->fullIData(oldp+2859,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__alu_i__imd_val_q_i[1]),32);
        tracep->fullIData(oldp+2860,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__g_no_alu_rvb__DOT__unused_imd_val_q[0]),32);
        tracep->fullIData(oldp+2861,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__g_no_alu_rvb__DOT__unused_imd_val_q[1]),32);
        tracep->fullQData(oldp+2862,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_fast__DOT__multdiv_i__imd_val_q_i[0]),34);
        tracep->fullQData(oldp+2864,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_fast__DOT__multdiv_i__imd_val_q_i[1]),34);
        tracep->fullIData(oldp+2866,(((IData)(1U) << (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_q))),32);
        tracep->fullIData(oldp+2867,((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_fast__DOT__multdiv_i__imd_val_q_i
                                             [1U])),32);
        tracep->fullIData(oldp+2868,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_numerator_q),32);
        tracep->fullIData(oldp+2869,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_quotient_q),32);
        tracep->fullBit(oldp+2870,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_valid));
        tracep->fullCData(oldp+2871,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_q),5);
        tracep->fullBit(oldp+2872,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_hold));
        tracep->fullBit(oldp+2873,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_by_zero_q));
        tracep->fullCData(oldp+2874,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__md_state_q),3);
        tracep->fullCData(oldp+2875,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_fast__DOT__multdiv_i__imd_val_q_i
                                                    [1U] 
                                                    >> 0x20U)))),2);
        tracep->fullCData(oldp+2876,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_state_q),2);
        tracep->fullIData(oldp+2877,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_q),24);
        tracep->fullCData(oldp+2878,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__rdata_offset_q),2);
        tracep->fullCData(oldp+2879,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_type_q),2);
        tracep->fullBit(oldp+2880,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_sign_ext_q));
        tracep->fullBit(oldp+2881,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_we_q));
        tracep->fullBit(oldp+2882,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__handle_misaligned_q));
        tracep->fullBit(oldp+2883,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__pmp_err_q));
        tracep->fullBit(oldp+2884,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__lsu_err_q));
        tracep->fullCData(oldp+2885,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__ls_fsm_cs),3);
        tracep->fullCData(oldp+2886,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+2887,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q),18);
        tracep->fullIData(oldp+2888,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mscratch_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+2889,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mcause_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+2890,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mtval_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+2891,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+2892,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dscratch0_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+2893,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_dscratch1_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+2894,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstack_csr__DOT__rdata_q),3);
        tracep->fullCData(oldp+2895,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mstack_d),3);
        tracep->fullIData(oldp+2896,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstack_epc_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+2897,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstack_cause_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+2898,((0xfffffff8U | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q))),32);
        tracep->fullCData(oldp+2899,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q),3);
        tracep->fullQData(oldp+2900,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[0]),64);
        tracep->fullQData(oldp+2902,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[1]),64);
        tracep->fullQData(oldp+2904,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[2]),64);
        tracep->fullQData(oldp+2906,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[3]),64);
        tracep->fullQData(oldp+2908,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[4]),64);
        tracep->fullQData(oldp+2910,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[5]),64);
        tracep->fullQData(oldp+2912,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[6]),64);
        tracep->fullQData(oldp+2914,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[7]),64);
        tracep->fullQData(oldp+2916,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[8]),64);
        tracep->fullQData(oldp+2918,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[9]),64);
        tracep->fullQData(oldp+2920,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[10]),64);
        tracep->fullQData(oldp+2922,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[11]),64);
        tracep->fullQData(oldp+2924,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[12]),64);
        tracep->fullQData(oldp+2926,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[13]),64);
        tracep->fullQData(oldp+2928,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[14]),64);
        tracep->fullQData(oldp+2930,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[15]),64);
        tracep->fullQData(oldp+2932,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[16]),64);
        tracep->fullQData(oldp+2934,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[17]),64);
        tracep->fullQData(oldp+2936,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[18]),64);
        tracep->fullQData(oldp+2938,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[19]),64);
        tracep->fullQData(oldp+2940,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[20]),64);
        tracep->fullQData(oldp+2942,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[21]),64);
        tracep->fullQData(oldp+2944,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[22]),64);
        tracep->fullQData(oldp+2946,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[23]),64);
        tracep->fullQData(oldp+2948,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[24]),64);
        tracep->fullQData(oldp+2950,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[25]),64);
        tracep->fullQData(oldp+2952,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[26]),64);
        tracep->fullQData(oldp+2954,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[27]),64);
        tracep->fullQData(oldp+2956,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[28]),64);
        tracep->fullQData(oldp+2958,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[29]),64);
        tracep->fullQData(oldp+2960,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[30]),64);
        tracep->fullQData(oldp+2962,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mhpmcounter[31]),64);
        tracep->fullCData(oldp+2964,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q),6);
        tracep->fullCData(oldp+2965,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mstack_d),3);
        tracep->fullQData(oldp+2966,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_q),64);
        tracep->fullQData(oldp+2968,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_q),64);
        tracep->fullBit(oldp+2970,((1U & (~ (IData)(
                                                    (3U 
                                                     == 
                                                     (3U 
                                                      & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                                          >> 1U) 
                                                         | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_outstanding_rev)))))))));
        tracep->fullBit(oldp+2971,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__lsu_addr_incr_req) 
                                    | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_op_b_mux_sel_dec))));
        tracep->fullBit(oldp+2972,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__dret_insn) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q)))));
        tracep->fullBit(oldp+2973,(((3U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__priv_lvl_q)) 
                                    & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__mret_insn) 
                                       | ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                          & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__wfi_insn))))));
        tracep->fullBit(oldp+2974,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_valid) 
                                    | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_valid))));
        tracep->fullIData(oldp+2975,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id),32);
        tracep->fullIData(oldp+2976,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_alu_id),32);
        tracep->fullSData(oldp+2977,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_c_id),16);
        tracep->fullBit(oldp+2978,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_is_compressed_id));
        tracep->fullBit(oldp+2979,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_fetch_err));
        tracep->fullBit(oldp+2980,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_fetch_err_plus2));
        tracep->fullBit(oldp+2981,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__illegal_c_insn_id));
        tracep->fullIData(oldp+2982,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q 
                                      << 1U)),32);
        tracep->fullIData(oldp+2983,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_id),32);
        tracep->fullCData(oldp+2984,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                               >> 0xfU))),5);
        tracep->fullCData(oldp+2985,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                               >> 0x14U))),5);
        tracep->fullCData(oldp+2986,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                               >> 7U))),5);
        tracep->fullIData(oldp+2987,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__stored_addr_q),32);
        tracep->fullIData(oldp+2988,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fetch_addr_q),32);
        tracep->fullWData(oldp+2989,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__rdata_q),96);
        tracep->fullCData(oldp+2992,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err_q),3);
        tracep->fullIData(oldp+2993,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q),31);
        tracep->fullIData(oldp+2994,(((0xfffff000U 
                                       & ((- (IData)(
                                                     (1U 
                                                      & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                         >> 0x1fU)))) 
                                          << 0xcU)) 
                                      | (0xfffU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                   >> 0x14U)))),32);
        tracep->fullIData(oldp+2995,(((0xfffff000U 
                                       & ((- (IData)(
                                                     (1U 
                                                      & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                         >> 0x1fU)))) 
                                          << 0xcU)) 
                                      | ((0xfe0U & 
                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                           >> 0x14U)) 
                                         | (0x1fU & 
                                            (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                             >> 7U))))),32);
        tracep->fullIData(oldp+2996,(((0xffffe000U 
                                       & ((- (IData)(
                                                     (1U 
                                                      & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                         >> 0x1fU)))) 
                                          << 0xdU)) 
                                      | ((0x1000U & 
                                          (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                           >> 0x13U)) 
                                         | ((0x800U 
                                             & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                << 4U)) 
                                            | ((0x7e0U 
                                                & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                   >> 0x14U)) 
                                               | (0x1eU 
                                                  & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                     >> 7U))))))),32);
        tracep->fullIData(oldp+2997,((0xfffff000U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id)),32);
        tracep->fullIData(oldp+2998,(((0xfff00000U 
                                       & ((- (IData)(
                                                     (1U 
                                                      & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                         >> 0x1fU)))) 
                                          << 0x14U)) 
                                      | ((0xff000U 
                                          & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id) 
                                         | ((0x800U 
                                             & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                >> 9U)) 
                                            | (0x7feU 
                                               & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                  >> 0x14U)))))),32);
        tracep->fullIData(oldp+2999,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                               >> 0xfU))),32);
        tracep->fullSData(oldp+3000,(((0x3e0U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_alu_id 
                                                 >> 0xaU)) 
                                      | (0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_alu_id 
                                                  >> 7U)))),10);
        tracep->fullCData(oldp+3001,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                               >> 0x1bU))),5);
        tracep->fullQData(oldp+3002,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar),52);
        tracep->fullBit(oldp+3004,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3005,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullSData(oldp+3006,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o),13);
        tracep->fullBit(oldp+3007,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3008,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rspfifo_wvalid));
        tracep->fullCData(oldp+3009,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_sramreqfifo__rdata_o),5);
        tracep->fullBit(oldp+3010,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3011,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)))));
        tracep->fullQData(oldp+3012,(((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rdata_tlword)) 
                                      << 1U)),33);
        tracep->fullQData(oldp+3014,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o),33);
        tracep->fullBit(oldp+3016,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__d_valid));
        tracep->fullBit(oldp+3017,((1U & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                          & ((1U == 
                                              (3U & 
                                               ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                >> 0xbU)))
                                              ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o) 
                                                 | ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                    >> 0xaU))
                                              : ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                 >> 0xaU))))));
        tracep->fullIData(oldp+3018,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rmask),32);
        tracep->fullIData(oldp+3019,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rdata_tlword),32);
        tracep->fullCData(oldp+3020,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+3021,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+3022,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+3023,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+3024,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullBit(oldp+3025,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullCData(oldp+3026,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+3027,(((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rspfifo_wvalid))));
        tracep->fullBit(oldp+3028,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+3029,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+3030,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+3031,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullCData(oldp+3032,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+3033,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+3034,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+3035,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+3036,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty));
        tracep->fullBit(oldp+3037,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+3038,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullBit(oldp+3039,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3040,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullSData(oldp+3041,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o),13);
        tracep->fullBit(oldp+3042,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3043,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__rspfifo_wvalid));
        tracep->fullCData(oldp+3044,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT____Vcellout__u_sramreqfifo__rdata_o),5);
        tracep->fullBit(oldp+3045,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+3046,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)))));
        tracep->fullBit(oldp+3047,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__d_valid));
        tracep->fullIData(oldp+3048,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__rmask),32);
        tracep->fullCData(oldp+3049,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullBit(oldp+3050,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+3051,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+3052,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+3053,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullBit(oldp+3054,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullCData(oldp+3055,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullBit(oldp+3056,(((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__rspfifo_wvalid))));
        tracep->fullBit(oldp+3057,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+3058,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+3059,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+3060,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullCData(oldp+3061,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullBit(oldp+3062,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+3063,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+3064,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+3065,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty));
        tracep->fullBit(oldp+3066,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                          >> 1U))));
        tracep->fullBit(oldp+3067,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullQData(oldp+3068,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o),52);
        tracep->fullBit(oldp+3070,((1U & (IData)(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+3071,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+3072,((0x7fU & (IData)(
                                                      (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.__PVT__drsp_fifo_o 
                                                       >> 0x24U)))),8);
        tracep->fullBit(oldp+3073,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar))));
        tracep->fullBit(oldp+3074,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+3075,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm_to_xbar 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3077,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__dmi_req_valid));
        tracep->fullBit(oldp+3078,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__empty)))));
        tracep->fullCData(oldp+3079,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__state_q),3);
        tracep->fullCData(oldp+3080,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__address_q),7);
        tracep->fullIData(oldp+3081,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__data_q),32);
        tracep->fullCData(oldp+3082,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__error_q),2);
        tracep->fullCData(oldp+3083,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__tap_state_q),4);
        tracep->fullCData(oldp+3084,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_sync),3);
        tracep->fullCData(oldp+3085,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_gray_sync),3);
        tracep->fullCData(oldp+3086,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_gray),3);
        tracep->fullBit(oldp+3087,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_sync) 
                                          >> 2U))));
        tracep->fullCData(oldp+3088,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_sync))),2);
        tracep->fullCData(oldp+3089,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__sync_rptr__DOT__intq),3);
        tracep->fullCData(oldp+3090,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_sync_combi) 
                                       == (4U ^ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr)))
                                       ? 4U : (7U & 
                                               (((1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_sync_combi) 
                                                     >> 2U)) 
                                                 == 
                                                 (1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr) 
                                                     >> 2U)))
                                                 ? 
                                                ((3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_sync_combi)) 
                                                 - 
                                                 (3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr)))
                                                 : 
                                                (((IData)(4U) 
                                                  - 
                                                  (3U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr))) 
                                                 + 
                                                 (3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_sync_combi))))))),3);
        tracep->fullCData(oldp+3091,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr),3);
        tracep->fullCData(oldp+3092,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_sync_combi),3);
        tracep->fullCData(oldp+3093,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_gray_sync),3);
        tracep->fullCData(oldp+3094,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_gray),3);
        tracep->fullBit(oldp+3095,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__empty));
        tracep->fullBit(oldp+3096,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_sync_combi) 
                                    == (4U ^ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr)))));
        tracep->fullBit(oldp+3097,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr) 
                                          >> 2U))));
        tracep->fullBit(oldp+3098,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_sync_combi) 
                                          >> 2U))));
        tracep->fullCData(oldp+3099,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+3100,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_sync_combi))),2);
        tracep->fullCData(oldp+3101,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__sync_wptr__DOT__intq),3);
        tracep->fullBit(oldp+3102,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__jtag_rsp) 
                                          >> 1U))));
        tracep->fullCData(oldp+3103,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__jtag_rsp),2);
        tracep->fullBit(oldp+3104,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__jtag_rsp))));
        tracep->fullBit(oldp+3105,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT____Vcellout__dap__td_o));
        tracep->fullBit(oldp+3106,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT____Vcellout__dap__tdo_oe_o));
        tracep->fullQData(oldp+3107,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__storage[0]),41);
        tracep->fullQData(oldp+3109,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__storage[1]),41);
        tracep->fullQData(oldp+3111,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__storage[2]),41);
        tracep->fullQData(oldp+3113,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__storage[3]),41);
        __Vtemp1017[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [0U][0U];
        __Vtemp1017[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [0U][1U];
        __Vtemp1017[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [0U][2U];
        tracep->fullWData(oldp+3115,(__Vtemp1017),86);
        __Vtemp1018[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [1U][0U];
        __Vtemp1018[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [1U][1U];
        __Vtemp1018[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [1U][2U];
        tracep->fullWData(oldp+3118,(__Vtemp1018),86);
        __Vtemp1019[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [2U][0U];
        __Vtemp1019[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [2U][1U];
        __Vtemp1019[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [2U][2U];
        tracep->fullWData(oldp+3121,(__Vtemp1019),86);
        __Vtemp1020[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [3U][0U];
        __Vtemp1020[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [3U][1U];
        __Vtemp1020[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [3U][2U];
        tracep->fullWData(oldp+3124,(__Vtemp1020),86);
        __Vtemp1021[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [4U][0U];
        __Vtemp1021[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [4U][1U];
        __Vtemp1021[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [4U][2U];
        tracep->fullWData(oldp+3127,(__Vtemp1021),86);
        __Vtemp1022[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [5U][0U];
        __Vtemp1022[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [5U][1U];
        __Vtemp1022[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [5U][2U];
        tracep->fullWData(oldp+3130,(__Vtemp1022),86);
        __Vtemp1023[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [6U][0U];
        __Vtemp1023[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [6U][1U];
        __Vtemp1023[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [6U][2U];
        tracep->fullWData(oldp+3133,(__Vtemp1023),86);
        __Vtemp1024[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [7U][0U];
        __Vtemp1024[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [7U][1U];
        __Vtemp1024[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [7U][2U];
        tracep->fullWData(oldp+3136,(__Vtemp1024),86);
        __Vtemp1025[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [8U][0U];
        __Vtemp1025[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [8U][1U];
        __Vtemp1025[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h3_s1n_sm1
            [8U][2U];
        tracep->fullWData(oldp+3139,(__Vtemp1025),86);
        __Vtemp1026[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [0U][0U];
        __Vtemp1026[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [0U][1U];
        __Vtemp1026[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [0U][2U];
        tracep->fullWData(oldp+3142,(__Vtemp1026),86);
        __Vtemp1027[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [1U][0U];
        __Vtemp1027[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [1U][1U];
        __Vtemp1027[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [1U][2U];
        tracep->fullWData(oldp+3145,(__Vtemp1027),86);
        __Vtemp1028[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [2U][0U];
        __Vtemp1028[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [2U][1U];
        __Vtemp1028[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [2U][2U];
        tracep->fullWData(oldp+3148,(__Vtemp1028),86);
        __Vtemp1029[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [3U][0U];
        __Vtemp1029[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [3U][1U];
        __Vtemp1029[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [3U][2U];
        tracep->fullWData(oldp+3151,(__Vtemp1029),86);
        __Vtemp1030[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [4U][0U];
        __Vtemp1030[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [4U][1U];
        __Vtemp1030[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [4U][2U];
        tracep->fullWData(oldp+3154,(__Vtemp1030),86);
        __Vtemp1031[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [5U][0U];
        __Vtemp1031[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [5U][1U];
        __Vtemp1031[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [5U][2U];
        tracep->fullWData(oldp+3157,(__Vtemp1031),86);
        __Vtemp1032[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [6U][0U];
        __Vtemp1032[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [6U][1U];
        __Vtemp1032[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [6U][2U];
        tracep->fullWData(oldp+3160,(__Vtemp1032),86);
        __Vtemp1033[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [7U][0U];
        __Vtemp1033[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [7U][1U];
        __Vtemp1033[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [7U][2U];
        tracep->fullWData(oldp+3163,(__Vtemp1033),86);
        __Vtemp1034[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [8U][0U];
        __Vtemp1034[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [8U][1U];
        __Vtemp1034[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_3__tl_d_o
            [8U][2U];
        tracep->fullWData(oldp+3166,(__Vtemp1034),86);
        tracep->fullBit(oldp+3169,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__hold_all_requests));
        tracep->fullWData(oldp+3170,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3173,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3176,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3179,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3182,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3185,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3188,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3191,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3194,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o),86);
        __Vtemp1035[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_0_i
            [0U][0U];
        __Vtemp1035[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_0_i
            [0U][1U];
        __Vtemp1035[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_0_i
            [0U][2U];
        tracep->fullWData(oldp+3197,(__Vtemp1035),86);
        __Vtemp1036[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_0_i
            [1U][0U];
        __Vtemp1036[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_0_i
            [1U][1U];
        __Vtemp1036[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_0_i
            [1U][2U];
        tracep->fullWData(oldp+3200,(__Vtemp1036),86);
        __Vtemp1037[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_1_i
            [0U][0U];
        __Vtemp1037[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_1_i
            [0U][1U];
        __Vtemp1037[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_1_i
            [0U][2U];
        tracep->fullWData(oldp+3203,(__Vtemp1037),86);
        __Vtemp1038[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_1_i
            [1U][0U];
        __Vtemp1038[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_1_i
            [1U][1U];
        __Vtemp1038[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_1_i
            [1U][2U];
        tracep->fullWData(oldp+3206,(__Vtemp1038),86);
        __Vtemp1039[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_2_i
            [0U][0U];
        __Vtemp1039[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_2_i
            [0U][1U];
        __Vtemp1039[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_2_i
            [0U][2U];
        tracep->fullWData(oldp+3209,(__Vtemp1039),86);
        __Vtemp1040[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_2_i
            [1U][0U];
        __Vtemp1040[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_2_i
            [1U][1U];
        __Vtemp1040[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_2_i
            [1U][2U];
        tracep->fullWData(oldp+3212,(__Vtemp1040),86);
        __Vtemp1041[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_3_i
            [0U][0U];
        __Vtemp1041[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_3_i
            [0U][1U];
        __Vtemp1041[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_3_i
            [0U][2U];
        tracep->fullWData(oldp+3215,(__Vtemp1041),86);
        __Vtemp1042[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_3_i
            [1U][0U];
        __Vtemp1042[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_3_i
            [1U][1U];
        __Vtemp1042[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_3_i
            [1U][2U];
        tracep->fullWData(oldp+3218,(__Vtemp1042),86);
        __Vtemp1043[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_4_i
            [0U][0U];
        __Vtemp1043[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_4_i
            [0U][1U];
        __Vtemp1043[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_4_i
            [0U][2U];
        tracep->fullWData(oldp+3221,(__Vtemp1043),86);
        __Vtemp1044[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_4_i
            [1U][0U];
        __Vtemp1044[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_4_i
            [1U][1U];
        __Vtemp1044[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_4_i
            [1U][2U];
        tracep->fullWData(oldp+3224,(__Vtemp1044),86);
        __Vtemp1045[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_5_i
            [0U][0U];
        __Vtemp1045[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_5_i
            [0U][1U];
        __Vtemp1045[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_5_i
            [0U][2U];
        tracep->fullWData(oldp+3227,(__Vtemp1045),86);
        __Vtemp1046[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_5_i
            [1U][0U];
        __Vtemp1046[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_5_i
            [1U][1U];
        __Vtemp1046[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_5_i
            [1U][2U];
        tracep->fullWData(oldp+3230,(__Vtemp1046),86);
        __Vtemp1047[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_6_i
            [0U][0U];
        __Vtemp1047[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_6_i
            [0U][1U];
        __Vtemp1047[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_6_i
            [0U][2U];
        tracep->fullWData(oldp+3233,(__Vtemp1047),86);
        __Vtemp1048[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_6_i
            [1U][0U];
        __Vtemp1048[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_6_i
            [1U][1U];
        __Vtemp1048[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_6_i
            [1U][2U];
        tracep->fullWData(oldp+3236,(__Vtemp1048),86);
        __Vtemp1049[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_7_i
            [0U][0U];
        __Vtemp1049[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_7_i
            [0U][1U];
        __Vtemp1049[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_7_i
            [0U][2U];
        tracep->fullWData(oldp+3239,(__Vtemp1049),86);
        __Vtemp1050[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_7_i
            [1U][0U];
        __Vtemp1050[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_7_i
            [1U][1U];
        __Vtemp1050[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_7_i
            [1U][2U];
        tracep->fullWData(oldp+3242,(__Vtemp1050),86);
        __Vtemp1051[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_8_i
            [0U][0U];
        __Vtemp1051[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_8_i
            [0U][1U];
        __Vtemp1051[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_8_i
            [0U][2U];
        tracep->fullWData(oldp+3245,(__Vtemp1051),86);
        __Vtemp1052[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_8_i
            [1U][0U];
        __Vtemp1052[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_8_i
            [1U][1U];
        __Vtemp1052[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__socket_m1_8_i
            [1U][2U];
        tracep->fullWData(oldp+3248,(__Vtemp1052),86);
        tracep->fullBit(oldp+3251,((0U != vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)));
        tracep->fullIData(oldp+3252,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs),18);
        tracep->fullBit(oldp+3253,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__handle_irq));
        tracep->fullCData(oldp+3254,(((0x4000U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                       ? 0xeU : ((0x2000U 
                                                  & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                  ? 0xdU
                                                  : 
                                                 ((0x1000U 
                                                   & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                   ? 0xcU
                                                   : 
                                                  ((0x800U 
                                                    & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                    ? 0xbU
                                                    : 
                                                   ((0x400U 
                                                     & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                     ? 0xaU
                                                     : 
                                                    ((0x200U 
                                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                      ? 9U
                                                      : 
                                                     ((0x100U 
                                                       & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                       ? 8U
                                                       : 
                                                      ((0x80U 
                                                        & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                        ? 7U
                                                        : 
                                                       ((0x40U 
                                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                         ? 6U
                                                         : 
                                                        ((0x20U 
                                                          & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                          ? 5U
                                                          : 
                                                         ((0x10U 
                                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                           ? 4U
                                                           : 
                                                          ((8U 
                                                            & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                            ? 3U
                                                            : 
                                                           ((4U 
                                                             & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                             ? 2U
                                                             : 
                                                            ((2U 
                                                              & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)
                                                              ? 1U
                                                              : 0U))))))))))))))),4);
        tracep->fullBit(oldp+3255,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs 
                                          >> 0x10U))));
        tracep->fullBit(oldp+3256,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__data_req));
        tracep->fullBit(oldp+3257,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_we));
        tracep->fullBit(oldp+3258,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__instr_valid_id_q));
        tracep->fullCData(oldp+3259,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__imd_val_we_ex),2);
        tracep->fullBit(oldp+3260,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__icache_inval));
        tracep->fullBit(oldp+3261,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__instr_first_cycle));
        tracep->fullCData(oldp+3262,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_mux_id),3);
        tracep->fullCData(oldp+3263,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__exc_pc_mux_id),2);
        tracep->fullBit(oldp+3264,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_ren_a));
        tracep->fullBit(oldp+3265,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_ren_b));
        tracep->fullCData(oldp+3266,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator),6);
        tracep->fullBit(oldp+3267,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__instr_executing) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__mult_en_dec))));
        tracep->fullBit(oldp+3268,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__instr_executing) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__div_en_dec))));
        tracep->fullBit(oldp+3269,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__mult_sel_ex));
        tracep->fullBit(oldp+3270,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__div_sel_ex));
        tracep->fullCData(oldp+3271,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multdiv_operator),2);
        tracep->fullCData(oldp+3272,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multdiv_signed_mode),2);
        tracep->fullBit(oldp+3273,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_access));
        tracep->fullCData(oldp+3274,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_op),2);
        tracep->fullCData(oldp+3275,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_type),2);
        tracep->fullBit(oldp+3276,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_sign_ext));
        tracep->fullBit(oldp+3277,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_req));
        tracep->fullBit(oldp+3278,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_valid));
        tracep->fullBit(oldp+3279,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_req_int));
        tracep->fullBit(oldp+3280,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__data_req_out));
        tracep->fullBit(oldp+3281,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_save_id));
        tracep->fullBit(oldp+3282,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_restore_mret_id));
        tracep->fullBit(oldp+3283,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_restore_dret_id));
        tracep->fullIData(oldp+3284,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_mtval),32);
        tracep->fullBit(oldp+3285,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__perf_jump));
        tracep->fullBit(oldp+3286,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__perf_branch));
        tracep->fullBit(oldp+3287,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__perf_tbranch));
        tracep->fullBit(oldp+3288,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__perf_load));
        tracep->fullBit(oldp+3289,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__perf_store));
        tracep->fullBit(oldp+3290,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_req_q));
        tracep->fullCData(oldp+3291,((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                            >> 1U))),2);
        tracep->fullCData(oldp+3292,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q),3);
        tracep->fullCData(oldp+3293,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__lowest_free_entry),3);
        tracep->fullBit(oldp+3294,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__illegal_insn));
        tracep->fullBit(oldp+3295,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__ebrk_insn));
        tracep->fullBit(oldp+3296,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__mret_insn_dec));
        tracep->fullBit(oldp+3297,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__dret_insn_dec));
        tracep->fullBit(oldp+3298,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__ecall_insn_dec));
        tracep->fullBit(oldp+3299,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__wfi_insn_dec));
        tracep->fullBit(oldp+3300,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__branch_in_dec));
        tracep->fullBit(oldp+3301,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__jump_in_dec));
        tracep->fullBit(oldp+3302,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__jump_set_dec));
        tracep->fullBit(oldp+3303,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__jump_set));
        tracep->fullBit(oldp+3304,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__instr_executing));
        tracep->fullBit(oldp+3305,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_run));
        tracep->fullIData(oldp+3306,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_b),32);
        tracep->fullBit(oldp+3307,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_wdata_sel));
        tracep->fullBit(oldp+3308,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__rf_we));
        tracep->fullBit(oldp+3309,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_we_raw));
        tracep->fullCData(oldp+3310,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_op_a_mux_sel),2);
        tracep->fullCData(oldp+3311,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_op_a_mux_sel_dec),2);
        tracep->fullBit(oldp+3312,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_op_b_mux_sel_dec));
        tracep->fullBit(oldp+3313,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_a_mux_sel));
        tracep->fullCData(oldp+3314,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_b_mux_sel),3);
        tracep->fullCData(oldp+3315,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_b_mux_sel_dec),3);
        tracep->fullBit(oldp+3316,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__mult_en_dec));
        tracep->fullBit(oldp+3317,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__div_en_dec));
        tracep->fullBit(oldp+3318,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multdiv_en_dec));
        tracep->fullBit(oldp+3319,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_req_dec));
        tracep->fullBit(oldp+3320,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal));
        tracep->fullCData(oldp+3321,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op),2);
        tracep->fullCData(oldp+3322,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__opcode),7);
        tracep->fullCData(oldp+3323,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__opcode_alu),7);
        tracep->fullCData(oldp+3324,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs),4);
        tracep->fullBit(oldp+3325,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_d));
        tracep->fullBit(oldp+3326,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio));
        tracep->fullBit(oldp+3327,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio));
        tracep->fullBit(oldp+3328,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio));
        tracep->fullBit(oldp+3329,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio));
        tracep->fullBit(oldp+3330,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio));
        tracep->fullBit(oldp+3331,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio));
        tracep->fullBit(oldp+3332,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__special_req_branch));
        tracep->fullBit(oldp+3333,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn));
        tracep->fullBit(oldp+3334,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__mret_insn));
        tracep->fullBit(oldp+3335,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__dret_insn));
        tracep->fullBit(oldp+3336,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__wfi_insn));
        tracep->fullBit(oldp+3337,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn));
        tracep->fullBit(oldp+3338,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err));
        tracep->fullBit(oldp+3339,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_sel));
        tracep->fullCData(oldp+3340,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_imd_val_we),2);
        tracep->fullBit(oldp+3341,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate));
        tracep->fullBit(oldp+3342,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed));
        tracep->fullBit(oldp+3343,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left));
        tracep->fullBit(oldp+3344,((8U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator))));
        tracep->fullBit(oldp+3345,(((3U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator)) 
                                    | (6U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator)))));
        tracep->fullBit(oldp+3346,(((4U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator)) 
                                    | (7U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operator)))));
        tracep->fullQData(oldp+3347,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__accum),34);
        tracep->fullBit(oldp+3349,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_valid));
        tracep->fullBit(oldp+3350,((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__multdiv_signed_mode))));
        tracep->fullBit(oldp+3351,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_en_internal) 
                                    | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_en_internal))));
        tracep->fullBit(oldp+3352,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_hold));
        tracep->fullBit(oldp+3353,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_en_internal));
        tracep->fullBit(oldp+3354,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_en_internal));
        tracep->fullCData(oldp+3355,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_state_d),2);
        tracep->fullQData(oldp+3356,((0x1ffffffffULL 
                                      & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_sel)
                                          ? vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_alu_operand_b
                                          : ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate)
                                              ? (~ 
                                                 ((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)) 
                                                  << 1U))
                                              : ((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)) 
                                                 << 1U))))),33);
        tracep->fullBit(oldp+3358,((1U & ((0x80000000U 
                                           & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a 
                                              ^ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b))
                                           ? ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a 
                                               >> 0x1fU) 
                                              ^ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed))
                                           : (~ (IData)(
                                                        (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                         >> 0x20U)))))));
        tracep->fullQData(oldp+3359,((0x7ffffffffULL 
                                      & (VL_MULS_QQQ(35,35,35, 
                                                     (0x7ffffffffULL 
                                                      & VL_EXTENDS_QI(35,17, 
                                                                      (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_a) 
                                                                        << 0x10U) 
                                                                       | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_a)))), 
                                                     (0x7ffffffffULL 
                                                      & VL_EXTENDS_QI(35,17, 
                                                                      (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_b) 
                                                                        << 0x10U) 
                                                                       | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_b))))) 
                                         + VL_EXTENDS_QQ(35,34, vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__accum)))),35);
        tracep->fullQData(oldp+3361,((0x3ffffffffULL 
                                      & ((0x7ffffffffULL 
                                          & VL_MULS_QQQ(35,35,35, 
                                                        (0x7ffffffffULL 
                                                         & VL_EXTENDS_QI(35,17, 
                                                                         (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_a) 
                                                                           << 0x10U) 
                                                                          | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_a)))), 
                                                        (0x7ffffffffULL 
                                                         & VL_EXTENDS_QI(35,17, 
                                                                         (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_b) 
                                                                           << 0x10U) 
                                                                          | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_b)))))) 
                                         + (0x7ffffffffULL 
                                            & VL_EXTENDS_QQ(35,34, vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__accum))))),34);
        tracep->fullBit(oldp+3363,((1U & (IData)((1ULL 
                                                  & ((VL_MULS_QQQ(35,35,35, 
                                                                  (0x7ffffffffULL 
                                                                   & VL_EXTENDS_QI(35,17, 
                                                                                (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_a) 
                                                                                << 0x10U) 
                                                                                | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_a)))), 
                                                                  (0x7ffffffffULL 
                                                                   & VL_EXTENDS_QI(35,17, 
                                                                                (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_b) 
                                                                                << 0x10U) 
                                                                                | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_b))))) 
                                                      + 
                                                      VL_EXTENDS_QQ(35,34, vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__accum)) 
                                                     >> 0x22U))))));
        tracep->fullCData(oldp+3364,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_we)
                                       ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_be)
                                       : 0xfU)),4);
        tracep->fullWData(oldp+3365,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar),86);
        tracep->fullCData(oldp+3368,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__data_be),4);
        tracep->fullIData(oldp+3369,((0xfffffffcU & 
                                      ((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                >> 3U)) 
                                       << 2U))),32);
        tracep->fullIData(oldp+3370,(((1U & (IData)(
                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                     >> 2U)))
                                       ? ((1U & (IData)(
                                                        (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                         >> 1U)))
                                           ? ((0xff000000U 
                                               & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__rf_rdata_b_ecc 
                                                  << 0x18U)) 
                                              | (0xffffffU 
                                                 & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__rf_rdata_b_ecc 
                                                    >> 8U)))
                                           : ((0xffff0000U 
                                               & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__rf_rdata_b_ecc 
                                                  << 0x10U)) 
                                              | (0xffffU 
                                                 & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__rf_rdata_b_ecc 
                                                    >> 0x10U))))
                                       : ((1U & (IData)(
                                                        (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                         >> 1U)))
                                           ? ((0xffffff00U 
                                               & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__rf_rdata_b_ecc 
                                                  << 8U)) 
                                              | (0xffU 
                                                 & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__rf_rdata_b_ecc 
                                                    >> 0x18U)))
                                           : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__rf_rdata_b_ecc))),32);
        tracep->fullQData(oldp+3371,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__imd_val_d_ex[0]),34);
        tracep->fullQData(oldp+3373,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__imd_val_d_ex[1]),34);
        tracep->fullIData(oldp+3375,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                              >> 1U))),32);
        tracep->fullBit(oldp+3376,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result));
        tracep->fullIData(oldp+3377,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__rf_rdata_a_ecc),32);
        tracep->fullIData(oldp+3378,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__rf_rdata_b_ecc),32);
        tracep->fullIData(oldp+3379,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a),32);
        tracep->fullIData(oldp+3380,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b),32);
        tracep->fullIData(oldp+3381,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__result_ex),32);
        tracep->fullSData(oldp+3382,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_addr),12);
        tracep->fullQData(oldp+3383,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__id_stage_i__imd_val_d_ex_i[0]),34);
        tracep->fullQData(oldp+3385,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellinp__id_stage_i__imd_val_d_ex_i[1]),34);
        tracep->fullBit(oldp+3387,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__branch_spec));
        tracep->fullBit(oldp+3388,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__branch_set_d));
        tracep->fullQData(oldp+3389,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__ex_block_i__imd_val_d_o[0]),34);
        tracep->fullQData(oldp+3391,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT____Vcellout__ex_block_i__imd_val_d_o[1]),34);
        tracep->fullIData(oldp+3393,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_result),32);
        tracep->fullQData(oldp+3394,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_alu_operand_b),33);
        tracep->fullQData(oldp+3396,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext),34);
        tracep->fullBit(oldp+3398,((0U == (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                   >> 1U)))));
        tracep->fullQData(oldp+3399,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_imd_val_d[0]),34);
        tracep->fullQData(oldp+3401,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_imd_val_d[1]),34);
        tracep->fullIData(oldp+3403,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__operand_a_rev),32);
        tracep->fullQData(oldp+3404,((0x1ffffffffULL 
                                      & (~ ((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)) 
                                            << 1U)))),33);
        tracep->fullCData(oldp+3406,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_amt),6);
        tracep->fullCData(oldp+3407,((0x3fU & ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)))),6);
        tracep->fullIData(oldp+3408,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_operand),32);
        tracep->fullQData(oldp+3409,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_ext),33);
        tracep->fullBit(oldp+3411,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__unused_shift_result_ext));
        tracep->fullIData(oldp+3412,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result),32);
        tracep->fullIData(oldp+3413,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_result_rev),32);
        tracep->fullCData(oldp+3414,(((0x10U & ((~ (IData)(
                                                           (0U 
                                                            != 
                                                            (0xfU 
                                                             & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b 
                                                                >> 0x18U))))) 
                                                << 4U)) 
                                      | (0xfU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b 
                                                 >> 0x18U)))),5);
        tracep->fullCData(oldp+3415,((0x1fU & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b 
                                               >> 0x10U))),5);
        tracep->fullIData(oldp+3416,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a 
                                      | vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullIData(oldp+3417,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullIData(oldp+3418,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a 
                                      ^ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullIData(oldp+3419,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_i__DOT__bwlogic_result),32);
        tracep->fullBit(oldp+3420,((1U & (((IData)(0x20U) 
                                           - (0x1fU 
                                              & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_b)) 
                                          >> 5U))));
        tracep->fullQData(oldp+3421,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellout__gen_multdiv_fast__DOT__multdiv_i__imd_val_d_o[0]),34);
        tracep->fullQData(oldp+3423,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellout__gen_multdiv_fast__DOT__multdiv_i__imd_val_d_o[1]),34);
        tracep->fullBit(oldp+3425,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_a));
        tracep->fullBit(oldp+3426,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__sign_b));
        tracep->fullQData(oldp+3427,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mac_res_d),34);
        tracep->fullQData(oldp+3429,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_remainder_d),34);
        tracep->fullBit(oldp+3431,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_sign_a));
        tracep->fullBit(oldp+3432,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_sign_b));
        tracep->fullBit(oldp+3433,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__is_greater_equal));
        tracep->fullIData(oldp+3434,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_denominator_d),32);
        tracep->fullIData(oldp+3435,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_numerator_d),32);
        tracep->fullIData(oldp+3436,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_quotient_d),32);
        tracep->fullIData(oldp+3437,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__next_remainder),32);
        tracep->fullQData(oldp+3438,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__next_quotient),33);
        tracep->fullCData(oldp+3440,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_d),5);
        tracep->fullBit(oldp+3441,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_by_zero_d));
        tracep->fullCData(oldp+3442,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__md_state_d),3);
        tracep->fullCData(oldp+3443,(((2U & ((IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                      >> 0x21U)) 
                                             << 1U)) 
                                      | (1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext)))),2);
        tracep->fullSData(oldp+3444,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_a),16);
        tracep->fullSData(oldp+3445,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_op_b),16);
        tracep->fullCData(oldp+3446,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                    >> 1U)))),2);
        tracep->fullBit(oldp+3447,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__split_misaligned_access));
        tracep->fullCData(oldp+3448,((0x1fU & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_addr))),5);
        tracep->fullBit(oldp+3449,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__illegal_csr));
        tracep->fullCData(oldp+3450,((7U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_addr) 
                                            >> 5U))),3);
        tracep->fullCData(oldp+3451,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__device_sel_h2),4);
        tracep->fullCData(oldp+3452,((0xfU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i[0U])),4);
        tracep->fullWData(oldp+3453,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_t_o),86);
        tracep->fullBit(oldp+3456,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[2U] 
                                          >> 0x15U))));
        tracep->fullWData(oldp+3457,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i),88);
        tracep->fullBit(oldp+3460,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__lsu_to_xbar[0U])));
        __Vtemp1053[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [0U][0U];
        __Vtemp1053[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [0U][1U];
        __Vtemp1053[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [0U][2U];
        tracep->fullWData(oldp+3461,(__Vtemp1053),86);
        __Vtemp1054[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [1U][0U];
        __Vtemp1054[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [1U][1U];
        __Vtemp1054[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [1U][2U];
        tracep->fullWData(oldp+3464,(__Vtemp1054),86);
        __Vtemp1055[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [2U][0U];
        __Vtemp1055[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [2U][1U];
        __Vtemp1055[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [2U][2U];
        tracep->fullWData(oldp+3467,(__Vtemp1055),86);
        __Vtemp1056[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [3U][0U];
        __Vtemp1056[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [3U][1U];
        __Vtemp1056[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [3U][2U];
        tracep->fullWData(oldp+3470,(__Vtemp1056),86);
        __Vtemp1057[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [4U][0U];
        __Vtemp1057[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [4U][1U];
        __Vtemp1057[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [4U][2U];
        tracep->fullWData(oldp+3473,(__Vtemp1057),86);
        __Vtemp1058[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [5U][0U];
        __Vtemp1058[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [5U][1U];
        __Vtemp1058[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [5U][2U];
        tracep->fullWData(oldp+3476,(__Vtemp1058),86);
        __Vtemp1059[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [6U][0U];
        __Vtemp1059[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [6U][1U];
        __Vtemp1059[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [6U][2U];
        tracep->fullWData(oldp+3479,(__Vtemp1059),86);
        __Vtemp1060[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [7U][0U];
        __Vtemp1060[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [7U][1U];
        __Vtemp1060[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [7U][2U];
        tracep->fullWData(oldp+3482,(__Vtemp1060),86);
        __Vtemp1061[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [8U][0U];
        __Vtemp1061[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [8U][1U];
        __Vtemp1061[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [8U][2U];
        tracep->fullWData(oldp+3485,(__Vtemp1061),86);
        __Vtemp1062[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [9U][0U];
        __Vtemp1062[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [9U][1U];
        __Vtemp1062[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [9U][2U];
        tracep->fullWData(oldp+3488,(__Vtemp1062),86);
        __Vtemp1063[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [9U][0U];
        __Vtemp1063[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [9U][1U];
        __Vtemp1063[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [9U][2U];
        tracep->fullWData(oldp+3491,(__Vtemp1063),86);
        __Vtemp1064[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [0U][0U];
        __Vtemp1064[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [0U][1U];
        __Vtemp1064[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [0U][2U];
        tracep->fullWData(oldp+3494,(__Vtemp1064),86);
        tracep->fullBit(oldp+3497,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        __Vtemp1070[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [0U][0U]);
        __Vtemp1070[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [0U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [0U][1U]));
        __Vtemp1070[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [0U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [0U][2U]));
        tracep->fullWData(oldp+3498,(__Vtemp1070),85);
        tracep->fullBit(oldp+3501,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [0U][0U])));
        __Vtemp1072[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [1U][0U];
        __Vtemp1072[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [1U][1U];
        __Vtemp1072[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [1U][2U];
        tracep->fullWData(oldp+3502,(__Vtemp1072),86);
        tracep->fullBit(oldp+3505,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        __Vtemp1078[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [1U][0U]);
        __Vtemp1078[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [1U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [1U][1U]));
        __Vtemp1078[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [1U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [1U][2U]));
        tracep->fullWData(oldp+3506,(__Vtemp1078),85);
        tracep->fullBit(oldp+3509,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [1U][0U])));
        __Vtemp1080[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [2U][0U];
        __Vtemp1080[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [2U][1U];
        __Vtemp1080[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [2U][2U];
        tracep->fullWData(oldp+3510,(__Vtemp1080),86);
        tracep->fullBit(oldp+3513,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        __Vtemp1086[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [2U][0U]);
        __Vtemp1086[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [2U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [2U][1U]));
        __Vtemp1086[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [2U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [2U][2U]));
        tracep->fullWData(oldp+3514,(__Vtemp1086),85);
        tracep->fullBit(oldp+3517,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [2U][0U])));
        __Vtemp1088[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [3U][0U];
        __Vtemp1088[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [3U][1U];
        __Vtemp1088[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [3U][2U];
        tracep->fullWData(oldp+3518,(__Vtemp1088),86);
        tracep->fullBit(oldp+3521,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        __Vtemp1094[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [3U][0U]);
        __Vtemp1094[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [3U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [3U][1U]));
        __Vtemp1094[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [3U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [3U][2U]));
        tracep->fullWData(oldp+3522,(__Vtemp1094),85);
        tracep->fullBit(oldp+3525,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [3U][0U])));
        __Vtemp1096[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [4U][0U];
        __Vtemp1096[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [4U][1U];
        __Vtemp1096[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [4U][2U];
        tracep->fullWData(oldp+3526,(__Vtemp1096),86);
        tracep->fullBit(oldp+3529,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        __Vtemp1102[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [4U][0U]);
        __Vtemp1102[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [4U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [4U][1U]));
        __Vtemp1102[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [4U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [4U][2U]));
        tracep->fullWData(oldp+3530,(__Vtemp1102),85);
        tracep->fullBit(oldp+3533,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [4U][0U])));
        __Vtemp1104[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [5U][0U];
        __Vtemp1104[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [5U][1U];
        __Vtemp1104[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [5U][2U];
        tracep->fullWData(oldp+3534,(__Vtemp1104),86);
        tracep->fullBit(oldp+3537,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        __Vtemp1110[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [5U][0U]);
        __Vtemp1110[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [5U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [5U][1U]));
        __Vtemp1110[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [5U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [5U][2U]));
        tracep->fullWData(oldp+3538,(__Vtemp1110),85);
        tracep->fullBit(oldp+3541,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [5U][0U])));
        __Vtemp1112[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [6U][0U];
        __Vtemp1112[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [6U][1U];
        __Vtemp1112[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [6U][2U];
        tracep->fullWData(oldp+3542,(__Vtemp1112),86);
        tracep->fullBit(oldp+3545,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        __Vtemp1118[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [6U][0U]);
        __Vtemp1118[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [6U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [6U][1U]));
        __Vtemp1118[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [6U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [6U][2U]));
        tracep->fullWData(oldp+3546,(__Vtemp1118),85);
        tracep->fullBit(oldp+3549,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [6U][0U])));
        __Vtemp1120[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [7U][0U];
        __Vtemp1120[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [7U][1U];
        __Vtemp1120[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [7U][2U];
        tracep->fullWData(oldp+3550,(__Vtemp1120),86);
        tracep->fullBit(oldp+3553,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        __Vtemp1126[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [7U][0U]);
        __Vtemp1126[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [7U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [7U][1U]));
        __Vtemp1126[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [7U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [7U][2U]));
        tracep->fullWData(oldp+3554,(__Vtemp1126),85);
        tracep->fullBit(oldp+3557,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [7U][0U])));
        __Vtemp1128[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [8U][0U];
        __Vtemp1128[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [8U][1U];
        __Vtemp1128[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
            [8U][2U];
        tracep->fullWData(oldp+3558,(__Vtemp1128),86);
        tracep->fullBit(oldp+3561,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        __Vtemp1134[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                           [8U][0U]);
        __Vtemp1134[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [8U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [8U][1U]));
        __Vtemp1134[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                            [8U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                         [8U][2U]));
        tracep->fullWData(oldp+3562,(__Vtemp1134),85);
        tracep->fullBit(oldp+3565,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__tl_u_o
                                    [8U][0U])));
        tracep->fullBit(oldp+3566,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__empty)))));
        tracep->fullBit(oldp+3567,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__full_wclk)))));
        tracep->fullBit(oldp+3568,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullCData(oldp+3569,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr),3);
        tracep->fullCData(oldp+3570,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_gray),3);
        tracep->fullBit(oldp+3571,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__empty));
        tracep->fullBit(oldp+3572,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+3573,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+3574,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr),3);
        tracep->fullCData(oldp+3575,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr_gray),3);
        tracep->fullBit(oldp+3576,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+3577,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__full_wclk));
        tracep->fullBit(oldp+3578,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+3579,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr))),2);
        tracep->fullBit(oldp+3580,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__dmi_access));
        tracep->fullBit(oldp+3581,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__dtmcs_select));
        tracep->fullBit(oldp+3582,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__dtmcs_q 
                                          >> 0x10U))));
        tracep->fullBit(oldp+3583,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__dr_q))));
        tracep->fullQData(oldp+3584,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__dmi_req),41);
        tracep->fullBit(oldp+3586,((1U & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__full_wclk)))));
        tracep->fullQData(oldp+3587,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__dr_q),41);
        tracep->fullCData(oldp+3589,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__jtag_ir_shift_q),5);
        tracep->fullCData(oldp+3590,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__jtag_ir_q),5);
        tracep->fullIData(oldp+3591,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__idcode_q),32);
        tracep->fullBit(oldp+3592,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__idcode_select));
        tracep->fullBit(oldp+3593,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__bypass_select));
        tracep->fullIData(oldp+3594,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__dtmcs_q),32);
        tracep->fullBit(oldp+3595,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__bypass_q));
        tracep->fullCData(oldp+3596,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+3597,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+3598,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__full_wclk));
        tracep->fullBit(oldp+3599,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr) 
                                          >> 2U))));
        tracep->fullCData(oldp+3600,((3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr))),2);
        tracep->fullBit(oldp+3601,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__test_logic_reset));
        tracep->fullBit(oldp+3602,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__shift_dr));
        tracep->fullBit(oldp+3603,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__update_dr));
        tracep->fullBit(oldp+3604,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__capture_dr));
        tracep->fullCData(oldp+3605,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__state_d),3);
        tracep->fullQData(oldp+3606,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__dr_d),41);
        tracep->fullCData(oldp+3608,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__address_d),7);
        tracep->fullIData(oldp+3609,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__data_d),32);
        tracep->fullBit(oldp+3610,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__error_dmi_busy));
        tracep->fullCData(oldp+3611,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__error_d),2);
        tracep->fullCData(oldp+3612,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__tap_state_d),4);
        tracep->fullCData(oldp+3613,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__jtag_ir_shift_d),5);
        tracep->fullCData(oldp+3614,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__jtag_ir_d),5);
        tracep->fullBit(oldp+3615,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__capture_ir));
        tracep->fullBit(oldp+3616,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__shift_ir));
        tracep->fullBit(oldp+3617,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__update_ir));
        tracep->fullIData(oldp+3618,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__idcode_d),32);
        tracep->fullIData(oldp+3619,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__dtmcs_d),32);
        tracep->fullBit(oldp+3620,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__bypass_d));
        tracep->fullBit(oldp+3621,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__instr_req));
        tracep->fullBit(oldp+3622,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_set));
        tracep->fullBit(oldp+3623,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_set_spec));
        tracep->fullBit(oldp+3624,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ctrl_busy));
        tracep->fullBit(oldp+3625,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_req));
        tracep->fullBit(oldp+3626,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_save_if));
        tracep->fullBit(oldp+3627,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_save_cause));
        tracep->fullBit(oldp+3628,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_mtvec_init));
        tracep->fullCData(oldp+3629,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__priv_lvl_d),2);
        tracep->fullBit(oldp+3630,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_set_spec) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_set)))));
        tracep->fullBit(oldp+3631,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_new_req));
        tracep->fullBit(oldp+3632,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__discard_req_d));
        tracep->fullCData(oldp+3633,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_pmp_err_n),2);
        tracep->fullCData(oldp+3634,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__debug_cause),3);
        tracep->fullBit(oldp+3635,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__debug_csr_save));
        tracep->fullBit(oldp+3636,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__flush_id));
        tracep->fullBit(oldp+3637,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_d));
        tracep->fullBit(oldp+3638,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode));
        tracep->fullCData(oldp+3639,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__exc_cause),6);
        tracep->fullIData(oldp+3640,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_rdata_int),32);
        tracep->fullIData(oldp+3641,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_addr_n),32);
        tracep->fullBit(oldp+3642,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_addr_n)));
        tracep->fullBit(oldp+3643,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__exc_cause) 
                                          >> 5U))));
        tracep->fullIData(oldp+3644,((0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_addr_n)),32);
        tracep->fullIData(oldp+3645,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mie_d),18);
        tracep->fullCData(oldp+3646,((0x3fU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int)),6);
        tracep->fullIData(oldp+3647,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int),32);
        tracep->fullBit(oldp+3648,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                          >> 1U))));
        tracep->fullBit(oldp+3649,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                          >> 2U))));
        tracep->fullCData(oldp+3650,((7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                            >> 3U))),3);
        tracep->fullBit(oldp+3651,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int)));
        tracep->fullIData(oldp+3652,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mie_d),18);
        __Vtemp1136[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [0U][0U];
        __Vtemp1136[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [0U][1U];
        __Vtemp1136[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [0U][2U];
        tracep->fullWData(oldp+3653,(__Vtemp1136),86);
        __Vtemp1137[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [1U][0U];
        __Vtemp1137[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [1U][1U];
        __Vtemp1137[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [1U][2U];
        tracep->fullWData(oldp+3656,(__Vtemp1137),86);
        __Vtemp1138[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [2U][0U];
        __Vtemp1138[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [2U][1U];
        __Vtemp1138[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [2U][2U];
        tracep->fullWData(oldp+3659,(__Vtemp1138),86);
        __Vtemp1139[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [3U][0U];
        __Vtemp1139[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [3U][1U];
        __Vtemp1139[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [3U][2U];
        tracep->fullWData(oldp+3662,(__Vtemp1139),86);
        __Vtemp1140[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [4U][0U];
        __Vtemp1140[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [4U][1U];
        __Vtemp1140[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [4U][2U];
        tracep->fullWData(oldp+3665,(__Vtemp1140),86);
        __Vtemp1141[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [5U][0U];
        __Vtemp1141[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [5U][1U];
        __Vtemp1141[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [5U][2U];
        tracep->fullWData(oldp+3668,(__Vtemp1141),86);
        __Vtemp1142[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [6U][0U];
        __Vtemp1142[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [6U][1U];
        __Vtemp1142[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [6U][2U];
        tracep->fullWData(oldp+3671,(__Vtemp1142),86);
        __Vtemp1143[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [7U][0U];
        __Vtemp1143[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [7U][1U];
        __Vtemp1143[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [7U][2U];
        tracep->fullWData(oldp+3674,(__Vtemp1143),86);
        __Vtemp1144[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [8U][0U];
        __Vtemp1144[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [8U][1U];
        __Vtemp1144[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__h2_s1n_sm1
            [8U][2U];
        tracep->fullWData(oldp+3677,(__Vtemp1144),86);
        __Vtemp1145[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [0U][0U];
        __Vtemp1145[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [0U][1U];
        __Vtemp1145[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [0U][2U];
        tracep->fullWData(oldp+3680,(__Vtemp1145),86);
        __Vtemp1146[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [1U][0U];
        __Vtemp1146[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [1U][1U];
        __Vtemp1146[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [1U][2U];
        tracep->fullWData(oldp+3683,(__Vtemp1146),86);
        __Vtemp1147[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [2U][0U];
        __Vtemp1147[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [2U][1U];
        __Vtemp1147[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [2U][2U];
        tracep->fullWData(oldp+3686,(__Vtemp1147),86);
        __Vtemp1148[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [3U][0U];
        __Vtemp1148[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [3U][1U];
        __Vtemp1148[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [3U][2U];
        tracep->fullWData(oldp+3689,(__Vtemp1148),86);
        __Vtemp1149[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [4U][0U];
        __Vtemp1149[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [4U][1U];
        __Vtemp1149[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [4U][2U];
        tracep->fullWData(oldp+3692,(__Vtemp1149),86);
        __Vtemp1150[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [5U][0U];
        __Vtemp1150[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [5U][1U];
        __Vtemp1150[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [5U][2U];
        tracep->fullWData(oldp+3695,(__Vtemp1150),86);
        __Vtemp1151[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [6U][0U];
        __Vtemp1151[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [6U][1U];
        __Vtemp1151[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [6U][2U];
        tracep->fullWData(oldp+3698,(__Vtemp1151),86);
        __Vtemp1152[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [7U][0U];
        __Vtemp1152[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [7U][1U];
        __Vtemp1152[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [7U][2U];
        tracep->fullWData(oldp+3701,(__Vtemp1152),86);
        __Vtemp1153[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [8U][0U];
        __Vtemp1153[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [8U][1U];
        __Vtemp1153[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_2__tl_d_o
            [8U][2U];
        tracep->fullWData(oldp+3704,(__Vtemp1153),86);
        tracep->fullBit(oldp+3707,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__hold_all_requests));
        tracep->fullWData(oldp+3708,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3711,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3714,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__2__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3717,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__3__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3720,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__4__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3723,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__5__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3726,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__6__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3729,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__7__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullWData(oldp+3732,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT__gen_dfifo__BRA__8__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+3735,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__clear_resumeack));
        tracep->fullBit(oldp+3736,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__sbaddress_write_valid));
        tracep->fullBit(oldp+3737,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__sbdata_read_valid));
        tracep->fullBit(oldp+3738,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__sbdata_write_valid));
        tracep->fullQData(oldp+3739,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT____Vcellout__i_cdc_req__rdata_o),41);
        tracep->fullCData(oldp+3741,((3U & (IData)(
                                                   (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT____Vcellout__i_cdc_req__rdata_o 
                                                    >> 0x20U)))),2);
        tracep->fullIData(oldp+3742,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__resp_queue_data),32);
        tracep->fullIData(oldp+3743,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__dmstatus),32);
        tracep->fullIData(oldp+3744,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol_d),32);
        tracep->fullIData(oldp+3745,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__abstractcs),32);
        tracep->fullIData(oldp+3746,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__command_d),32);
        tracep->fullBit(oldp+3747,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__cmd_valid_d));
        tracep->fullIData(oldp+3748,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__abstractauto_d),32);
        tracep->fullIData(oldp+3749,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_d),32);
        tracep->fullWData(oldp+3750,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_d),256);
        tracep->fullIData(oldp+3758,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs),32);
        tracep->fullCData(oldp+3759,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__autoexecdata_idx),5);
        tracep->fullWData(oldp+3760,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__ifu_to_xbar),86);
        __Vtemp1154[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [0U][0U];
        __Vtemp1154[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [0U][1U];
        __Vtemp1154[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [0U][2U];
        tracep->fullWData(oldp+3763,(__Vtemp1154),86);
        __Vtemp1155[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [1U][0U];
        __Vtemp1155[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [1U][1U];
        __Vtemp1155[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [1U][2U];
        tracep->fullWData(oldp+3766,(__Vtemp1155),86);
        tracep->fullSData(oldp+3769,(((0x200000U & 
                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                       [0U][2U]) ? 
                                      (0xfffU & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                  [0U][2U] 
                                                  << 0x19U) 
                                                 | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                    [0U][1U] 
                                                    >> 7U)))
                                       : 0U)),12);
        tracep->fullBit(oldp+3770,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__req_i));
        tracep->fullIData(oldp+3771,((0xfffffffcU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__instr_addr)),32);
        tracep->fullIData(oldp+3772,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__instr_addr),32);
        tracep->fullIData(oldp+3773,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__exception_pc),32);
        tracep->fullIData(oldp+3774,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mepc_d),32);
        tracep->fullCData(oldp+3775,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcause_d),6);
        tracep->fullIData(oldp+3776,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mtval_d),32);
        tracep->fullIData(oldp+3777,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__depc_d),32);
        tracep->fullBit(oldp+3778,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mstack_en));
        tracep->fullBit(oldp+3779,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__cmderror_valid));
        tracep->fullCData(oldp+3780,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__cmderror),3);
        tracep->fullQData(oldp+3781,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT____Vcellout__i_dm_mem__data_o),64);
        tracep->fullBit(oldp+3783,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__data_valid));
        tracep->fullBit(oldp+3784,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__req));
        tracep->fullBit(oldp+3785,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__we));
        tracep->fullIData(oldp+3786,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__wdata_int),32);
        tracep->fullIData(oldp+3787,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__addr_w 
                                      << 2U)),32);
        tracep->fullIData(oldp+3788,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__addr_w),30);
        tracep->fullBit(oldp+3789,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__halted_d_aligned))));
        tracep->fullBit(oldp+3790,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__going));
        tracep->fullBit(oldp+3791,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__exception));
        tracep->fullQData(oldp+3792,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__rdata_d),64);
        tracep->fullBit(oldp+3794,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__wdata_int)));
        tracep->fullCData(oldp+3795,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__halted_d_aligned),2);
        tracep->fullCData(oldp+3796,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__halted_aligned),2);
        tracep->fullBit(oldp+3797,((0x800U <= (0xffcU 
                                               & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__addr_w 
                                                  << 2U)))));
        tracep->fullCData(oldp+3798,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__state_d),2);
        tracep->fullQData(oldp+3799,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__data_bits),64);
        tracep->fullQData(oldp+3801,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__rdata),64);
        tracep->fullQData(oldp+3803,((QData)((IData)(
                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__addr_w 
                                                      << 2U)))),64);
        tracep->fullIData(oldp+3805,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__p_rw_logic__DOT__unnamedblk1__DOT__i),32);
        tracep->fullIData(oldp+3806,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__wmask_int),32);
        tracep->fullBit(oldp+3807,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__d_ack));
        tracep->fullSData(oldp+3808,(((((4U != (7U 
                                                & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                   [1U][2U] 
                                                   >> 0x12U)))
                                         ? 0U : 1U) 
                                       << 0xbU) | (
                                                   ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__error_internal) 
                                                    << 0xaU) 
                                                   | (0x3ffU 
                                                      & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                         [1U][2U] 
                                                         >> 5U))))),13);
        tracep->fullBit(oldp+3809,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__req) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__we)))));
        tracep->fullCData(oldp+3810,((0x1eU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                      [1U][1U])),5);
        tracep->fullBit(oldp+3811,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__error_internal));
        tracep->fullBit(oldp+3812,((((0U == (7U & (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                   [1U][2U] 
                                                   >> 0x12U))) 
                                     | (1U == (7U & 
                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                [1U][2U] 
                                                >> 0x12U)))) 
                                    & ((0xfU != (0xfU 
                                                 & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                     [1U][2U] 
                                                     << 0x1fU) 
                                                    | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                       [1U][1U] 
                                                       >> 1U)))) 
                                       | (2U != (3U 
                                                 & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                    [1U][2U] 
                                                    >> 0xdU)))))));
        tracep->fullBit(oldp+3813,((1U & (~ ((((0U 
                                                == 
                                                (7U 
                                                 & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                    [1U][2U] 
                                                    >> 0x12U))) 
                                               | (1U 
                                                  == 
                                                  (7U 
                                                   & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                      [1U][2U] 
                                                      >> 0x12U)))) 
                                              | (4U 
                                                 == 
                                                 (7U 
                                                  & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                     [1U][2U] 
                                                     >> 0x12U)))) 
                                             & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__addr_sz_chk) 
                                                 & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__mask_chk)) 
                                                & (((4U 
                                                     == 
                                                     (7U 
                                                      & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                         [1U][2U] 
                                                         >> 0x12U))) 
                                                    | (1U 
                                                       == 
                                                       (7U 
                                                        & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                           [1U][2U] 
                                                           >> 0x12U)))) 
                                                   | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__fulldata_chk))))))));
        tracep->fullIData(oldp+3814,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__unnamedblk1__DOT__i),32);
        tracep->fullBit(oldp+3815,((((0U == (7U & (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                   [1U][2U] 
                                                   >> 0x12U))) 
                                     | (1U == (7U & 
                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                [1U][2U] 
                                                >> 0x12U)))) 
                                    | (4U == (7U & 
                                              (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                               [1U][2U] 
                                               >> 0x12U))))));
        tracep->fullBit(oldp+3816,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__addr_sz_chk) 
                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__mask_chk)) 
                                    & (((4U == (7U 
                                                & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                   [1U][2U] 
                                                   >> 0x12U))) 
                                        | (1U == (7U 
                                                  & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                     [1U][2U] 
                                                     >> 0x12U)))) 
                                       | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__fulldata_chk)))));
        tracep->fullBit(oldp+3817,((0U == (7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                 [1U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+3818,((1U == (7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                 [1U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+3819,((4U == (7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                 [1U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+3820,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__addr_sz_chk));
        tracep->fullBit(oldp+3821,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__mask_chk));
        tracep->fullBit(oldp+3822,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__fulldata_chk));
        tracep->fullCData(oldp+3823,((0xfU & ((IData)(1U) 
                                              << (3U 
                                                  & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                      [1U][2U] 
                                                      << 0x1bU) 
                                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                        [1U][1U] 
                                                        >> 5U)))))),4);
        tracep->fullBit(oldp+3824,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+3825,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullCData(oldp+3826,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__device_sel_h1),2);
        __Vtemp1179[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [0U][0U];
        __Vtemp1179[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [0U][1U];
        __Vtemp1179[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [0U][2U];
        tracep->fullWData(oldp+3827,(__Vtemp1179),86);
        __Vtemp1180[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [1U][0U];
        __Vtemp1180[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [1U][1U];
        __Vtemp1180[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
            [1U][2U];
        tracep->fullWData(oldp+3830,(__Vtemp1180),86);
        __Vtemp1181[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_1__tl_d_o
            [0U][0U];
        __Vtemp1181[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_1__tl_d_o
            [0U][1U];
        __Vtemp1181[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_1__tl_d_o
            [0U][2U];
        tracep->fullWData(oldp+3833,(__Vtemp1181),86);
        __Vtemp1182[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_1__tl_d_o
            [1U][0U];
        __Vtemp1182[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_1__tl_d_o
            [1U][1U];
        __Vtemp1182[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT____Vcellout__host_1__tl_d_o
            [1U][2U];
        tracep->fullWData(oldp+3836,(__Vtemp1182),86);
        tracep->fullCData(oldp+3839,((3U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i[0U])),2);
        tracep->fullWData(oldp+3840,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_t_o),86);
        tracep->fullBit(oldp+3843,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__hold_all_requests));
        __Vtemp1183[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [0U][0U];
        __Vtemp1183[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [0U][1U];
        __Vtemp1183[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [0U][2U];
        tracep->fullWData(oldp+3844,(__Vtemp1183),86);
        __Vtemp1184[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [1U][0U];
        __Vtemp1184[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [1U][1U];
        __Vtemp1184[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [1U][2U];
        tracep->fullWData(oldp+3847,(__Vtemp1184),86);
        __Vtemp1185[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [2U][0U];
        __Vtemp1185[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [2U][1U];
        __Vtemp1185[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [2U][2U];
        tracep->fullWData(oldp+3850,(__Vtemp1185),86);
        tracep->fullBit(oldp+3853,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__ifu_to_xbar[2U] 
                                          >> 0x15U))));
        tracep->fullWData(oldp+3854,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__fifo_h__DOT____Vcellinp__reqfifo__wdata_i),86);
        tracep->fullBit(oldp+3857,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__ifu_to_xbar[0U])));
        __Vtemp1186[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [2U][0U];
        __Vtemp1186[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [2U][1U];
        __Vtemp1186[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [2U][2U];
        tracep->fullWData(oldp+3858,(__Vtemp1186),86);
        tracep->fullBit(oldp+3861,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__we_o));
        tracep->fullIData(oldp+3862,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__wdata_int),32);
        tracep->fullIData(oldp+3863,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__wmask_int),32);
        tracep->fullSData(oldp+3864,(((((4U != (7U 
                                                & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                   [0U][2U] 
                                                   >> 0x12U)))
                                         ? 0U : 1U) 
                                       << 0xbU) | (
                                                   ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__tlul_error) 
                                                    << 0xaU) 
                                                   | (0x3ffU 
                                                      & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                         [0U][2U] 
                                                         >> 5U))))),13);
        tracep->fullBit(oldp+3865,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__req_i) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__we_o)))));
        tracep->fullCData(oldp+3866,((0x1eU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                      [0U][1U])),5);
        tracep->fullBit(oldp+3867,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__tlul_error));
        tracep->fullIData(oldp+3868,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__unnamedblk1__DOT__i),32);
        tracep->fullBit(oldp+3869,((((0U == (7U & (
                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                   [0U][2U] 
                                                   >> 0x12U))) 
                                     | (1U == (7U & 
                                               (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                [0U][2U] 
                                                >> 0x12U)))) 
                                    | (4U == (7U & 
                                              (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                               [0U][2U] 
                                               >> 0x12U))))));
        tracep->fullBit(oldp+3870,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_err__DOT__addr_sz_chk) 
                                     & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_err__DOT__mask_chk)) 
                                    & (((4U == (7U 
                                                & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                   [0U][2U] 
                                                   >> 0x12U))) 
                                        | (1U == (7U 
                                                  & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                     [0U][2U] 
                                                     >> 0x12U)))) 
                                       | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_err__DOT__fulldata_chk)))));
        tracep->fullBit(oldp+3871,((0U == (7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                 [0U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+3872,((1U == (7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                 [0U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+3873,((4U == (7U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                 [0U][2U] 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+3874,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_err__DOT__addr_sz_chk));
        tracep->fullBit(oldp+3875,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_err__DOT__mask_chk));
        tracep->fullBit(oldp+3876,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_err__DOT__fulldata_chk));
        tracep->fullCData(oldp+3877,((0xfU & ((IData)(1U) 
                                              << (3U 
                                                  & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                      [0U][2U] 
                                                      << 0x1bU) 
                                                     | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                                        [0U][1U] 
                                                        >> 5U)))))),4);
        tracep->fullBit(oldp+3878,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        __Vtemp1199[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_i
            [0U][0U];
        __Vtemp1199[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_i
            [0U][1U];
        __Vtemp1199[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_i
            [0U][2U];
        tracep->fullWData(oldp+3879,(__Vtemp1199),86);
        __Vtemp1200[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_i
            [1U][0U];
        __Vtemp1200[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_i
            [1U][1U];
        __Vtemp1200[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_i
            [1U][2U];
        tracep->fullWData(oldp+3882,(__Vtemp1200),86);
        tracep->fullCData(oldp+3885,((0xfeU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+3886,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullCData(oldp+3887,((1U | (0xfeU & 
                                            (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+3888,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__DCCM.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        __Vtemp1205[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_i
            [0U][0U];
        __Vtemp1205[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_i
            [0U][1U];
        __Vtemp1205[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_i
            [0U][2U];
        tracep->fullWData(oldp+3889,(__Vtemp1205),86);
        __Vtemp1206[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_i
            [1U][0U];
        __Vtemp1206[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_i
            [1U][1U];
        __Vtemp1206[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_i
            [1U][2U];
        tracep->fullWData(oldp+3892,(__Vtemp1206),86);
        tracep->fullCData(oldp+3895,((0xfeU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+3896,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullCData(oldp+3897,((1U | (0xfeU & 
                                            (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+3898,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__FLASH_CTRL.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        __Vtemp1211[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_i
            [0U][0U];
        __Vtemp1211[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_i
            [0U][1U];
        __Vtemp1211[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_i
            [0U][2U];
        tracep->fullWData(oldp+3899,(__Vtemp1211),86);
        __Vtemp1212[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_i
            [1U][0U];
        __Vtemp1212[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_i
            [1U][1U];
        __Vtemp1212[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_i
            [1U][2U];
        tracep->fullWData(oldp+3902,(__Vtemp1212),86);
        tracep->fullCData(oldp+3905,((0xfeU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+3906,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullCData(oldp+3907,((1U | (0xfeU & 
                                            (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+3908,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_0.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        __Vtemp1217[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_i
            [0U][0U];
        __Vtemp1217[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_i
            [0U][1U];
        __Vtemp1217[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_i
            [0U][2U];
        tracep->fullWData(oldp+3909,(__Vtemp1217),86);
        __Vtemp1218[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_i
            [1U][0U];
        __Vtemp1218[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_i
            [1U][1U];
        __Vtemp1218[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_i
            [1U][2U];
        tracep->fullWData(oldp+3912,(__Vtemp1218),86);
        tracep->fullCData(oldp+3915,((0xfeU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+3916,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullCData(oldp+3917,((1U | (0xfeU & 
                                            (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+3918,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_1.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        __Vtemp1223[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_i
            [0U][0U];
        __Vtemp1223[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_i
            [0U][1U];
        __Vtemp1223[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_i
            [0U][2U];
        tracep->fullWData(oldp+3919,(__Vtemp1223),86);
        __Vtemp1224[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_i
            [1U][0U];
        __Vtemp1224[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_i
            [1U][1U];
        __Vtemp1224[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_i
            [1U][2U];
        tracep->fullWData(oldp+3922,(__Vtemp1224),86);
        tracep->fullCData(oldp+3925,((0xfeU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+3926,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullCData(oldp+3927,((1U | (0xfeU & 
                                            (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+3928,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_2.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        __Vtemp1229[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_i
            [0U][0U];
        __Vtemp1229[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_i
            [0U][1U];
        __Vtemp1229[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_i
            [0U][2U];
        tracep->fullWData(oldp+3929,(__Vtemp1229),86);
        __Vtemp1230[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_i
            [1U][0U];
        __Vtemp1230[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_i
            [1U][1U];
        __Vtemp1230[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_i
            [1U][2U];
        tracep->fullWData(oldp+3932,(__Vtemp1230),86);
        tracep->fullCData(oldp+3935,((0xfeU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+3936,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullCData(oldp+3937,((1U | (0xfeU & 
                                            (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+3938,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_3.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        __Vtemp1235[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_i
            [0U][0U];
        __Vtemp1235[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_i
            [0U][1U];
        __Vtemp1235[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_i
            [0U][2U];
        tracep->fullWData(oldp+3939,(__Vtemp1235),86);
        __Vtemp1236[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_i
            [1U][0U];
        __Vtemp1236[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_i
            [1U][1U];
        __Vtemp1236[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_i
            [1U][2U];
        tracep->fullWData(oldp+3942,(__Vtemp1236),86);
        tracep->fullCData(oldp+3945,((0xfeU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+3946,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullCData(oldp+3947,((1U | (0xfeU & 
                                            (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+3948,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__TIMER_4.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        __Vtemp1241[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_i
            [0U][0U];
        __Vtemp1241[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_i
            [0U][1U];
        __Vtemp1241[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_i
            [0U][2U];
        tracep->fullWData(oldp+3949,(__Vtemp1241),86);
        __Vtemp1242[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_i
            [1U][0U];
        __Vtemp1242[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_i
            [1U][1U];
        __Vtemp1242[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_i
            [1U][2U];
        tracep->fullWData(oldp+3952,(__Vtemp1242),86);
        tracep->fullCData(oldp+3955,((0xfeU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+3956,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullCData(oldp+3957,((1U | (0xfeU & 
                                            (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+3958,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__PLIC.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        __Vtemp1247[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_i
            [0U][0U];
        __Vtemp1247[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_i
            [0U][1U];
        __Vtemp1247[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_i
            [0U][2U];
        tracep->fullWData(oldp+3959,(__Vtemp1247),86);
        __Vtemp1248[0U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_i
            [1U][0U];
        __Vtemp1248[1U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_i
            [1U][1U];
        __Vtemp1248[2U] = vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_i
            [1U][2U];
        tracep->fullWData(oldp+3962,(__Vtemp1248),86);
        tracep->fullCData(oldp+3965,((0xfeU & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+3966,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullCData(oldp+3967,((1U | (0xfeU & 
                                            (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+3968,((1U & (vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__XBAR_PERI.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        __Vtemp1253[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [0U][0U];
        __Vtemp1253[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [0U][1U];
        __Vtemp1253[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [0U][2U];
        tracep->fullWData(oldp+3969,(__Vtemp1253),86);
        tracep->fullWData(oldp+3972,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__gen_dfifo__BRA__0__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+3975,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        __Vtemp1259[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                           [0U][0U]);
        __Vtemp1259[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                            [0U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                                         [0U][1U]));
        __Vtemp1259[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                            [0U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                                         [0U][2U]));
        tracep->fullWData(oldp+3976,(__Vtemp1259),85);
        tracep->fullBit(oldp+3979,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                                    [0U][0U])));
        __Vtemp1261[0U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [1U][0U];
        __Vtemp1261[1U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [1U][1U];
        __Vtemp1261[2U] = vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
            [1U][2U];
        tracep->fullWData(oldp+3980,(__Vtemp1261),86);
        tracep->fullWData(oldp+3983,(vlSymsp->TOP__Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__gen_dfifo__BRA__1__KET____DOT__fifo_d.tl_d_o),86);
        tracep->fullBit(oldp+3986,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        __Vtemp1267[0U] = (0xfffffffeU & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                           [1U][0U]);
        __Vtemp1267[1U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                            [1U][1U]) | (0xfffffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                                         [1U][1U]));
        __Vtemp1267[2U] = ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                            [1U][2U]) | (0x1ffffeU 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                                         [1U][2U]));
        tracep->fullWData(oldp+3987,(__Vtemp1267),85);
        tracep->fullBit(oldp+3990,((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_o
                                    [1U][0U])));
        tracep->fullCData(oldp+3991,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__cmderr_d),3);
        tracep->fullQData(oldp+3992,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__data_d),64);
        tracep->fullIData(oldp+3994,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__a_abstractcs),32);
        tracep->fullBit(oldp+3995,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__resuming_d_aligned))));
        tracep->fullCData(oldp+3996,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_mem__DOT__resuming_d_aligned),2);
        tracep->fullBit(oldp+3997,(vlTOPp->clock));
        tracep->fullBit(oldp+3998,(vlTOPp->reset_ni));
        tracep->fullIData(oldp+3999,(vlTOPp->gpio_i),20);
        tracep->fullIData(oldp+4000,(vlTOPp->gpio_o),20);
        tracep->fullBit(oldp+4001,((1U & (~ (IData)(vlTOPp->reset_ni)))));
        tracep->fullBit(oldp+4002,((1U & (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fetch_enable_q) 
                                             & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__core_busy_q) 
                                                 | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__haltreq)) 
                                                | (0U 
                                                   != vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)))))));
        tracep->fullBit(oldp+4003,((1U & (((((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__ebrk_insn)) 
                                             & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__ecall_insn_dec))) 
                                            & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__decoder_i__DOT__illegal_insn))) 
                                           & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__illegal_csr_insn_id))) 
                                          & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_fetch_err))))));
        tracep->fullBit(oldp+4004,((1U & ((~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_id) 
                                              | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__retain_id))) 
                                          | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__flush_id)))));
        tracep->fullBit(oldp+4005,(((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_outstanding_q)) 
                                    | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_req))));
        tracep->fullBit(oldp+4006,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ctrl_busy) 
                                     | ((0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_outstanding_q)) 
                                        | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_req))) 
                                    | (0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__ls_fsm_cs)))));
        tracep->fullIData(oldp+4007,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_wdata_sel)
                                       ? ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__rf_wdata_sel)
                                           ? vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_rdata_int
                                           : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__result_ex)
                                       : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__result_ex)),32);
        tracep->fullBit(oldp+4008,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__lsu_req) 
                                     | (0U != (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__ls_fsm_cs))) 
                                    & (0U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__load_store_unit_i__DOT__ls_fsm_ns)))));
        tracep->fullBit(oldp+4009,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__perf_instr_ret_wb) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_is_compressed_id))));
        tracep->fullBit(oldp+4010,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__fetch_enable_q) 
                                    & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__core_busy_q) 
                                        | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__haltreq)) 
                                       | (0U != vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__irqs)))));
        tracep->fullBit(oldp+4011,(((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_raw) 
                                      & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_in_ready)) 
                                     & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_set))) 
                                    | ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__instr_valid_id_q) 
                                       & (~ ((~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__stall_id) 
                                                 | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__retain_id))) 
                                             | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__controller_i__DOT__flush_id)))))));
        tracep->fullBit(oldp+4012,((1U & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q 
                                          & ((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
                                              ? (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err_q) 
                                                  >> 1U) 
                                                 & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err_q)))
                                              : (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__instr_or_pmp_err) 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q)) 
                                                 & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err_q))))))));
        tracep->fullIData(oldp+4013,(((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__exc_pc_mux_id))
                                       ? ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__exc_pc_mux_id))
                                           ? 0x10040808U
                                           : 0x10040800U)
                                       : ((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__exc_pc_mux_id))
                                           ? ((0xffffff00U 
                                               & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q) 
                                              | (0x7cU 
                                                 & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__exc_cause) 
                                                    << 2U)))
                                           : (0xffffff00U 
                                              & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q)))),32);
        tracep->fullBit(oldp+4014,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_req) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__gnt_or_pmp_err)))));
        tracep->fullCData(oldp+4015,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rvalid_or_pmp_err)
                                       ? (1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_pmp_err_n) 
                                                >> 1U))
                                       : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__rdata_pmp_err_n))),2);
        tracep->fullBit(oldp+4016,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_new_req) 
                                     & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_req_q))) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__gnt_or_pmp_err)))));
        tracep->fullIData(oldp+4017,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_set)
                                        ? (0xfffffffeU 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_addr_n)
                                        : (0xfffffffcU 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fetch_addr_q)) 
                                      + (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_new_req) 
                                          & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_req_q))) 
                                         << 2U))),32);
        tracep->fullBit(oldp+4018,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_set) 
                                    | ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_new_req) 
                                       & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_req_q))))));
        tracep->fullIData(oldp+4019,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_set)
                                       ? (0xfffffffeU 
                                          & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_addr_n)
                                       : 0U)),32);
        tracep->fullIData(oldp+4020,((0xfffffffeU & 
                                      ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q 
                                        + ((2U & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two)) 
                                                  << 1U)) 
                                           | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two))) 
                                       << 1U))),32);
        tracep->fullIData(oldp+4021,(((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
                                       ? ((0xffff0000U 
                                           & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__rdata_q[1U] 
                                              << 0x10U)) 
                                          | (0xffffU 
                                             & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__rdata 
                                                >> 0x10U)))
                                       : ((0xffff0000U 
                                           & ((IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_brqifu 
                                                       >> 2U)) 
                                              << 0x10U)) 
                                          | (0xffffU 
                                             & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__rdata 
                                                >> 0x10U))))),32);
        tracep->fullBit(oldp+4022,((1U & ((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
                                           ? ((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err_q) 
                                                >> 1U) 
                                               & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__unaligned_is_compressed))) 
                                              | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err_q))
                                           : (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                               & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err_q)) 
                                              | ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__instr_or_pmp_err) 
                                                 & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q)) 
                                                    | (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__unaligned_is_compressed)))))))));
        tracep->fullBit(oldp+4023,((1U & ((2U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q))
                                           ? (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err_q) 
                                               >> 1U) 
                                              & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err_q)))
                                           : (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__instr_or_pmp_err) 
                                               & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__valid_q)) 
                                              & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__err_q)))))));
        tracep->fullIData(oldp+4024,((0x7fffffffU & 
                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q 
                                       + ((2U & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two)) 
                                                 << 1U)) 
                                          | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two))))),31);
        tracep->fullIData(oldp+4025,((0x7fffffffU & 
                                      ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_set)
                                        ? (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_set)
                                             ? (0xfffffffeU 
                                                & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__fetch_addr_n)
                                             : 0U) 
                                           >> 1U) : 
                                       (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__instr_addr_q 
                                        + ((2U & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two)) 
                                                  << 1U)) 
                                           | (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__fifo_i__DOT__addr_incr_two)))))),31);
        tracep->fullBit(oldp+4026,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__pc_set) 
                                    | ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_in_ready) 
                                       & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__if_stage_i__DOT__gen_ifu_prefetch_buffer__DOT__ifu_prefetch_buffer_i__DOT__valid_raw)))));
        tracep->fullBit(oldp+4027,(0U));
        tracep->fullIData(oldp+4028,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__imm_a_mux_sel)
                                       ? 0U : (0x1fU 
                                               & (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__instr_rdata_id 
                                                  >> 0xfU)))),32);
        tracep->fullIData(oldp+4029,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__div_sel_ex)
                                       ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT____Vcellinp__gen_multdiv_fast__DOT__multdiv_i__imd_val_q_i
                                                 [0U])
                                       : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mac_res_d))),32);
        tracep->fullQData(oldp+4030,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_sel)
                                       ? vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__multdiv_alu_operand_a
                                       : (1ULL | ((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__id_stage_i__DOT__alu_operand_a)) 
                                                  << 1U)))),33);
        tracep->fullBit(oldp+4032,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_sign_a) 
                                     ^ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_sign_b)) 
                                    & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_by_zero_q)))));
        tracep->fullIData(oldp+4033,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_mtvec_init)
                                       ? 0xf1U : (0xf1U 
                                                  | (0xffffff00U 
                                                     & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int)))),32);
        tracep->fullCData(oldp+4034,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_we)
                                       ? (5U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wdata_int)
                                       : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__mcountinhibit_q))),3);
        tracep->fullBit(oldp+4035,(((3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_addr) 
                                           >> 8U)) 
                                    > (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__priv_lvl_q))));
        tracep->fullBit(oldp+4036,(((3U == (3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__csr_addr) 
                                                  >> 0xaU))) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__u_top__DOT__u_core__DOT__cs_registers_i__DOT__csr_wreq))));
        tracep->fullIData(oldp+4037,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_empty)
                                       ? 0U : (IData)(
                                                      (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__storage 
                                                       >> 
                                                       (0x20U 
                                                        & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                           << 5U)))))),32);
        tracep->fullBit(oldp+4038,((1U & ((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                          & (~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__full_wclk))))));
        tracep->fullIData(oldp+4039,((IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__storage 
                                              >> (0x20U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__i_dm_csrs__DOT__i_fifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                                     << 5U))))),32);
        tracep->fullBit(oldp+4040,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT____Vcellinp__dap__trst_ni));
        tracep->fullQData(oldp+4041,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__storage
                                     [(3U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr))]),34);
        tracep->fullBit(oldp+4043,((1U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__shift_ir)
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__jtag_ir_shift_q)
                                           : ((1U == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__jtag_ir_q))
                                               ? vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__idcode_q
                                               : ((0x10U 
                                                   == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__jtag_ir_q))
                                                   ? vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__dtmcs_q
                                                   : 
                                                  ((0x11U 
                                                    == (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__jtag_ir_q))
                                                    ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__dr_q)
                                                    : (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_jtag_tap__DOT__bypass_q))))))));
        tracep->fullCData(oldp+4044,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__full_wclk)
                                       ? 4U : (7U & 
                                               (((1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr) 
                                                     >> 2U)) 
                                                 == 
                                                 (1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_sync) 
                                                     >> 2U)))
                                                 ? 
                                                ((3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr)) 
                                                 - 
                                                 (3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_sync)))
                                                 : 
                                                (((IData)(4U) 
                                                  - 
                                                  (3U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr_sync))) 
                                                 + 
                                                 (3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr))))))),3);
        tracep->fullCData(oldp+4045,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_sync_combi) 
                                       == (4U ^ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr)))
                                       ? 4U : (7U & 
                                               (((1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_sync_combi) 
                                                     >> 2U)) 
                                                 == 
                                                 (1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr) 
                                                     >> 2U)))
                                                 ? 
                                                ((3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_sync_combi)) 
                                                 - 
                                                 (3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr)))
                                                 : 
                                                (((IData)(4U) 
                                                  - 
                                                  (3U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr))) 
                                                 + 
                                                 (3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_sync_combi))))))),3);
        tracep->fullBit(oldp+4046,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_wptr_sync_combi) 
                                    == (4U ^ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__fifo_rptr)))));
        tracep->fullCData(oldp+4047,(((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__full_wclk)
                                       ? 4U : (7U & 
                                               (((1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr) 
                                                     >> 2U)) 
                                                 == 
                                                 (1U 
                                                  & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_sync) 
                                                     >> 2U)))
                                                 ? 
                                                ((3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr)) 
                                                 - 
                                                 (3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_sync)))
                                                 : 
                                                (((IData)(4U) 
                                                  - 
                                                  (3U 
                                                   & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_rptr_sync))) 
                                                 + 
                                                 (3U 
                                                  & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__dap__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__fifo_wptr))))))),3);
        tracep->fullBit(oldp+4048,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                           [1U][2U] 
                                           >> 0x15U) 
                                          & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__xbar_to_dbgrom)))));
        tracep->fullBit(oldp+4049,((((1U == (3U & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                   >> 0xbU))) 
                                     & (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                           >> 0xaU))) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__d_ack))));
        tracep->fullBit(oldp+4050,(((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)) 
                                    & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__d_ack))));
        tracep->fullBit(oldp+4051,(((~ (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)) 
                                    & (((1U == (3U 
                                                & ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                                   >> 0xbU))) 
                                        & (~ ((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                              >> 0xaU))) 
                                       & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__d_ack)))));
        tracep->fullQData(oldp+4052,((((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty) 
                                       & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__rspfifo_wvalid))
                                       ? ((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__rdata_tlword)) 
                                          << 1U) : vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage)),33);
        tracep->fullQData(oldp+4054,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__dv_to_s1n
                                     [0U]),52);
        tracep->fullQData(oldp+4056,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__dv_to_s1n
                                     [1U]),52);
        tracep->fullQData(oldp+4058,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_i
                                     [0U]),52);
        tracep->fullQData(oldp+4060,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_i
                                     [1U]),52);
        tracep->fullQData(oldp+4062,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT__tl_u_i
                                     [2U]),52);
        tracep->fullQData(oldp+4064,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_1__DOT____Vcellout__err_resp__tl_h_o),52);
        tracep->fullQData(oldp+4066,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_2__DOT____Vcellout__err_resp__tl_h_o),52);
        tracep->fullQData(oldp+4068,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__host_3__DOT____Vcellout__err_resp__tl_h_o),52);
        tracep->fullIData(oldp+4070,((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__rdata_o 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rmask)),32);
        tracep->fullQData(oldp+4071,((0x1ffffffffULL 
                                      & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty) 
                                          & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rspfifo_wvalid))
                                          ? ((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__rdata_tlword)) 
                                             << 1U)
                                          : ((0x83U 
                                              >= (0xffU 
                                                  & ((IData)(0x21U) 
                                                     * 
                                                     (3U 
                                                      & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                              ? (((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x21U) 
                                                       * 
                                                       (3U 
                                                        & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                                   ? 0ULL
                                                   : 
                                                  ((QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                   ((IData)(2U) 
                                                                    + 
                                                                    (7U 
                                                                     & (((IData)(0x21U) 
                                                                         * 
                                                                         (3U 
                                                                          & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                        >> 5U)))])) 
                                                   << 
                                                   ((IData)(0x40U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x21U) 
                                                        * 
                                                        (3U 
                                                         & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                                 | (((QData)((IData)(
                                                                     vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                     ((IData)(1U) 
                                                                      + 
                                                                      (7U 
                                                                       & (((IData)(0x21U) 
                                                                           * 
                                                                           (3U 
                                                                            & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                          >> 5U)))])) 
                                                     << 
                                                     ((0U 
                                                       == 
                                                       (0x1fU 
                                                        & ((IData)(0x21U) 
                                                           * 
                                                           (3U 
                                                            & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                                       ? 0x20U
                                                       : 
                                                      ((IData)(0x20U) 
                                                       - 
                                                       (0x1fU 
                                                        & ((IData)(0x21U) 
                                                           * 
                                                           (3U 
                                                            & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                                    | ((QData)((IData)(
                                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                       (7U 
                                                                        & (((IData)(0x21U) 
                                                                            * 
                                                                            (3U 
                                                                             & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                           >> 5U))])) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(0x21U) 
                                                           * 
                                                           (3U 
                                                            & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))))
                                              : 0ULL)))),33);
        tracep->fullIData(oldp+4073,(vlTOPp->gpio_i),32);
        tracep->fullIData(oldp+4074,((((~ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_q) 
                                       & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_d) 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[4U])),32);
        tracep->fullIData(oldp+4075,(((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_q 
                                       & (~ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_d)) 
                                      & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[3U])),32);
        tracep->fullIData(oldp+4076,(((((((~ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_q) 
                                          & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_d) 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[4U]) 
                                        | ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_q 
                                            & (~ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_d)) 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[3U])) 
                                       | ((~ vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_d) 
                                          & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[1U])) 
                                      | (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__data_in_d 
                                         & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[2U]))),32);
        tracep->fullBit(oldp+4077,((1U & vlTOPp->gpio_i)));
        tracep->fullBit(oldp+4078,((1U & ((1U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__0__KET____DOT__filter__DOT__stored_value_q)
                                           : vlTOPp->gpio_i))));
        tracep->fullBit(oldp+4079,((1U & (vlTOPp->gpio_i 
                                          >> 1U))));
        tracep->fullBit(oldp+4080,((1U & ((2U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__1__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 1U)))));
        tracep->fullBit(oldp+4081,((1U & (vlTOPp->gpio_i 
                                          >> 2U))));
        tracep->fullBit(oldp+4082,((1U & ((4U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__2__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 2U)))));
        tracep->fullBit(oldp+4083,((1U & (vlTOPp->gpio_i 
                                          >> 3U))));
        tracep->fullBit(oldp+4084,((1U & ((8U & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__3__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 3U)))));
        tracep->fullBit(oldp+4085,((1U & (vlTOPp->gpio_i 
                                          >> 4U))));
        tracep->fullBit(oldp+4086,((1U & ((0x10U & 
                                           vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__4__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 4U)))));
        tracep->fullBit(oldp+4087,((1U & (vlTOPp->gpio_i 
                                          >> 5U))));
        tracep->fullBit(oldp+4088,((1U & ((0x20U & 
                                           vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__5__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 5U)))));
        tracep->fullBit(oldp+4089,((1U & (vlTOPp->gpio_i 
                                          >> 6U))));
        tracep->fullBit(oldp+4090,((1U & ((0x40U & 
                                           vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__6__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 6U)))));
        tracep->fullBit(oldp+4091,((1U & (vlTOPp->gpio_i 
                                          >> 7U))));
        tracep->fullBit(oldp+4092,((1U & ((0x80U & 
                                           vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__7__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 7U)))));
        tracep->fullBit(oldp+4093,((1U & (vlTOPp->gpio_i 
                                          >> 8U))));
        tracep->fullBit(oldp+4094,((1U & ((0x100U & 
                                           vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__8__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 8U)))));
        tracep->fullBit(oldp+4095,((1U & (vlTOPp->gpio_i 
                                          >> 9U))));
        tracep->fullBit(oldp+4096,((1U & ((0x200U & 
                                           vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__9__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 9U)))));
        tracep->fullBit(oldp+4097,((1U & (vlTOPp->gpio_i 
                                          >> 0xaU))));
        tracep->fullBit(oldp+4098,((1U & ((0x400U & 
                                           vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__10__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0xaU)))));
        tracep->fullBit(oldp+4099,((1U & (vlTOPp->gpio_i 
                                          >> 0xbU))));
        tracep->fullBit(oldp+4100,((1U & ((0x800U & 
                                           vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__11__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0xbU)))));
        tracep->fullBit(oldp+4101,((1U & (vlTOPp->gpio_i 
                                          >> 0xcU))));
        tracep->fullBit(oldp+4102,((1U & ((0x1000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__12__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0xcU)))));
        tracep->fullBit(oldp+4103,((1U & (vlTOPp->gpio_i 
                                          >> 0xdU))));
        tracep->fullBit(oldp+4104,((1U & ((0x2000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__13__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0xdU)))));
        tracep->fullBit(oldp+4105,((1U & (vlTOPp->gpio_i 
                                          >> 0xeU))));
        tracep->fullBit(oldp+4106,((1U & ((0x4000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__14__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0xeU)))));
        tracep->fullBit(oldp+4107,((1U & (vlTOPp->gpio_i 
                                          >> 0xfU))));
        tracep->fullBit(oldp+4108,((1U & ((0x8000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__15__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0xfU)))));
        tracep->fullBit(oldp+4109,((1U & (vlTOPp->gpio_i 
                                          >> 0x10U))));
        tracep->fullBit(oldp+4110,((1U & ((0x10000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__16__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x10U)))));
        tracep->fullBit(oldp+4111,((1U & (vlTOPp->gpio_i 
                                          >> 0x11U))));
        tracep->fullBit(oldp+4112,((1U & ((0x20000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__17__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x11U)))));
        tracep->fullBit(oldp+4113,((1U & (vlTOPp->gpio_i 
                                          >> 0x12U))));
        tracep->fullBit(oldp+4114,((1U & ((0x40000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__18__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x12U)))));
        tracep->fullBit(oldp+4115,((1U & (vlTOPp->gpio_i 
                                          >> 0x13U))));
        tracep->fullBit(oldp+4116,((1U & ((0x80000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__19__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x13U)))));
        tracep->fullBit(oldp+4117,((1U & (vlTOPp->gpio_i 
                                          >> 0x14U))));
        tracep->fullBit(oldp+4118,((1U & ((0x100000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__20__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x14U)))));
        tracep->fullBit(oldp+4119,((1U & (vlTOPp->gpio_i 
                                          >> 0x15U))));
        tracep->fullBit(oldp+4120,((1U & ((0x200000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__21__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x15U)))));
        tracep->fullBit(oldp+4121,((1U & (vlTOPp->gpio_i 
                                          >> 0x16U))));
        tracep->fullBit(oldp+4122,((1U & ((0x400000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__22__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x16U)))));
        tracep->fullBit(oldp+4123,((1U & (vlTOPp->gpio_i 
                                          >> 0x17U))));
        tracep->fullBit(oldp+4124,((1U & ((0x800000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__23__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x17U)))));
        tracep->fullBit(oldp+4125,((1U & (vlTOPp->gpio_i 
                                          >> 0x18U))));
        tracep->fullBit(oldp+4126,((1U & ((0x1000000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__24__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x18U)))));
        tracep->fullBit(oldp+4127,((1U & (vlTOPp->gpio_i 
                                          >> 0x19U))));
        tracep->fullBit(oldp+4128,((1U & ((0x2000000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__25__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x19U)))));
        tracep->fullBit(oldp+4129,((1U & (vlTOPp->gpio_i 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+4130,((1U & ((0x4000000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__26__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x1aU)))));
        tracep->fullBit(oldp+4131,((1U & (vlTOPp->gpio_i 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+4132,((1U & ((0x8000000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__27__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x1bU)))));
        tracep->fullBit(oldp+4133,((1U & (vlTOPp->gpio_i 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+4134,((1U & ((0x10000000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__28__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x1cU)))));
        tracep->fullBit(oldp+4135,((1U & (vlTOPp->gpio_i 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+4136,((1U & ((0x20000000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__29__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x1dU)))));
        tracep->fullBit(oldp+4137,((1U & (vlTOPp->gpio_i 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+4138,((1U & ((0x40000000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__30__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x1eU)))));
        tracep->fullBit(oldp+4139,((1U & (vlTOPp->gpio_i 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+4140,((1U & ((0x80000000U 
                                           & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__reg2hw[0U])
                                           ? (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__GPIO__DOT__gen_filter__BRA__31__KET____DOT__filter__DOT__stored_value_q)
                                           : (vlTOPp->gpio_i 
                                              >> 0x1fU)))));
        tracep->fullBit(oldp+4141,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_Rx_Data_R));
        tracep->fullBit(oldp+4142,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__programmer__DOT__r_Rx_Data));
        tracep->fullIData(oldp+4143,(((IData)(vlTOPp->reset_ni)
                                       ? vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__tlul_data
                                       : 0U)),32);
        tracep->fullBit(oldp+4144,((1U & ((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__s1n_to_dv
                                           [0U][2U] 
                                           >> 0x15U) 
                                          & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm_to_xbar)))));
        tracep->fullIData(oldp+4145,((((IData)(vlTOPp->reset_ni)
                                        ? vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__tlul_data
                                        : 0U) & vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__rmask)),32);
        tracep->fullQData(oldp+4146,((0x1ffffffffULL 
                                      & (((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty) 
                                          & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__rspfifo_wvalid))
                                          ? ((QData)((IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__rdata_tlword)) 
                                             << 1U)
                                          : ((0x41U 
                                              >= (0x7fU 
                                                  & ((IData)(0x21U) 
                                                     * 
                                                     (1U 
                                                      & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                              ? (((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(0x21U) 
                                                       * 
                                                       (1U 
                                                        & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                                   ? 0ULL
                                                   : 
                                                  ((QData)((IData)(
                                                                   vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                   ((IData)(2U) 
                                                                    + 
                                                                    (3U 
                                                                     & (((IData)(0x21U) 
                                                                         * 
                                                                         (1U 
                                                                          & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                        >> 5U)))])) 
                                                   << 
                                                   ((IData)(0x40U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(0x21U) 
                                                        * 
                                                        (1U 
                                                         & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                                 | (((QData)((IData)(
                                                                     vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                     ((IData)(1U) 
                                                                      + 
                                                                      (3U 
                                                                       & (((IData)(0x21U) 
                                                                           * 
                                                                           (1U 
                                                                            & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                          >> 5U)))])) 
                                                     << 
                                                     ((0U 
                                                       == 
                                                       (0x1fU 
                                                        & ((IData)(0x21U) 
                                                           * 
                                                           (1U 
                                                            & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                                       ? 0x20U
                                                       : 
                                                      ((IData)(0x20U) 
                                                       - 
                                                       (0x1fU 
                                                        & ((IData)(0x21U) 
                                                           * 
                                                           (1U 
                                                            & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                                    | ((QData)((IData)(
                                                                       vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                       (3U 
                                                                        & (((IData)(0x21U) 
                                                                            * 
                                                                            (1U 
                                                                             & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                           >> 5U))])) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(0x21U) 
                                                           * 
                                                           (1U 
                                                            & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))))
                                              : 0ULL)))),33);
        tracep->fullIData(oldp+4148,(0x4f5484dU),32);
        tracep->fullBit(oldp+4149,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__uart_rx_i));
        tracep->fullIData(oldp+4150,(0x10040800U),32);
        tracep->fullIData(oldp+4151,(0x10040808U),32);
        tracep->fullBit(oldp+4152,(1U));
        tracep->fullIData(oldp+4153,(0U),32);
        tracep->fullBit(oldp+4154,(0U));
        tracep->fullSData(oldp+4155,(0U),15);
        tracep->fullBit(oldp+4156,(0U));
        tracep->fullIData(oldp+4157,(0U),32);
        tracep->fullIData(oldp+4158,(4U),32);
        tracep->fullIData(oldp+4159,(0x28U),32);
        tracep->fullIData(oldp+4160,(2U),32);
        tracep->fullIData(oldp+4161,(0U),32);
        tracep->fullIData(oldp+4162,(0U),32);
        tracep->fullIData(oldp+4163,(1U),32);
        tracep->fullIData(oldp+4164,(2U),32);
        tracep->fullIData(oldp+4165,(0x20U),32);
        tracep->fullCData(oldp+4166,(2U),2);
        tracep->fullIData(oldp+4167,(0U),32);
        tracep->fullCData(oldp+4168,(0U),8);
        tracep->fullIData(oldp+4169,(3U),32);
        tracep->fullIData(oldp+4170,(2U),32);
        tracep->fullIData(oldp+4171,(0U),32);
        tracep->fullCData(oldp+4172,(2U),2);
        tracep->fullCData(oldp+4173,(0U),3);
        tracep->fullIData(oldp+4174,(2U),32);
        tracep->fullIData(oldp+4175,(0U),32);
        tracep->fullIData(oldp+4176,(2U),32);
        tracep->fullIData(oldp+4177,(0U),32);
        tracep->fullCData(oldp+4178,(0U),2);
        tracep->fullIData(oldp+4179,(0U),32);
        tracep->fullCData(oldp+4180,(0U),6);
        tracep->fullIData(oldp+4181,(2U),32);
        tracep->fullIData(oldp+4182,(2U),32);
        tracep->fullIData(oldp+4183,(0x40101104U),32);
        tracep->fullCData(oldp+4184,(0x10U),6);
        tracep->fullIData(oldp+4185,(0x40000003U),32);
        tracep->fullCData(oldp+4186,(4U),3);
        tracep->fullIData(oldp+4187,(0x20U),32);
        tracep->fullIData(oldp+4188,(6U),32);
        tracep->fullCData(oldp+4189,(0x10U),6);
        tracep->fullIData(oldp+4190,(0U),32);
        tracep->fullIData(oldp+4191,(0x12U),32);
        tracep->fullIData(oldp+4192,(0U),18);
        tracep->fullCData(oldp+4193,(0U),6);
        tracep->fullIData(oldp+4194,(1U),32);
        tracep->fullIData(oldp+4195,(0x40000003U),32);
        tracep->fullCData(oldp+4196,(4U),3);
        tracep->fullIData(oldp+4197,(0x40U),32);
        tracep->fullIData(oldp+4198,(5U),32);
        tracep->fullCData(oldp+4199,(0xfU),4);
        tracep->fullIData(oldp+4200,(2U),32);
        tracep->fullIData(oldp+4201,(1U),32);
        tracep->fullIData(oldp+4202,(0x20U),32);
        tracep->fullBit(oldp+4203,(1U));
        tracep->fullIData(oldp+4204,(0x212380U),32);
        tracep->fullIData(oldp+4205,(0x1eU),32);
        tracep->fullIData(oldp+4206,(0x212380U),32);
        tracep->fullCData(oldp+4207,(5U),8);
        tracep->fullCData(oldp+4208,(0x27U),8);
        tracep->fullBit(oldp+4209,(1U));
        tracep->fullIData(oldp+4210,(0xcU),32);
        tracep->fullCData(oldp+4211,(0xaU),5);
        tracep->fullSData(oldp+4212,(0x380U),12);
        tracep->fullSData(oldp+4213,(0x387U),12);
        tracep->fullSData(oldp+4214,(0x360U),12);
        tracep->fullSData(oldp+4215,(0x37fU),12);
        tracep->fullSData(oldp+4216,(0x338U),12);
        tracep->fullSData(oldp+4217,(0x35fU),12);
        tracep->fullSData(oldp+4218,(0x300U),12);
        tracep->fullSData(oldp+4219,(0x400U),12);
        tracep->fullSData(oldp+4220,(0x7ffU),12);
        tracep->fullSData(oldp+4221,(0x100U),12);
        tracep->fullSData(oldp+4222,(0x104U),12);
        tracep->fullSData(oldp+4223,(0x108U),12);
        tracep->fullSData(oldp+4224,(0x10cU),12);
        tracep->fullIData(oldp+4225,(0x13U),32);
        __Vtemp1271[0U] = 0xc0006fU;
        __Vtemp1271[1U] = 0x7c0006fU;
        __Vtemp1271[2U] = 0x4c0006fU;
        __Vtemp1271[3U] = 0xff0000fU;
        __Vtemp1271[4U] = 0x7b241073U;
        __Vtemp1271[5U] = 0x7b351073U;
        __Vtemp1271[6U] = 0x517U;
        __Vtemp1271[7U] = 0xc55513U;
        __Vtemp1271[8U] = 0xc51513U;
        __Vtemp1271[9U] = 0xf1402473U;
        __Vtemp1271[0xaU] = 0x10852023U;
        __Vtemp1271[0xbU] = 0xa40433U;
        __Vtemp1271[0xcU] = 0x40044403U;
        __Vtemp1271[0xdU] = 0x147413U;
        __Vtemp1271[0xeU] = 0x2041c63U;
        __Vtemp1271[0xfU] = 0xf1402473U;
        __Vtemp1271[0x10U] = 0xa40433U;
        __Vtemp1271[0x11U] = 0x40044403U;
        __Vtemp1271[0x12U] = 0x247413U;
        __Vtemp1271[0x13U] = 0xfa041ce3U;
        __Vtemp1271[0x14U] = 0xfd5ff06fU;
        __Vtemp1271[0x15U] = 0x517U;
        __Vtemp1271[0x16U] = 0xc55513U;
        __Vtemp1271[0x17U] = 0xc51513U;
        __Vtemp1271[0x18U] = 0x10052623U;
        __Vtemp1271[0x19U] = 0x7b302573U;
        __Vtemp1271[0x1aU] = 0x7b202473U;
        __Vtemp1271[0x1bU] = 0x100073U;
        __Vtemp1271[0x1cU] = 0x10052223U;
        __Vtemp1271[0x1dU] = 0x7b302573U;
        __Vtemp1271[0x1eU] = 0x7b202473U;
        __Vtemp1271[0x1fU] = 0xa85ff06fU;
        __Vtemp1271[0x20U] = 0xf1402473U;
        __Vtemp1271[0x21U] = 0x10852423U;
        __Vtemp1271[0x22U] = 0x7b302573U;
        __Vtemp1271[0x23U] = 0x7b202473U;
        __Vtemp1271[0x24U] = 0x7b200073U;
        __Vtemp1271[0x25U] = 0U;
        tracep->fullWData(oldp+4226,(__Vtemp1271),1216);
        tracep->fullIData(oldp+4264,(0x29U),32);
        tracep->fullCData(oldp+4265,(3U),2);
        tracep->fullIData(oldp+4266,(3U),32);
        tracep->fullCData(oldp+4267,(0U),3);
        tracep->fullIData(oldp+4268,(0x22U),32);
        tracep->fullIData(oldp+4269,(0x1eU),32);
        tracep->fullIData(oldp+4270,(4U),32);
        tracep->fullIData(oldp+4271,(5U),32);
        tracep->fullIData(oldp+4272,(0xdU),32);
        tracep->fullIData(oldp+4273,(0x21U),32);
        tracep->fullIData(oldp+4274,(4U),32);
        tracep->fullIData(oldp+4275,(8U),32);
        tracep->fullIData(oldp+4276,(0xdU),32);
        tracep->fullIData(oldp+4277,(0x21U),32);
        tracep->fullQData(oldp+4278,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_flash_ctrl_i),52);
        tracep->fullQData(oldp+4280,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer0_i),52);
        tracep->fullQData(oldp+4282,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer1_i),52);
        tracep->fullQData(oldp+4284,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer2_i),52);
        tracep->fullQData(oldp+4286,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer3_i),52);
        tracep->fullQData(oldp+4288,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer4_i),52);
        tracep->fullQData(oldp+4290,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_plic_i),52);
        tracep->fullBit(oldp+4292,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__scanmode_i));
        tracep->fullCData(oldp+4293,(3U),2);
        tracep->fullCData(oldp+4294,(0U),4);
        tracep->fullCData(oldp+4295,(0U),8);
        tracep->fullIData(oldp+4296,(0x10000U),32);
        tracep->fullIData(oldp+4297,(0x11U),32);
        tracep->fullIData(oldp+4298,(2U),32);
        tracep->fullIData(oldp+4299,(0x56U),32);
        tracep->fullIData(oldp+4300,(0x33U),32);
        tracep->fullIData(oldp+4301,(9U),32);
        tracep->fullSData(oldp+4302,(0x1ffU),9);
        tracep->fullQData(oldp+4303,(0ULL),36);
        tracep->fullIData(oldp+4305,(9U),32);
        tracep->fullIData(oldp+4306,(0x58U),32);
        tracep->fullIData(oldp+4307,(0xcU),32);
        tracep->fullQData(oldp+4308,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_uart0_i),52);
        tracep->fullQData(oldp+4310,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_uart1_i),52);
        tracep->fullQData(oldp+4312,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_spi0_i),52);
        tracep->fullQData(oldp+4314,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_spi1_i),52);
        tracep->fullQData(oldp+4316,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_spi2_i),52);
        tracep->fullQData(oldp+4318,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_pwm_i),52);
        tracep->fullQData(oldp+4320,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_i2c0_i),52);
        tracep->fullQData(oldp+4322,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_i2c1_i),52);
        tracep->fullQData(oldp+4324,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_can0_i),52);
        tracep->fullQData(oldp+4326,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_can1_i),52);
        tracep->fullQData(oldp+4328,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_adc_i),52);
        tracep->fullQData(oldp+4330,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__tl_qspi_i),52);
        tracep->fullBit(oldp+4332,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__periph_switch__DOT__scanmode_i));
        tracep->fullSData(oldp+4333,(0x1fffU),13);
        tracep->fullQData(oldp+4334,(0ULL),52);
        tracep->fullIData(oldp+4336,(0xdU),32);
        tracep->fullIData(oldp+4337,(6U),32);
        tracep->fullIData(oldp+4338,(0x573143U),24);
        tracep->fullSData(oldp+4339,(0x5257U),16);
        tracep->fullSData(oldp+4340,(0x524fU),16);
        tracep->fullIData(oldp+4341,(0x10U),32);
        tracep->fullCData(oldp+4342,(1U),2);
        tracep->fullCData(oldp+4343,(2U),2);
        tracep->fullSData(oldp+4344,(0x57U),16);
        tracep->fullCData(oldp+4345,(1U),3);
        tracep->fullCData(oldp+4346,(2U),3);
        tracep->fullCData(oldp+4347,(3U),3);
        tracep->fullCData(oldp+4348,(4U),3);
        tracep->fullIData(oldp+4349,(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__iccm__DOT__wdata),32);
        tracep->fullCData(oldp+4350,(0U),4);
        tracep->fullIData(oldp+4351,(0xaf35U),32);
        tracep->fullCData(oldp+4352,(0U),4);
        tracep->fullCData(oldp+4353,(0U),2);
        tracep->fullCData(oldp+4354,(2U),4);
        tracep->fullCData(oldp+4355,(8U),5);
        tracep->fullQData(oldp+4356,(0x800ULL),64);
        tracep->fullQData(oldp+4358,(0x804ULL),64);
        tracep->fullQData(oldp+4360,(0x808ULL),64);
        tracep->fullIData(oldp+4362,(0x40060000U),32);
        tracep->fullIData(oldp+4363,(0x40070000U),32);
        tracep->fullIData(oldp+4364,(0x40080000U),32);
        tracep->fullIData(oldp+4365,(0x40090000U),32);
        tracep->fullIData(oldp+4366,(0x400a0000U),32);
        tracep->fullIData(oldp+4367,(0x400b0000U),32);
        tracep->fullIData(oldp+4368,(0x400c0000U),32);
        tracep->fullIData(oldp+4369,(0x400d0000U),32);
        tracep->fullIData(oldp+4370,(0x400e0000U),32);
        tracep->fullIData(oldp+4371,(0x400f0000U),32);
        tracep->fullIData(oldp+4372,(0x40100000U),32);
        tracep->fullIData(oldp+4373,(0x40200000U),32);
        tracep->fullIData(oldp+4374,(0x40300000U),32);
        tracep->fullIData(oldp+4375,(0xffffU),32);
        tracep->fullIData(oldp+4376,(0xfffU),32);
        tracep->fullIData(oldp+4377,(0x10040000U),32);
        tracep->fullIData(oldp+4378,(0x10000000U),32);
        tracep->fullIData(oldp+4379,(0x10080000U),32);
        tracep->fullIData(oldp+4380,(0x40000000U),32);
        tracep->fullIData(oldp+4381,(0x40010000U),32);
        tracep->fullIData(oldp+4382,(0x40020000U),32);
        tracep->fullIData(oldp+4383,(0x40030000U),32);
        tracep->fullIData(oldp+4384,(0x40040000U),32);
        tracep->fullIData(oldp+4385,(0x40050000U),32);
        tracep->fullIData(oldp+4386,(0xbU),32);
        tracep->fullIData(oldp+4387,(8U),32);
        tracep->fullBit(oldp+4388,(0U));
        tracep->fullIData(oldp+4389,(0x55U),32);
        tracep->fullBit(oldp+4390,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_flash_ctrl_i))));
        tracep->fullBit(oldp+4391,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_flash_ctrl_i 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+4392,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_flash_ctrl_i 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_flash_ctrl_i 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_flash_ctrl_i 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_flash_ctrl_i 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+4394,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer0_i))));
        tracep->fullBit(oldp+4395,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer0_i 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+4396,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer0_i 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer0_i 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer0_i 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer0_i 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+4398,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer1_i))));
        tracep->fullBit(oldp+4399,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer1_i 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+4400,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer1_i 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer1_i 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer1_i 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer1_i 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+4402,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer2_i))));
        tracep->fullBit(oldp+4403,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer2_i 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+4404,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer2_i 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer2_i 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer2_i 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer2_i 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+4406,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer3_i))));
        tracep->fullBit(oldp+4407,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer3_i 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+4408,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer3_i 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer3_i 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer3_i 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer3_i 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+4410,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer4_i))));
        tracep->fullBit(oldp+4411,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer4_i 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+4412,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer4_i 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer4_i 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer4_i 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_timer4_i 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+4414,((1U & (IData)(vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_plic_i))));
        tracep->fullBit(oldp+4415,((1U & (IData)((vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_plic_i 
                                                  >> 0x33U)))));
        tracep->fullQData(oldp+4416,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_plic_i 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_plic_i 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_plic_i 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlTOPp->Azadi_top_verilator__DOT__top_verilator__DOT__main_swith__DOT__tl_plic_i 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullCData(oldp+4418,(4U),6);
        tracep->fullCData(oldp+4419,(8U),6);
        tracep->fullCData(oldp+4420,(0xcU),6);
        tracep->fullCData(oldp+4421,(0x10U),6);
        tracep->fullCData(oldp+4422,(0x14U),6);
        tracep->fullCData(oldp+4423,(0x18U),6);
        tracep->fullCData(oldp+4424,(0x1cU),6);
        tracep->fullCData(oldp+4425,(0x20U),6);
        tracep->fullCData(oldp+4426,(0x24U),6);
        tracep->fullCData(oldp+4427,(0x28U),6);
        tracep->fullCData(oldp+4428,(0x2cU),6);
        tracep->fullCData(oldp+4429,(0x30U),6);
        tracep->fullCData(oldp+4430,(0x34U),6);
        tracep->fullCData(oldp+4431,(0x38U),6);
        tracep->fullSData(oldp+4432,(0x3a0U),12);
        tracep->fullSData(oldp+4433,(0x3b0U),12);
        tracep->fullIData(oldp+4434,(7U),32);
        tracep->fullIData(oldp+4435,(0xbU),32);
        tracep->fullIData(oldp+4436,(0x11U),32);
        tracep->fullIData(oldp+4437,(0x15U),32);
        tracep->fullIData(oldp+4438,(0x505043U),24);
        __Vtemp1272[0U] = 1U;
        __Vtemp1272[1U] = 0U;
        __Vtemp1272[2U] = 0U;
        tracep->fullWData(oldp+4439,(__Vtemp1272),86);
        tracep->fullQData(oldp+4442,(1ULL),52);
    }
}
