
---------- Begin Simulation Statistics ----------
final_tick                               6944234526800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 402626                       # Simulator instruction rate (inst/s)
host_mem_usage                               17071972                       # Number of bytes of host memory used
host_op_rate                                   402619                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.48                       # Real time elapsed on the host
host_tick_rate                               97772917                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000025                       # Number of instructions simulated
sim_ops                                       1000025                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000243                       # Number of seconds simulated
sim_ticks                                   242849600                       # Number of ticks simulated
system.cpu.Branches                                 5                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  12                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            5                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        17     68.00%     68.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     68.00% # Class of executed instruction
system.cpu.op_class::MemRead                        4     16.00%     84.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       4     16.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2219                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12649                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            527328                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           527370                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.607099                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.607099                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts           16                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           175792                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.015922                       # Inst execution rate
system.switch_cpus.iew.exec_refs               520381                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             174291                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           13694                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        175877                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       176159                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1055759                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        346090                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          954                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1223864                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            342                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           16                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1543408                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1049457                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.448179                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            691723                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.728642                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1052865                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1572420                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          702825                       # number of integer regfile writes
system.switch_cpus.ipc                       1.647178                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.647178                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        703502     57.44%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       346400     28.28%     85.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       174921     14.28%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1224823                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              792407                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.646956                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          335300     42.31%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     42.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         322620     40.71%     83.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        134487     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2017230                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3849465                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1049457                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1111372                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1055759                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1224823                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        55613                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          499                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        16509                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       606918                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.018103                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.621097                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       209417     34.50%     34.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        21402      3.53%     38.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        67304     11.09%     49.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       166367     27.41%     76.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       142428     23.47%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       606918                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.017501                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       175877                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       176159                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         1753644                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   607099                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                       3                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        10164                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        20590                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       258729                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           258735                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            6                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       258729                       # number of overall hits
system.cpu.dcache.overall_hits::total          258735                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        83333                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          83335                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        83333                       # number of overall misses
system.cpu.dcache.overall_misses::total         83335                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1654788398                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1654788398                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1654788398                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1654788398                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       342062                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       342070                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       342062                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       342070                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.250000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.243620                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243620                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.250000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.243620                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243620                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19857.540206                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19857.063635                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19857.540206                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19857.063635                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       405999                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           10409                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    39.004611                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        10164                       # number of writebacks
system.cpu.dcache.writebacks::total             10164                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        72914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        72914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        72914                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        72914                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        10419                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10419                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        10419                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10419                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    204582400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    204582400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    204582400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    204582400                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.030459                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030459                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.030459                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030459                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 19635.512045                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19635.512045                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 19635.512045                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19635.512045                       # average overall mshr miss latency
system.cpu.dcache.replacements                  10164                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       175381                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          175384                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data           16                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            17                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data      1026000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1026000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       175397                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       175401                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.250000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000091                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000097                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data        64125                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60352.941176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data            2                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data       174400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       174400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data        87200                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        87200                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            3                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        83348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          83351                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        83317                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        83318                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1653762398                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1653762398                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       166665                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       166669                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.250000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.499907                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.499901                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19849.039188                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19848.800955                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        72900                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        72900                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10417                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10417                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    204408000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    204408000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.062503                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062501                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 19622.540079                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19622.540079                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.107212                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               91488                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10164                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.001181                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      6943991678000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.021524                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   252.085688                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.003990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.984710                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988700                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2746980                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2746980                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           24                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst           37                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total               61                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           24                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst           37                       # number of overall hits
system.cpu.icache.overall_hits::total              61                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           17                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             18                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           17                       # number of overall misses
system.cpu.icache.overall_misses::total            18                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       856800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       856800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       856800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       856800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst           54                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total           79                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst           54                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total           79                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.040000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.314815                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.227848                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.040000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.314815                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.227848                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        50400                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        47600                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        50400                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        47600                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          132                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          110                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          132                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          110                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       274800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       274800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       274800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       274800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.074074                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050633                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.074074                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050633                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        68700                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        68700                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        68700                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        68700                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           24                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst           37                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total              61                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           17                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            18                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       856800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       856800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst           54                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total           79                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.040000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.314815                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.227848                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        50400                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        47600                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       274800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       274800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.074074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050633                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        68700                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        68700                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             4.996730                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      6943991677600                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.999998                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.996732                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.001953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.007806                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.009759                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.009766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses               637                       # Number of tag accesses
system.cpu.icache.tags.data_accesses              637                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 6943991687200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    242839600                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data         5839                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5839                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         5839                       # number of overall hits
system.l2.overall_hits::total                    5839                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst            4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         4580                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4587                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst            4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         4580                       # number of overall misses
system.l2.overall_misses::total                  4587                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       271600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    135876000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        136147600                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       271600                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    135876000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       136147600                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        10419                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10426                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        10419                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10426                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.439582                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.439958                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.439582                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.439958                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        67900                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 29667.248908                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 29681.185960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        67900                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 29667.248908                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 29681.185960                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      5839                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                2218                       # number of writebacks
system.l2.writebacks::total                      2218                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data         4249                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4249                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data         4249                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4249                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          331                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               335                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        10092                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          331                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10427                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       251800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     38440600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     38692400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    833896013                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       251800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     38440600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    872588413                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.031769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.032131                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.031769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.000096                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        62950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 116134.743202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 115499.701493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82629.410721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        62950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 116134.743202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83685.471660                       # average overall mshr miss latency
system.l2.replacements                           2219                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        10162                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            10162                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        10162                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        10162                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        10092                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          10092                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    833896013                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    833896013                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82629.410721                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82629.410721                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         5839                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5839                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         4578                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4579                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    135704000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     135704000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        10417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10418                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.439474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.439528                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 29642.638707                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 29636.165102                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data         4249                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             4249                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     38278400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     38278400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.031583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.031580                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 116347.720365                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116347.720365                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       271600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       271600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        67900                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        54320                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       251800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       251800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        62950                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        62950                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data       172000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       172000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total             3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data        86000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 57333.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data       162200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       162200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data        81100                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        81100                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   38390                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               38400                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  3260                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5287.568763                       # Cycle average of tags in use
system.l2.tags.total_refs                       14793                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8058                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.835815                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              6943992022000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3163.947989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2123.620774                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.386224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.259231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.645455                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          3352                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          4712                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1         1148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         2085                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3200                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.409180                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.575195                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    345562                       # Number of tag accesses
system.l2.tags.data_accesses                   345562                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      4436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     20184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000020202084                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          275                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          275                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               30883                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4135                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10427                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2218                       # Number of write requests accepted
system.mem_ctrls.readBursts                     20854                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4436                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       6.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.83                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 20854                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4436                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      75.760000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.084501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    989.682918                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          274     99.64%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           275                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.032727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.027992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.438584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              273     99.27%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      0.36%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           275                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1334656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               283904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   5495.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1169.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     242795202                       # Total gap between requests
system.mem_ctrls.avgGap                      19200.89                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1291648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst          512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data        42368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       282176                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 5318715781.290148735046                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 2108300.775459378958                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 174461889.169263601303                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1161937264.875050306320                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        20184                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst            8                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data          662                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         4436                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    957920614                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       202104                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data     47601044                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks   2268133630                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     47459.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     25263.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     71904.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks    511301.54                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1291392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data        42368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1334656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       283904                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       283904                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        10089                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data          331                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          10427                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2218                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2218                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       527075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1054150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher   5317661631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      2108301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    174461889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       5495813046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       527075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      2108301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2635376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1169052780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1169052780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1169052780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       527075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1054150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   5317661631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      2108301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    174461889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      6664865826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                20852                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                4409                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          251                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          246                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          254                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          262                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          290                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               654534378                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              78236704                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1005723762                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                31389.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           48231.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               19438                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3058                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            93.22                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           69.36                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2760                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   585.553623                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   414.374983                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   403.159106                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           53      1.92%      1.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          731     26.49%     28.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          424     15.36%     43.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          172      6.23%     50.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           63      2.28%     52.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           55      1.99%     54.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           18      0.65%     54.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          108      3.91%     58.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1136     41.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2760                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1334528                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             282176                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             5495.285971                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1161.937265                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   39.03                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               32.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               6.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    14570756.928000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    7176375.360000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   68832691.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  10943668.512000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 19982866.848000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 89818107.456000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 32273664.696000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     243598131                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1003.082282                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     67546700                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      8060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    167232900                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    14549685.696000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    7176375.360000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   69163617.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  11488053.696000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 19982866.848000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 91947742.656000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 30481169.208000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  244789511.064000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower  1007.988117                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     63712986                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      8060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    171066614                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10095                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2218                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq               330                       # Transaction distribution
system.membus.trans_dist::ReadExResp              330                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          10100                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        23074                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  23074                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1618304                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1618304                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10430                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10430    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10430                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            35451928                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           95788162                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             39.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          179817                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       179792                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect           18                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       179758                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          179755                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.998331                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts        55494                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts           16                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       592882                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.686676                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.950134                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       335562     56.60%     56.60% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1            1      0.00%     56.60% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        14625      2.47%     59.07% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3           27      0.00%     59.07% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       242667     40.93%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       592882                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000000                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              333334                       # Number of memory references committed
system.switch_cpus.commit.loads                166667                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             166666                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              833334                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       666666     66.67%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       166667     16.67%     83.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       166667     16.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000000                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       242667                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            41069                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        431699                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles             71759                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         62047                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles            342                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       176730                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             3                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1061204                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts             2                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles          210                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1078856                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              179817                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       179755                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles                606318                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles             688                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines                54                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            17                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples       606918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.777614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.649780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           408716     67.34%     67.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1                0      0.00%     67.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            18386      3.03%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3                0      0.00%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            18430      3.04%     73.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5               15      0.00%     73.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           161334     26.58%     99.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7                1      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8               36      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total       606918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.296191                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.777068                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads                   0                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads            9186                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores           9468                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache          10367                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    242849600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles            342                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles            81370                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          301267                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles             93505                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        130432                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1055835                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts            38                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.IQFullEvents          51947                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.fullRegistersEvents        59077                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1231369                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1935654                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1408086                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1166662                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps            64523                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            396588                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  1401471                       # The number of ROB reads
system.switch_cpus.rob.writes                 2125170                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000000                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp                 8                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12380                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               1                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            12321                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10418                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10417                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             5                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           10                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        31005                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 31015                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2634752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                2635392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           14540                       # Total snoops (count)
system.tol2bus.snoopTraffic                    283904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            24966                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  24966    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              24966                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 6944234526800                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           24497200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              8000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20836000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               6948257311600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 391006                       # Simulator instruction rate (inst/s)
host_mem_usage                               17071972                       # Number of bytes of host memory used
host_op_rate                                   391465                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    28.13                       # Real time elapsed on the host
host_tick_rate                              142993289                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000025                       # Number of instructions simulated
sim_ops                                      11012943                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004023                       # Number of seconds simulated
sim_ticks                                  4022784800                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       100879                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        201696                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           5168931                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5171217                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10012918                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.005696                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.005696                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    3940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1531                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1762518                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   308                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.217401                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5241333                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1691697                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          151628                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       1882584                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1707324                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     10622182                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3549636                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         8777                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      12243355                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              7                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           4512                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             9                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         1185                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          346                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          15218776                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10514150                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.453566                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           6902719                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.045460                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10553654                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15682507                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7102943                       # number of integer regfile writes
system.switch_cpus.ipc                       0.994336                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.994336                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       7002181     57.15%     57.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          776      0.01%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            15      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3551757     28.99%     86.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1697398     13.85%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       12252127                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             7786535                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.635525                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3232687     41.52%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            323      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3238745     41.59%     83.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1314780     16.89%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       20038662                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     42352114                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10514150                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     11230876                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           10621874                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          12252127                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       608995                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         8298                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       235875                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     10053022                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.218751                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.572844                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      5890839     58.60%     58.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       406964      4.05%     62.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       770590      7.67%     70.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1634615     16.26%     86.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1349932     13.43%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5           82      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     10053022                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.218273                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads          880                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          255                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      1882584                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1707324                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17615276                       # number of misc regfile reads
system.switch_cpus.numCycles                 10056962                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       166552                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2830                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       333166                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2830                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      2575268                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2575268                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2575268                       # number of overall hits
system.cpu.dcache.overall_hits::total         2575268                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       896675                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         896675                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       896675                       # number of overall misses
system.cpu.dcache.overall_misses::total        896675                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  28738952799                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28738952799                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  28738952799                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28738952799                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3471943                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3471943                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3471943                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3471943                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.258263                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.258263                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.258263                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.258263                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 32050.578860                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32050.578860                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 32050.578860                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32050.578860                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        35074                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      7610922                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             14287                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           99763                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     2.454959                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    76.290027                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       166562                       # number of writebacks
system.cpu.dcache.writebacks::total            166562                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       730111                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       730111                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       730111                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       730111                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       166564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       166564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       166564                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       166564                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   4068816800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4068816800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   4068816800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4068816800                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.047974                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.047974                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.047974                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.047974                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 24427.948416                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24427.948416                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 24427.948416                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24427.948416                       # average overall mshr miss latency
system.cpu.dcache.replacements                 166562                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1766014                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1766014                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        95539                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         95539                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1000460000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1000460000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1861553                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1861553                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.051322                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051322                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 10471.744523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10471.744523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        29350                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        29350                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        66189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        66189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    627694800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    627694800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.035556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  9483.370349                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9483.370349                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       809254                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         809254                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       801136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       801136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  27738492799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27738492799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1610390                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1610390                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.497479                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.497479                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 34623.949990                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34623.949990                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       700761                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       700761                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       100375                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       100375                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3441122000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3441122000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.062330                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062330                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 34282.660025                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34282.660025                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2919497                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            166818                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.501091                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.950486                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   255.049514                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.003713                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.996287                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          256                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27942106                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27942106                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst        20461                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            20461                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst        20461                       # number of overall hits
system.cpu.icache.overall_hits::total           20461                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst           65                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             65                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst           65                       # number of overall misses
system.cpu.icache.overall_misses::total            65                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4619996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4619996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4619996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4619996                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst        20526                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        20526                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst        20526                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        20526                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.003167                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003167                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.003167                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003167                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71076.861538                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71076.861538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71076.861538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71076.861538                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2774                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   132.095238                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           50                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           50                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3975198                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3975198                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3975198                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3975198                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002436                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002436                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002436                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002436                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 79503.960000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79503.960000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 79503.960000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79503.960000                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst        20461                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           20461                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           65                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            65                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4619996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4619996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst        20526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        20526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.003167                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003167                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71076.861538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71076.861538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           50                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3975198                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3975198                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002436                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002436                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 79503.960000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79503.960000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             7.620558                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               20577                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                55                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            374.127273                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            1                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     6.620558                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.001953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.012931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.014884                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            164258                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           164258                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   4022784800                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       115425                       # number of demand (read+write) hits
system.l2.demand_hits::total                   115425                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       115425                       # number of overall hits
system.l2.overall_hits::total                  115425                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           50                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        51139                       # number of demand (read+write) misses
system.l2.demand_misses::total                  51189                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           50                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        51139                       # number of overall misses
system.l2.overall_misses::total                 51189                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3934000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   2887957200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2891891200                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3934000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   2887957200                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2891891200                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           50                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       166564                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               166614                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           50                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       166564                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              166614                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.307023                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.307231                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.307023                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.307231                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        78680                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 56472.695985                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 56494.387466                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        78680                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 56472.695985                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 56494.387466                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     49832                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              100715                       # number of writebacks
system.l2.writebacks::total                    100715                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data        47581                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               47581                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data        47581                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              47581                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           50                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         3558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3608                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       100033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           50                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         3558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           103641                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3689000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    713257600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    716946600                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  15121218941                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3689000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    713257600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15838165541                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.021361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.021655                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.021361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.622043                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        73780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 200465.879708                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 198710.254989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 151162.305849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        73780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 200465.879708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 152817.567768                       # average overall mshr miss latency
system.l2.replacements                         100770                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       107301                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           107301                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       107301                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       107301                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        59141                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            59141                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        59141                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        59141                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       100033                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         100033                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  15121218941                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  15121218941                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 151162.305849                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 151162.305849                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        49730                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49730                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        50645                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               50645                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2849642000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2849642000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       100375                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            100375                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.504558                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.504558                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 56266.995755                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 56266.995755                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data        47461                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            47461                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    683194800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    683194800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.031721                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.031721                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 214571.231156                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 214571.231156                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3934000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3934000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        78680                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        78680                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           50                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           50                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3689000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3689000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        73780                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        73780                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        65695                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             65695                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          494                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             494                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     38315200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     38315200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        66189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         66189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.007463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 77561.133603                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77561.133603                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data          120                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          120                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          374                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          374                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     30062800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     30062800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.005650                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005650                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80381.818182                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80381.818182                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  529897                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              539620                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 5202                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 71520                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8062.024263                       # Cycle average of tags in use
system.l2.tags.total_refs                      390492                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    223854                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.744405                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4211.811366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  3850.212897                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.514137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.469997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984134                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          3406                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          4531                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         3142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          244                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          390                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3756                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          281                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.415771                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.553101                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5546446                       # Number of tag accesses
system.l2.tags.data_accesses                  5546446                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    201430.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    194634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      7116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000029860126                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12574                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12574                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              306706                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             189426                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      100927                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     100715                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201854                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   201430                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       7.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201854                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               201430                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   30362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   27465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   26541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   23639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   13317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   12620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   12611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        12574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.054080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.719738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              43      0.34%      0.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           7120     56.62%     56.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3146     25.02%     81.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2243     17.84%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            15      0.12%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             4      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12574                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.020359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.018215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.291559                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12484     99.28%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.04%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               60      0.48%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.04%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12574                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12918656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12891520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3211.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   3204.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    4022423600                       # Total gap between requests
system.mem_ctrls.avgGap                      19948.34                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher     12456704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         6400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       455424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12892160                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 3096537503.074984073639                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 1590937.700669446727                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 113211126.779637828469                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 3204784904.228533267975                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       194634                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          100                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         7120                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       201430                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher  22897261676                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      3560928                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   1119160744                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 113406462525                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher    117642.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     35609.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data    157185.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks    563006.81                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher     12456960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       455680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12919040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12891520                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12891520                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        97320                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         3560                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         100930                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       100715                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        100715                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher   3096601141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      1590938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    113274764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3211466843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      1590938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1590938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   3204625810                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      3204625810                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   3204625810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   3096601141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      1590938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    113274764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      6416092653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201852                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              201440                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12548                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12784                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12810                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12548                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12558                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12606                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12626                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12578                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12646                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12580                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12548                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12700                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12646                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12716                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12602                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             20620391964                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             757348704                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        24019983348                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               102156.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          118998.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              185369                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             126215                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.83                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           62.66                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        91707                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   281.443816                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   206.841357                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   268.463355                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1051      1.15%      1.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        54817     59.77%     60.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        15725     17.15%     78.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         4164      4.54%     82.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3141      3.43%     86.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1914      2.09%     88.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1367      1.49%     89.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4457      4.86%     94.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5071      5.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        91707                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12918528                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12892160                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3211.339568                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             3204.784904                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   37.62                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               18.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              18.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               77.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    481224796.416000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    237527623.872000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   663838358.400001                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  510653653.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 332618041.728000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 2049142913.664001                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 62973481.704000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  4337978869.223999                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1078.352207                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     90565046                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    134160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3798059754                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    484986011.328000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    239373720.432000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   672137992.512000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  514215051.839999                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 332618041.728000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 2047060328.544001                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 64724746.464000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  4355115892.847999                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower  1082.612198                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     90890070                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    134160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3797734730                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              97748                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       100715                       # Transaction distribution
system.membus.trans_dist::CleanEvict               54                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3184                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3184                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          97743                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       302628                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 302628                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     25810816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                25810816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            100927                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  100927    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              100927                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1033021268                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              25.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          926302459                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             23.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1820603                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1814849                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         1491                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1765031                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1764686                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.980454                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed            1287                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       602067                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts         1389                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      9897043                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.011708                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.711849                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      7247574     73.23%     73.23% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        84787      0.86%     74.09% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       163595      1.65%     75.74% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3         3407      0.03%     75.77% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2397680     24.23%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      9897043                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10012918                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3379207                       # Number of memory references committed
system.switch_cpus.commit.loads               1768819                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1672948                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8378087                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls           865                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      6633205     66.25%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult          506      0.01%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      1768819     17.67%     83.92% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1610388     16.08%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10012918                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2397680                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           432606                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       8265651                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            703873                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        646380                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           4512                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1731129                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred           108                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       10676204                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         11162                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         2735                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               10884516                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1820603                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1765973                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              10045372                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            9228                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles           61                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles          240                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines             20527                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            46                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     10053022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.085350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.250925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          8032136     79.90%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1             8222      0.08%     79.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           196586      1.96%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            28558      0.28%     82.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           198361      1.97%     84.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             2645      0.03%     84.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6          1535589     15.27%     99.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7             3622      0.04%     99.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            47303      0.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     10053022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.181029                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.082287                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads                1062                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          113741                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          96960                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          263                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache         105486                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   4022784800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           4512                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           823404                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         6942560                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        40551                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            957692                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1284303                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       10626527                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts          3847                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            22                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         409146                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents             83                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       692486                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     12338241                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            19290776                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         14099016                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps      11639930                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           698368                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             656                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           3913863                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 18073840                       # The number of ROB reads
system.switch_cpus.rob.writes                21386050                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10012918                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             66236                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       208016                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        59251                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              55                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           166385                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           100375                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          100376                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            50                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        66189                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          100                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       499682                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                499782                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     42639104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               42645504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          267159                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12892032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           433769                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006524                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080509                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 430939     99.35%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2830      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             433769                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4022784800                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          399749600                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            100000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         333124000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             8007                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
