Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Wrote CGP file for project 'coregen'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - VHDL simulation file type 'Behavioral' is not valid for this core.
   Overriding with simulation file type 'Structural'.
Resolving generics for 'v_objseg_v3_00_a_u0'...
WARNING:sim - VHDL simulation file type 'Behavioral' is not valid for this core.
   Overriding with simulation file type 'Structural'.
Applying external generics to 'v_objseg_v3_00_a_u0'...
Delivering associated files for 'v_objseg_v3_00_a_u0'...
Generating implementation netlist for 'v_objseg_v3_00_a_u0'...
INFO:sim - Pre-processing HDL files for 'v_objseg_v3_00_a_u0'...
Running synthesis for 'v_objseg_v3_00_a_u0'
Running ngcbuild...
Writing VHO instantiation template for 'v_objseg_v3_00_a_u0'...
WARNING:sim - VHDL simulation file type 'Behavioral' is not valid for this core.
   Overriding with simulation file type 'Structural'.
Writing VHDL structural simulation model for 'v_objseg_v3_00_a_u0'...
Delivered 1 file into directory
/home/tonny/Documents/arqdecompus/RGBtoHSV/test/tmp/_cg/v_objseg_v3_00_a_u0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'v_objseg_v3_00_a_u0'...
Generating ISE project...
XCO file found: v_objseg_v3_00_a_u0.xco
XMDF file found: v_objseg_v3_00_a_u0_xmdf.tcl
Adding
/home/tonny/Documents/arqdecompus/RGBtoHSV/test/tmp/_cg/v_objseg_v3_00_a_u0.asy
-view all -origin_type imported
Adding
/home/tonny/Documents/arqdecompus/RGBtoHSV/test/tmp/_cg/v_objseg_v3_00_a_u0.ngc
-view all -origin_type created
Checking file
"/home/tonny/Documents/arqdecompus/RGBtoHSV/test/tmp/_cg/v_objseg_v3_00_a_u0.ngc
" for project device match ...
File
"/home/tonny/Documents/arqdecompus/RGBtoHSV/test/tmp/_cg/v_objseg_v3_00_a_u0.ngc
" device information matches project device.
Adding
/home/tonny/Documents/arqdecompus/RGBtoHSV/test/tmp/_cg/v_objseg_v3_00_a_u0.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/tonny/Documents/arqdecompus/RGBtoHSV/test/tmp/_cg/v_objseg_v3_00_a_u0.
   vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/tonny/Documents/arqdecompus/RGBtoHSV/test/tmp/_cg/v_objseg_v3_00_a_u0.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/v_objseg_v3_00_a_u0"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
