{
  "namespaces": {
    "global": {
      "modules": {
        "DesignTop": {
          "connections": [
            [
              "self.in.0",
              "mul_49919.in0"
            ],
            [
              "self.in.0",
              "lb_p4_clamped_stencil_update_stream$reg_0_1.in"
            ],
            [
              "self.in.0",
              "lb_p4_clamped_stencil_update_stream$mem_1.wdata"
            ],
            [
              "self.out",
              "add_497_500.out"
            ],
            [
              "mul_49919.out",
              "add_497_500.in1"
            ],
            [
              "mul_49919.in1",
              "const19.out"
            ],
            [
              "mul_49416.out",
              "add_492_495.in1"
            ],
            [
              "mul_49416.in1",
              "const16.out"
            ],
            [
              "mul_49416.in0",
              "lb_p4_clamped_stencil_update_stream$reg_0_1.out"
            ],
            [
              "mul_48913.out",
              "add_487_490.in1"
            ],
            [
              "mul_48913.in1",
              "const13.out"
            ],
            [
              "mul_48913.in0",
              "lb_p4_clamped_stencil_update_stream$reg_0_2.out"
            ],
            [
              "mul_48418.out",
              "add_482_485.in1"
            ],
            [
              "mul_48418.in1",
              "const18.out"
            ],
            [
              "mul_48418.in0",
              "lb_p4_clamped_stencil_update_stream$mem_1.rdata"
            ],
            [
              "mul_47915.out",
              "add_477_480.in1"
            ],
            [
              "mul_47915.in1",
              "const15.out"
            ],
            [
              "mul_47915.in0",
              "lb_p4_clamped_stencil_update_stream$reg_1_1.out"
            ],
            [
              "mul_47412.out",
              "add_472_475.in1"
            ],
            [
              "mul_47412.in1",
              "const12.out"
            ],
            [
              "mul_47412.in0",
              "lb_p4_clamped_stencil_update_stream$reg_1_2.out"
            ],
            [
              "mul_46917.out",
              "add_467_470.in1"
            ],
            [
              "mul_46917.in1",
              "const17.out"
            ],
            [
              "mul_46917.in0",
              "lb_p4_clamped_stencil_update_stream$mem_2.rdata"
            ],
            [
              "mul_46414.out",
              "add_462_465.in1"
            ],
            [
              "mul_46414.in1",
              "const14.out"
            ],
            [
              "mul_46414.in0",
              "lb_p4_clamped_stencil_update_stream$reg_2_1.out"
            ],
            [
              "mul_45911.out",
              "add_457_460.in1"
            ],
            [
              "mul_45911.in1",
              "const11.out"
            ],
            [
              "mul_45911.in0",
              "lb_p4_clamped_stencil_update_stream$reg_2_2.out"
            ],
            [
              "lb_p4_clamped_stencil_update_stream$reg_2_2.in",
              "lb_p4_clamped_stencil_update_stream$reg_2_1.out"
            ],
            [
              "lb_p4_clamped_stencil_update_stream$reg_2_1.in",
              "lb_p4_clamped_stencil_update_stream$mem_2.rdata"
            ],
            [
              "lb_p4_clamped_stencil_update_stream$reg_1_2.in",
              "lb_p4_clamped_stencil_update_stream$reg_1_1.out"
            ],
            [
              "lb_p4_clamped_stencil_update_stream$reg_1_1.in",
              "lb_p4_clamped_stencil_update_stream$mem_1.rdata"
            ],
            [
              "lb_p4_clamped_stencil_update_stream$reg_0_2.in",
              "lb_p4_clamped_stencil_update_stream$reg_0_1.out"
            ],
            [
              "lb_p4_clamped_stencil_update_stream$mem_2.wdata",
              "lb_p4_clamped_stencil_update_stream$mem_1.rdata"
            ],
            [
              "const0.out",
              "add_457_460.in0"
            ],
            [
              "add_497_500.in0",
              "add_492_495.out"
            ],
            [
              "add_492_495.in0",
              "add_487_490.out"
            ],
            [
              "add_487_490.in0",
              "add_482_485.out"
            ],
            [
              "add_482_485.in0",
              "add_477_480.out"
            ],
            [
              "add_477_480.in0",
              "add_472_475.out"
            ],
            [
              "add_472_475.in0",
              "add_467_470.out"
            ],
            [
              "add_467_470.in0",
              "add_462_465.out"
            ],
            [
              "add_462_465.in0",
              "add_457_460.out"
            ]
          ],
          "instances": {
            "add_457_460": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_462_465": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_467_470": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_472_475": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_477_480": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_482_485": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_487_490": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_492_495": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_497_500": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "const0": {
              "configargs": {
                "value": 0
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const11": {
              "configargs": {
                "value": 11
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const12": {
              "configargs": {
                "value": 12
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const13": {
              "configargs": {
                "value": 13
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const14": {
              "configargs": {
                "value": 14
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const15": {
              "configargs": {
                "value": 15
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const16": {
              "configargs": {
                "value": 16
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const17": {
              "configargs": {
                "value": 17
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const18": {
              "configargs": {
                "value": 18
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const19": {
              "configargs": {
                "value": 19
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "lb_p4_clamped_stencil_update_stream$mem_1": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 64,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "lb_p4_clamped_stencil_update_stream$mem_2": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 64,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "lb_p4_clamped_stencil_update_stream$reg_0_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_p4_clamped_stencil_update_stream$reg_0_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_p4_clamped_stencil_update_stream$reg_1_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_p4_clamped_stencil_update_stream$reg_1_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_p4_clamped_stencil_update_stream$reg_2_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_p4_clamped_stencil_update_stream$reg_2_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "mul_45911": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_46414": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_46917": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_47412": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_47915": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_48418": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_48913": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_49416": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_49919": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            }
          },
          "type": [
            "Record",
            {
              "in": [
                "Array",
                1,
                [
                  "Array",
                  16,
                  "BitIn"
                ]
              ],
              "out": [
                "Array",
                16,
                "Bit"
              ]
            }
          ]
        },
        "Linebuffer_U0": {
          "connections": [
            [
              "self.out.2.2",
              "self.in"
            ],
            [
              "self.out.2.1",
              "reg_0_1.out"
            ],
            [
              "self.out.2.0",
              "reg_0_2.out"
            ],
            [
              "self.out.1.2",
              "mem_1.rdata"
            ],
            [
              "self.out.1.1",
              "reg_1_1.out"
            ],
            [
              "self.out.1.0",
              "reg_1_2.out"
            ],
            [
              "self.out.0.2",
              "mem_2.rdata"
            ],
            [
              "self.out.0.1",
              "reg_2_1.out"
            ],
            [
              "self.out.0.0",
              "reg_2_2.out"
            ],
            [
              "self.in",
              "reg_0_1.in"
            ],
            [
              "self.in",
              "mem_1.wdata"
            ],
            [
              "reg_2_2.in",
              "reg_2_1.out"
            ],
            [
              "reg_2_1.in",
              "mem_2.rdata"
            ],
            [
              "reg_1_2.in",
              "reg_1_1.out"
            ],
            [
              "reg_1_1.in",
              "mem_1.rdata"
            ],
            [
              "reg_0_2.in",
              "reg_0_1.out"
            ],
            [
              "mem_2.wdata",
              "mem_1.rdata"
            ]
          ],
          "instances": {
            "mem_1": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 64,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "mem_2": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 64,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "reg_0_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_0_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_1_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_1_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_2_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_2_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            }
          },
          "type": [
            "Record",
            {
              "in": [
                "Array",
                16,
                "BitIn"
              ],
              "out": [
                "Array",
                3,
                [
                  "Array",
                  3,
                  [
                    "Array",
                    16,
                    "Bit"
                  ]
                ]
              ]
            }
          ]
        }
      }
    }
  },
  "top": "global.DesignTop"
}