Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 31 18:51:39 2020
| Host         : DESKTOP-G2CJA70 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: audio/sclk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: debounceC/clk_dff/count_reg[22]/Q (HIGH)

 There are 254 register/latch pins with no clock driven by root clock pin: oledclk/out_clk_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: voice/out_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 566 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.819        0.000                      0                   66        0.172        0.000                      0                   66        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.819        0.000                      0                   66        0.172        0.000                      0                   66        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 audio/count2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 1.202ns (28.732%)  route 2.981ns (71.268%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.792     5.313    audio/basysclk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  audio/count2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  audio/count2_reg[9]/Q
                         net (fo=12, routed)          1.402     7.171    audio/count2_reg[9]
    SLICE_X2Y125         LUT5 (Prop_lut5_I0_O)        0.150     7.321 r  audio/sclk_i_24/O
                         net (fo=1, routed)           0.286     7.607    audio/sclk_i_24_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I5_O)        0.348     7.955 r  audio/sclk_i_15/O
                         net (fo=1, routed)           0.491     8.446    audio/sclk_i_15_n_0
    SLICE_X2Y124         LUT5 (Prop_lut5_I0_O)        0.124     8.570 r  audio/sclk_i_6/O
                         net (fo=1, routed)           0.803     9.373    audio/sclk_i_6_n_0
    SLICE_X2Y124         LUT6 (Prop_lut6_I4_O)        0.124     9.497 r  audio/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.497    audio/sclk_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  audio/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basysclk (IN)
                         net (fo=0)                   0.000    10.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.666    15.007    audio/basysclk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  audio/sclk_reg/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y124         FDRE (Setup_fdre_C_D)        0.077    15.316    audio/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 voice/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.614ns (18.488%)  route 2.707ns (81.512%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.564     5.085    voice/basysclk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  voice/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  voice/out_clk_reg/Q
                         net (fo=2, routed)           0.720     6.323    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.419 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.987     8.406    audio/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  audio/count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basysclk (IN)
                         net (fo=0)                   0.000    10.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.669    15.010    audio/basysclk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  audio/count2_reg[10]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X3Y127         FDRE (Setup_fdre_C_R)       -0.429    14.726    audio/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 voice/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.614ns (18.488%)  route 2.707ns (81.512%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.564     5.085    voice/basysclk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  voice/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  voice/out_clk_reg/Q
                         net (fo=2, routed)           0.720     6.323    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.419 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.987     8.406    audio/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  audio/count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basysclk (IN)
                         net (fo=0)                   0.000    10.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.669    15.010    audio/basysclk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  audio/count2_reg[11]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X3Y127         FDRE (Setup_fdre_C_R)       -0.429    14.726    audio/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 voice/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/count2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.614ns (18.493%)  route 2.706ns (81.507%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.564     5.085    voice/basysclk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  voice/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  voice/out_clk_reg/Q
                         net (fo=2, routed)           0.720     6.323    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.419 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.986     8.405    audio/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  audio/count2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basysclk (IN)
                         net (fo=0)                   0.000    10.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.668    15.009    audio/basysclk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  audio/count2_reg[4]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X3Y126         FDRE (Setup_fdre_C_R)       -0.429    14.725    audio/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 voice/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/count2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.614ns (18.493%)  route 2.706ns (81.507%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.564     5.085    voice/basysclk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  voice/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  voice/out_clk_reg/Q
                         net (fo=2, routed)           0.720     6.323    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.419 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.986     8.405    audio/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  audio/count2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basysclk (IN)
                         net (fo=0)                   0.000    10.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.668    15.009    audio/basysclk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  audio/count2_reg[5]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X3Y126         FDRE (Setup_fdre_C_R)       -0.429    14.725    audio/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 voice/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/count2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.614ns (18.493%)  route 2.706ns (81.507%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.564     5.085    voice/basysclk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  voice/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  voice/out_clk_reg/Q
                         net (fo=2, routed)           0.720     6.323    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.419 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.986     8.405    audio/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  audio/count2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basysclk (IN)
                         net (fo=0)                   0.000    10.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.668    15.009    audio/basysclk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  audio/count2_reg[6]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X3Y126         FDRE (Setup_fdre_C_R)       -0.429    14.725    audio/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 voice/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/count2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.614ns (18.493%)  route 2.706ns (81.507%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.564     5.085    voice/basysclk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  voice/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  voice/out_clk_reg/Q
                         net (fo=2, routed)           0.720     6.323    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.419 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.986     8.405    audio/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  audio/count2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basysclk (IN)
                         net (fo=0)                   0.000    10.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.668    15.009    audio/basysclk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  audio/count2_reg[7]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X3Y126         FDRE (Setup_fdre_C_R)       -0.429    14.725    audio/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 voice/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/count2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.614ns (18.488%)  route 2.707ns (81.512%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.564     5.085    voice/basysclk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  voice/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  voice/out_clk_reg/Q
                         net (fo=2, routed)           0.720     6.323    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.419 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.987     8.406    audio/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  audio/count2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basysclk (IN)
                         net (fo=0)                   0.000    10.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.669    15.010    audio/basysclk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  audio/count2_reg[8]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X3Y127         FDRE (Setup_fdre_C_R)       -0.429    14.726    audio/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 voice/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/count2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.614ns (18.488%)  route 2.707ns (81.512%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.564     5.085    voice/basysclk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  voice/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  voice/out_clk_reg/Q
                         net (fo=2, routed)           0.720     6.323    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.419 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.987     8.406    audio/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  audio/count2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basysclk (IN)
                         net (fo=0)                   0.000    10.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.669    15.010    audio/basysclk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  audio/count2_reg[9]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X3Y127         FDRE (Setup_fdre_C_R)       -0.429    14.726    audio/count2_reg[9]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 voice/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.614ns (18.505%)  route 2.704ns (81.495%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.564     5.085    voice/basysclk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  voice/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  voice/out_clk_reg/Q
                         net (fo=2, routed)           0.720     6.323    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.419 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.984     8.403    audio/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  audio/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basysclk (IN)
                         net (fo=0)                   0.000    10.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.666    15.007    audio/basysclk_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  audio/count2_reg[0]/C
                         clock pessimism              0.180    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X3Y125         FDRE (Setup_fdre_C_R)       -0.429    14.723    audio/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  6.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 voice/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voice/out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.572%)  route 0.121ns (39.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.563     1.446    voice/basysclk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  voice/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  voice/count_reg[10]/Q
                         net (fo=2, routed)           0.121     1.708    voice/count_reg[10]
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.753 r  voice/out_clk_i_1/O
                         net (fo=1, routed)           0.000     1.753    voice/out_clk_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  voice/out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.831     1.958    voice/basysclk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  voice/out_clk_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.581    voice/out_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 oledclk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledclk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.562     1.445    oledclk/basysclk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  oledclk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  oledclk/count_reg[1]/Q
                         net (fo=4, routed)           0.167     1.753    oledclk/count_reg__0[1]
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.042     1.795 r  oledclk/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.795    oledclk/p_0_in[2]
    SLICE_X31Y41         FDRE                                         r  oledclk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.831     1.958    oledclk/basysclk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  oledclk/count_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.107     1.552    oledclk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 oledclk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledclk/out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.562     1.445    oledclk/basysclk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  oledclk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  oledclk/count_reg[1]/Q
                         net (fo=4, routed)           0.169     1.755    oledclk/count_reg__0[1]
    SLICE_X31Y41         LUT5 (Prop_lut5_I2_O)        0.043     1.798 r  oledclk/out_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.798    oledclk/out_clk_i_1__0_n_0
    SLICE_X31Y41         FDRE                                         r  oledclk/out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.831     1.958    oledclk/basysclk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  oledclk/out_clk_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.107     1.552    oledclk/out_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 debounceC/clk_dff/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceC/clk_dff/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.557     1.440    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X30Y17         FDRE                                         r  debounceC/clk_dff/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  debounceC/clk_dff/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.719    debounceC/clk_dff/count_reg_n_0_[14]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.829 r  debounceC/clk_dff/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.829    debounceC/clk_dff/count_reg[12]_i_1__0_n_5
    SLICE_X30Y17         FDRE                                         r  debounceC/clk_dff/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.824     1.951    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X30Y17         FDRE                                         r  debounceC/clk_dff/count_reg[14]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X30Y17         FDRE (Hold_fdre_C_D)         0.134     1.574    debounceC/clk_dff/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 debounceC/clk_dff/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceC/clk_dff/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.559     1.442    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X30Y14         FDRE                                         r  debounceC/clk_dff/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  debounceC/clk_dff/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.721    debounceC/clk_dff/count_reg_n_0_[2]
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  debounceC/clk_dff/count_reg[0]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.831    debounceC/clk_dff/count_reg[0]_i_1__1_n_5
    SLICE_X30Y14         FDRE                                         r  debounceC/clk_dff/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.827     1.954    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X30Y14         FDRE                                         r  debounceC/clk_dff/count_reg[2]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X30Y14         FDRE (Hold_fdre_C_D)         0.134     1.576    debounceC/clk_dff/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 debounceC/clk_dff/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceC/clk_dff/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.559     1.442    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X30Y15         FDRE                                         r  debounceC/clk_dff/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  debounceC/clk_dff/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.721    debounceC/clk_dff/count_reg_n_0_[6]
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  debounceC/clk_dff/count_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.831    debounceC/clk_dff/count_reg[4]_i_1__1_n_5
    SLICE_X30Y15         FDRE                                         r  debounceC/clk_dff/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.826     1.953    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X30Y15         FDRE                                         r  debounceC/clk_dff/count_reg[6]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X30Y15         FDRE (Hold_fdre_C_D)         0.134     1.576    debounceC/clk_dff/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 debounceC/clk_dff/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceC/clk_dff/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.556     1.439    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X30Y18         FDRE                                         r  debounceC/clk_dff/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  debounceC/clk_dff/count_reg[18]/Q
                         net (fo=1, routed)           0.114     1.718    debounceC/clk_dff/count_reg_n_0_[18]
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.828 r  debounceC/clk_dff/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    debounceC/clk_dff/count_reg[16]_i_1_n_5
    SLICE_X30Y18         FDRE                                         r  debounceC/clk_dff/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.823     1.950    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X30Y18         FDRE                                         r  debounceC/clk_dff/count_reg[18]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X30Y18         FDRE (Hold_fdre_C_D)         0.134     1.573    debounceC/clk_dff/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 debounceC/clk_dff/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceC/clk_dff/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.558     1.441    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X30Y16         FDRE                                         r  debounceC/clk_dff/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  debounceC/clk_dff/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.720    debounceC/clk_dff/count_reg_n_0_[10]
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  debounceC/clk_dff/count_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.830    debounceC/clk_dff/count_reg[8]_i_1__1_n_5
    SLICE_X30Y16         FDRE                                         r  debounceC/clk_dff/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.825     1.952    debounceC/clk_dff/basysclk_IBUF_BUFG
    SLICE_X30Y16         FDRE                                         r  debounceC/clk_dff/count_reg[10]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X30Y16         FDRE (Hold_fdre_C_D)         0.134     1.575    debounceC/clk_dff/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 voice/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voice/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.562     1.445    voice/basysclk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  voice/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  voice/count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.703    voice/count_reg[7]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  voice/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.811    voice/count_reg[4]_i_1__0_n_4
    SLICE_X35Y46         FDRE                                         r  voice/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.831     1.958    voice/basysclk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  voice/count_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    voice/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 oledclk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oledclk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.562     1.445    oledclk/basysclk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  oledclk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  oledclk/count_reg[1]/Q
                         net (fo=4, routed)           0.167     1.753    oledclk/count_reg__0[1]
    SLICE_X31Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.798 r  oledclk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    oledclk/p_0_in[1]
    SLICE_X31Y41         FDRE                                         r  oledclk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basysclk (IN)
                         net (fo=0)                   0.000     0.000    basysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.831     1.958    oledclk/basysclk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  oledclk/count_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.091     1.536    oledclk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { basysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  basysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y125   audio/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y127   audio/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y127   audio/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y125   audio/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y125   audio/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y125   audio/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y126   audio/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y126   audio/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y126   audio/count2_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125   audio/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y127   audio/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y127   audio/count2_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125   audio/count2_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125   audio/count2_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125   audio/count2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y126   audio/count2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y126   audio/count2_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y126   audio/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y126   audio/count2_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125   audio/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125   audio/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125   audio/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125   audio/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124   audio/sclk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y14   debounceC/clk_dff/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y16   debounceC/clk_dff/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y16   debounceC/clk_dff/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y17   debounceC/clk_dff/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y17   debounceC/clk_dff/count_reg[13]/C



