Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 24 16:20:09 2024
| Host         : ArchLaptop running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.855        0.000                      0                 4912        0.183        0.000                      0                 4912        3.000        0.000                       0                  1607  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  clkfb        {0.000 5.000}      10.000          100.000         
  internalClk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      3.000        0.000                       0                     1  
  clkfb                                                                                                                                                          8.751        0.000                       0                     2  
  internalClk        0.855        0.000                      0                 3407        0.183        0.000                      0                 3407        8.750        0.000                       0                  1604  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  internalClk        internalClk             10.304        0.000                      0                 1505        0.717        0.000                      0                 1505  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkfb                       
(none)        internalClk                 
(none)                      internalClk   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { externalClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockGenerator/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  internalClk
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack        0.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        18.963ns  (logic 4.986ns (26.293%)  route 13.977ns (73.707%))
  Logic Levels:           23  (CARRY4=3 LUT2=4 LUT3=2 LUT4=4 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 25.747 - 20.000 ) 
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.570     6.107    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X49Y43         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.456     6.563 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=20, routed)          0.715     7.278    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X50Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.402 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=18, routed)          0.784     8.186    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I1_O)        0.118     8.304 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.672     8.976    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.326     9.302 f  CPU_Core_inst/RegisterFile_inst/resultReg[12]_i_31/O
                         net (fo=1, routed)           0.000     9.302    CPU_Core_inst/RegisterFile_inst/resultReg[12]_i_31_n_0
    SLICE_X54Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     9.516 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[12]_i_27/O
                         net (fo=1, routed)           1.001    10.517    CPU_Core_inst/CU/resultReg[12]_i_17_1
    SLICE_X55Y45         LUT4 (Prop_lut4_I3_O)        0.297    10.814 f  CPU_Core_inst/CU/resultReg[12]_i_25/O
                         net (fo=1, routed)           0.403    11.218    CPU_Core_inst/CU/resultReg[12]_i_25_n_0
    SLICE_X55Y45         LUT5 (Prop_lut5_I4_O)        0.124    11.342 f  CPU_Core_inst/CU/resultReg[12]_i_17/O
                         net (fo=77, routed)          1.189    12.531    CPU_Core_inst/CU/bitManipulationValue[3]
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.124    12.655 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          0.664    13.318    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.116    13.434 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.724    14.159    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X58Y54         LUT2 (Prop_lut2_I0_O)        0.328    14.487 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          0.835    15.321    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X59Y57         LUT5 (Prop_lut5_I3_O)        0.124    15.445 f  CPU_Core_inst/CU/resultReg[18]_i_22/O
                         net (fo=3, routed)           0.819    16.264    CPU_Core_inst/CU/resultReg[18]_i_22_n_0
    SLICE_X58Y57         LUT4 (Prop_lut4_I3_O)        0.124    16.388 f  CPU_Core_inst/CU/resultReg[22]_i_24/O
                         net (fo=2, routed)           0.454    16.842    CPU_Core_inst/CU/resultReg[22]_i_24_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I4_O)        0.124    16.966 r  CPU_Core_inst/CU/resultReg[22]_i_15/O
                         net (fo=2, routed)           0.585    17.551    CPU_Core_inst/CU/resultReg[22]_i_15_n_0
    SLICE_X58Y57         LUT5 (Prop_lut5_I1_O)        0.124    17.675 r  CPU_Core_inst/CU/resultReg[21]_i_8/O
                         net (fo=4, routed)           0.930    18.605    CPU_Core_inst/CU/resultReg[21]_i_8_n_0
    SLICE_X55Y57         LUT3 (Prop_lut3_I0_O)        0.152    18.757 r  CPU_Core_inst/CU/resultReg[21]_i_6/O
                         net (fo=15, routed)          0.835    19.592    CPU_Core_inst/CU/resultReg[21]_i_6_n_0
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.332    19.924 r  CPU_Core_inst/CU/resultReg[23]_i_43/O
                         net (fo=1, routed)           0.000    19.924    CPU_Core_inst/CU/resultReg[23]_i_43_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.474 r  CPU_Core_inst/CU/resultReg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.474    CPU_Core_inst/CU/resultReg_reg[23]_i_11_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.588 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.588    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.901 f  CPU_Core_inst/CU/resultReg_reg[30]_i_20/O[3]
                         net (fo=2, routed)           0.883    21.784    CPU_Core_inst/CU/ALU_inst/p_0_in7_in
    SLICE_X51Y57         LUT6 (Prop_lut6_I1_O)        0.306    22.090 r  CPU_Core_inst/CU/resultReg[31]_i_4/O
                         net (fo=1, routed)           0.309    22.400    CPU_Core_inst/CU/resultReg[31]_i_4_n_0
    SLICE_X48Y57         LUT5 (Prop_lut5_I4_O)        0.124    22.524 f  CPU_Core_inst/CU/resultReg[31]_i_1/O
                         net (fo=2, routed)           0.867    23.391    CPU_Core_inst/CU/ALU_opCodeReg_reg[3]_1
    SLICE_X47Y56         LUT4 (Prop_lut4_I1_O)        0.124    23.515 f  CPU_Core_inst/CU/flagsReg[3]_i_7/O
                         net (fo=1, routed)           0.575    24.090    CPU_Core_inst/CU/flagsReg[3]_i_7_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I4_O)        0.124    24.214 f  CPU_Core_inst/CU/flagsReg[3]_i_4/O
                         net (fo=1, routed)           0.733    24.947    CPU_Core_inst/CU/flagsReg[3]_i_4_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I4_O)        0.124    25.071 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=1, routed)           0.000    25.071    CPU_Core_inst/ALU_inst/flagsReg_reg[3]_1[2]
    SLICE_X48Y50         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.442    25.747    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X48Y50         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
                         clock pessimism              0.232    25.979    
                         clock uncertainty           -0.082    25.897    
    SLICE_X48Y50         FDCE (Setup_fdce_C_D)        0.029    25.926    CPU_Core_inst/ALU_inst/flagsReg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.926    
                         arrival time                         -25.071    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.451ns  (logic 4.713ns (27.006%)  route 12.738ns (72.994%))
  Logic Levels:           20  (CARRY4=3 LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 25.744 - 20.000 ) 
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.570     6.107    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X49Y43         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.456     6.563 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=20, routed)          0.715     7.278    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X50Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.402 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=18, routed)          0.784     8.186    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I1_O)        0.118     8.304 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.672     8.976    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.326     9.302 f  CPU_Core_inst/RegisterFile_inst/resultReg[12]_i_31/O
                         net (fo=1, routed)           0.000     9.302    CPU_Core_inst/RegisterFile_inst/resultReg[12]_i_31_n_0
    SLICE_X54Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     9.516 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[12]_i_27/O
                         net (fo=1, routed)           1.001    10.517    CPU_Core_inst/CU/resultReg[12]_i_17_1
    SLICE_X55Y45         LUT4 (Prop_lut4_I3_O)        0.297    10.814 f  CPU_Core_inst/CU/resultReg[12]_i_25/O
                         net (fo=1, routed)           0.403    11.218    CPU_Core_inst/CU/resultReg[12]_i_25_n_0
    SLICE_X55Y45         LUT5 (Prop_lut5_I4_O)        0.124    11.342 f  CPU_Core_inst/CU/resultReg[12]_i_17/O
                         net (fo=77, routed)          1.189    12.531    CPU_Core_inst/CU/bitManipulationValue[3]
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.124    12.655 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          0.664    13.318    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.116    13.434 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.724    14.159    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X58Y54         LUT2 (Prop_lut2_I0_O)        0.328    14.487 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          0.618    15.105    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I2_O)        0.124    15.229 f  CPU_Core_inst/CU/resultReg[12]_i_23/O
                         net (fo=2, routed)           0.604    15.833    CPU_Core_inst/CU/resultReg[12]_i_23_n_0
    SLICE_X61Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.957 f  CPU_Core_inst/CU/resultReg[10]_i_11/O
                         net (fo=2, routed)           0.467    16.424    CPU_Core_inst/CU/resultReg[10]_i_11_n_0
    SLICE_X61Y54         LUT4 (Prop_lut4_I3_O)        0.119    16.543 f  CPU_Core_inst/CU/resultReg[9]_i_13/O
                         net (fo=1, routed)           0.825    17.369    CPU_Core_inst/CU/resultReg[9]_i_13_n_0
    SLICE_X58Y53         LUT5 (Prop_lut5_I4_O)        0.360    17.729 r  CPU_Core_inst/CU/resultReg[9]_i_8/O
                         net (fo=2, routed)           0.536    18.265    CPU_Core_inst/CU/resultReg[9]_i_8_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I0_O)        0.326    18.591 r  CPU_Core_inst/CU/resultReg[9]_i_6/O
                         net (fo=15, routed)          0.912    19.503    CPU_Core_inst/CU/resultReg[9]_i_6_n_0
    SLICE_X51Y49         LUT2 (Prop_lut2_I1_O)        0.124    19.627 r  CPU_Core_inst/CU/resultReg[11]_i_18/O
                         net (fo=1, routed)           0.000    19.627    CPU_Core_inst/CU/resultReg[11]_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.177 r  CPU_Core_inst/CU/resultReg_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.001    20.177    CPU_Core_inst/CU/resultReg_reg[11]_i_7_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  CPU_Core_inst/CU/resultReg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.291    CPU_Core_inst/CU/resultReg_reg[15]_i_11_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.513 r  CPU_Core_inst/CU/resultReg_reg[19]_i_10/O[0]
                         net (fo=1, routed)           0.999    21.512    CPU_Core_inst/CU/resultReg_reg[19]_i_10_n_7
    SLICE_X46Y53         LUT6 (Prop_lut6_I1_O)        0.299    21.811 f  CPU_Core_inst/CU/resultReg[16]_i_3/O
                         net (fo=1, routed)           0.660    22.471    CPU_Core_inst/CU/resultReg[16]_i_3_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I2_O)        0.124    22.595 r  CPU_Core_inst/CU/resultReg[16]_i_1/O
                         net (fo=2, routed)           0.963    23.559    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[16]
    SLICE_X46Y50         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.439    25.744    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X46Y50         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[16]/C
                         clock pessimism              0.232    25.976    
                         clock uncertainty           -0.082    25.894    
    SLICE_X46Y50         FDCE (Setup_fdce_C_D)       -0.054    25.840    CPU_Core_inst/ALU_inst/resultReg_reg[16]
  -------------------------------------------------------------------
                         required time                         25.840    
                         arrival time                         -23.559    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.259ns  (logic 4.518ns (26.177%)  route 12.741ns (73.823%))
  Logic Levels:           19  (CARRY4=2 LUT2=4 LUT3=2 LUT4=3 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 25.744 - 20.000 ) 
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.570     6.107    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X49Y43         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.456     6.563 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=20, routed)          0.715     7.278    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X50Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.402 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=18, routed)          0.784     8.186    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I1_O)        0.118     8.304 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.672     8.976    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.326     9.302 f  CPU_Core_inst/RegisterFile_inst/resultReg[12]_i_31/O
                         net (fo=1, routed)           0.000     9.302    CPU_Core_inst/RegisterFile_inst/resultReg[12]_i_31_n_0
    SLICE_X54Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     9.516 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[12]_i_27/O
                         net (fo=1, routed)           1.001    10.517    CPU_Core_inst/CU/resultReg[12]_i_17_1
    SLICE_X55Y45         LUT4 (Prop_lut4_I3_O)        0.297    10.814 f  CPU_Core_inst/CU/resultReg[12]_i_25/O
                         net (fo=1, routed)           0.403    11.218    CPU_Core_inst/CU/resultReg[12]_i_25_n_0
    SLICE_X55Y45         LUT5 (Prop_lut5_I4_O)        0.124    11.342 f  CPU_Core_inst/CU/resultReg[12]_i_17/O
                         net (fo=77, routed)          1.189    12.531    CPU_Core_inst/CU/bitManipulationValue[3]
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.124    12.655 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          0.664    13.318    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.116    13.434 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.724    14.159    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X58Y54         LUT2 (Prop_lut2_I0_O)        0.328    14.487 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          0.835    15.321    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X59Y57         LUT5 (Prop_lut5_I3_O)        0.124    15.445 f  CPU_Core_inst/CU/resultReg[18]_i_22/O
                         net (fo=3, routed)           0.819    16.264    CPU_Core_inst/CU/resultReg[18]_i_22_n_0
    SLICE_X58Y57         LUT4 (Prop_lut4_I3_O)        0.124    16.388 f  CPU_Core_inst/CU/resultReg[22]_i_24/O
                         net (fo=2, routed)           0.454    16.842    CPU_Core_inst/CU/resultReg[22]_i_24_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I4_O)        0.124    16.966 r  CPU_Core_inst/CU/resultReg[22]_i_15/O
                         net (fo=2, routed)           0.585    17.551    CPU_Core_inst/CU/resultReg[22]_i_15_n_0
    SLICE_X58Y57         LUT5 (Prop_lut5_I1_O)        0.124    17.675 r  CPU_Core_inst/CU/resultReg[21]_i_8/O
                         net (fo=4, routed)           0.930    18.605    CPU_Core_inst/CU/resultReg[21]_i_8_n_0
    SLICE_X55Y57         LUT3 (Prop_lut3_I0_O)        0.152    18.757 r  CPU_Core_inst/CU/resultReg[21]_i_6/O
                         net (fo=15, routed)          0.835    19.592    CPU_Core_inst/CU/resultReg[21]_i_6_n_0
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.332    19.924 r  CPU_Core_inst/CU/resultReg[23]_i_43/O
                         net (fo=1, routed)           0.000    19.924    CPU_Core_inst/CU/resultReg[23]_i_43_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.474 r  CPU_Core_inst/CU/resultReg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.474    CPU_Core_inst/CU/resultReg_reg[23]_i_11_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.808 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/O[1]
                         net (fo=1, routed)           0.977    21.785    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_6
    SLICE_X47Y55         LUT6 (Prop_lut6_I4_O)        0.303    22.088 f  CPU_Core_inst/CU/resultReg[25]_i_3/O
                         net (fo=1, routed)           0.520    22.608    CPU_Core_inst/CU/resultReg[25]_i_3_n_0
    SLICE_X46Y55         LUT5 (Prop_lut5_I2_O)        0.124    22.732 r  CPU_Core_inst/CU/resultReg[25]_i_1/O
                         net (fo=2, routed)           0.634    23.367    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[25]
    SLICE_X46Y50         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.439    25.744    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X46Y50         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/C
                         clock pessimism              0.232    25.976    
                         clock uncertainty           -0.082    25.894    
    SLICE_X46Y50         FDCE (Setup_fdce_C_D)       -0.016    25.878    CPU_Core_inst/ALU_inst/resultReg_reg[25]
  -------------------------------------------------------------------
                         required time                         25.878    
                         arrival time                         -23.367    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.148ns  (logic 4.402ns (25.670%)  route 12.746ns (74.330%))
  Logic Levels:           19  (CARRY4=2 LUT2=4 LUT3=2 LUT4=3 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 25.743 - 20.000 ) 
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.570     6.107    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X49Y43         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.456     6.563 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=20, routed)          0.715     7.278    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X50Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.402 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=18, routed)          0.784     8.186    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I1_O)        0.118     8.304 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.672     8.976    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.326     9.302 f  CPU_Core_inst/RegisterFile_inst/resultReg[12]_i_31/O
                         net (fo=1, routed)           0.000     9.302    CPU_Core_inst/RegisterFile_inst/resultReg[12]_i_31_n_0
    SLICE_X54Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     9.516 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[12]_i_27/O
                         net (fo=1, routed)           1.001    10.517    CPU_Core_inst/CU/resultReg[12]_i_17_1
    SLICE_X55Y45         LUT4 (Prop_lut4_I3_O)        0.297    10.814 f  CPU_Core_inst/CU/resultReg[12]_i_25/O
                         net (fo=1, routed)           0.403    11.218    CPU_Core_inst/CU/resultReg[12]_i_25_n_0
    SLICE_X55Y45         LUT5 (Prop_lut5_I4_O)        0.124    11.342 f  CPU_Core_inst/CU/resultReg[12]_i_17/O
                         net (fo=77, routed)          1.189    12.531    CPU_Core_inst/CU/bitManipulationValue[3]
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.124    12.655 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          0.664    13.318    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.116    13.434 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.724    14.159    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X58Y54         LUT2 (Prop_lut2_I0_O)        0.328    14.487 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          0.835    15.321    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X59Y57         LUT5 (Prop_lut5_I3_O)        0.124    15.445 f  CPU_Core_inst/CU/resultReg[18]_i_22/O
                         net (fo=3, routed)           0.819    16.264    CPU_Core_inst/CU/resultReg[18]_i_22_n_0
    SLICE_X58Y57         LUT4 (Prop_lut4_I3_O)        0.124    16.388 f  CPU_Core_inst/CU/resultReg[22]_i_24/O
                         net (fo=2, routed)           0.454    16.842    CPU_Core_inst/CU/resultReg[22]_i_24_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I4_O)        0.124    16.966 r  CPU_Core_inst/CU/resultReg[22]_i_15/O
                         net (fo=2, routed)           0.585    17.551    CPU_Core_inst/CU/resultReg[22]_i_15_n_0
    SLICE_X58Y57         LUT5 (Prop_lut5_I1_O)        0.124    17.675 r  CPU_Core_inst/CU/resultReg[21]_i_8/O
                         net (fo=4, routed)           0.930    18.605    CPU_Core_inst/CU/resultReg[21]_i_8_n_0
    SLICE_X55Y57         LUT3 (Prop_lut3_I0_O)        0.152    18.757 r  CPU_Core_inst/CU/resultReg[21]_i_6/O
                         net (fo=15, routed)          0.835    19.592    CPU_Core_inst/CU/resultReg[21]_i_6_n_0
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.332    19.924 r  CPU_Core_inst/CU/resultReg[23]_i_43/O
                         net (fo=1, routed)           0.000    19.924    CPU_Core_inst/CU/resultReg[23]_i_43_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.474 r  CPU_Core_inst/CU/resultReg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.474    CPU_Core_inst/CU/resultReg_reg[23]_i_11_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.696 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/O[0]
                         net (fo=1, routed)           0.919    21.615    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_7
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.299    21.914 f  CPU_Core_inst/CU/resultReg[24]_i_4/O
                         net (fo=1, routed)           0.663    22.578    CPU_Core_inst/CU/resultReg[24]_i_4_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.124    22.702 r  CPU_Core_inst/CU/resultReg[24]_i_1/O
                         net (fo=2, routed)           0.554    23.256    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[24]
    SLICE_X47Y54         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.438    25.743    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X47Y54         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[24]/C
                         clock pessimism              0.232    25.975    
                         clock uncertainty           -0.082    25.893    
    SLICE_X47Y54         FDCE (Setup_fdce_C_D)       -0.069    25.824    CPU_Core_inst/ALU_inst/resultReg_reg[24]
  -------------------------------------------------------------------
                         required time                         25.824    
                         arrival time                         -23.256    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.133ns  (logic 5.043ns (29.434%)  route 12.090ns (70.566%))
  Logic Levels:           23  (CARRY4=6 LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 25.743 - 20.000 ) 
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.570     6.107    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X49Y43         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.456     6.563 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=20, routed)          0.715     7.278    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X50Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.402 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=18, routed)          0.784     8.186    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I1_O)        0.118     8.304 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.672     8.976    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.326     9.302 f  CPU_Core_inst/RegisterFile_inst/resultReg[12]_i_31/O
                         net (fo=1, routed)           0.000     9.302    CPU_Core_inst/RegisterFile_inst/resultReg[12]_i_31_n_0
    SLICE_X54Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     9.516 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[12]_i_27/O
                         net (fo=1, routed)           1.001    10.517    CPU_Core_inst/CU/resultReg[12]_i_17_1
    SLICE_X55Y45         LUT4 (Prop_lut4_I3_O)        0.297    10.814 f  CPU_Core_inst/CU/resultReg[12]_i_25/O
                         net (fo=1, routed)           0.403    11.218    CPU_Core_inst/CU/resultReg[12]_i_25_n_0
    SLICE_X55Y45         LUT5 (Prop_lut5_I4_O)        0.124    11.342 f  CPU_Core_inst/CU/resultReg[12]_i_17/O
                         net (fo=77, routed)          1.189    12.531    CPU_Core_inst/CU/bitManipulationValue[3]
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.124    12.655 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          0.664    13.318    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.116    13.434 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.724    14.159    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X58Y54         LUT2 (Prop_lut2_I0_O)        0.328    14.487 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          0.618    15.105    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I2_O)        0.124    15.229 f  CPU_Core_inst/CU/resultReg[12]_i_23/O
                         net (fo=2, routed)           0.604    15.833    CPU_Core_inst/CU/resultReg[12]_i_23_n_0
    SLICE_X61Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.957 f  CPU_Core_inst/CU/resultReg[10]_i_11/O
                         net (fo=2, routed)           0.467    16.424    CPU_Core_inst/CU/resultReg[10]_i_11_n_0
    SLICE_X61Y54         LUT4 (Prop_lut4_I3_O)        0.119    16.543 f  CPU_Core_inst/CU/resultReg[9]_i_13/O
                         net (fo=1, routed)           0.825    17.369    CPU_Core_inst/CU/resultReg[9]_i_13_n_0
    SLICE_X58Y53         LUT5 (Prop_lut5_I4_O)        0.360    17.729 r  CPU_Core_inst/CU/resultReg[9]_i_8/O
                         net (fo=2, routed)           0.536    18.265    CPU_Core_inst/CU/resultReg[9]_i_8_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I0_O)        0.326    18.591 r  CPU_Core_inst/CU/resultReg[9]_i_6/O
                         net (fo=15, routed)          0.762    19.353    CPU_Core_inst/CU/resultReg[9]_i_6_n_0
    SLICE_X54Y48         LUT2 (Prop_lut2_I1_O)        0.124    19.477 r  CPU_Core_inst/CU/resultReg[11]_i_44/O
                         net (fo=1, routed)           0.000    19.477    CPU_Core_inst/CU/resultReg[11]_i_44_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.010 r  CPU_Core_inst/CU/resultReg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.010    CPU_Core_inst/CU/resultReg_reg[11]_i_12_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.127 r  CPU_Core_inst/CU/resultReg_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.001    20.127    CPU_Core_inst/CU/resultReg_reg[15]_i_7_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.244 r  CPU_Core_inst/CU/resultReg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.244    CPU_Core_inst/CU/resultReg_reg[19]_i_7_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.361 r  CPU_Core_inst/CU/resultReg_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.361    CPU_Core_inst/CU/resultReg_reg[23]_i_10_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.478 r  CPU_Core_inst/CU/resultReg_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.478    CPU_Core_inst/CU/resultReg_reg[27]_i_13_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.697 r  CPU_Core_inst/CU/resultReg_reg[30]_i_22/O[0]
                         net (fo=1, routed)           0.903    21.600    CPU_Core_inst/CU/resultReg_reg[30]_i_22_n_7
    SLICE_X52Y56         LUT6 (Prop_lut6_I1_O)        0.295    21.895 f  CPU_Core_inst/CU/resultReg[28]_i_3/O
                         net (fo=1, routed)           0.646    22.541    CPU_Core_inst/CU/resultReg[28]_i_3_n_0
    SLICE_X48Y56         LUT5 (Prop_lut5_I2_O)        0.124    22.665 r  CPU_Core_inst/CU/resultReg[28]_i_1/O
                         net (fo=2, routed)           0.575    23.241    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[28]
    SLICE_X47Y56         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.438    25.743    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X47Y56         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[28]/C
                         clock pessimism              0.232    25.975    
                         clock uncertainty           -0.082    25.893    
    SLICE_X47Y56         FDCE (Setup_fdce_C_D)       -0.067    25.826    CPU_Core_inst/ALU_inst/resultReg_reg[28]
  -------------------------------------------------------------------
                         required time                         25.826    
                         arrival time                         -23.241    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.158ns  (logic 4.924ns (28.698%)  route 12.234ns (71.302%))
  Logic Levels:           21  (CARRY4=4 LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 25.743 - 20.000 ) 
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.570     6.107    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X49Y43         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.456     6.563 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=20, routed)          0.715     7.278    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X50Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.402 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=18, routed)          0.784     8.186    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I1_O)        0.118     8.304 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.672     8.976    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.326     9.302 f  CPU_Core_inst/RegisterFile_inst/resultReg[12]_i_31/O
                         net (fo=1, routed)           0.000     9.302    CPU_Core_inst/RegisterFile_inst/resultReg[12]_i_31_n_0
    SLICE_X54Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     9.516 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[12]_i_27/O
                         net (fo=1, routed)           1.001    10.517    CPU_Core_inst/CU/resultReg[12]_i_17_1
    SLICE_X55Y45         LUT4 (Prop_lut4_I3_O)        0.297    10.814 f  CPU_Core_inst/CU/resultReg[12]_i_25/O
                         net (fo=1, routed)           0.403    11.218    CPU_Core_inst/CU/resultReg[12]_i_25_n_0
    SLICE_X55Y45         LUT5 (Prop_lut5_I4_O)        0.124    11.342 f  CPU_Core_inst/CU/resultReg[12]_i_17/O
                         net (fo=77, routed)          1.189    12.531    CPU_Core_inst/CU/bitManipulationValue[3]
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.124    12.655 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          0.664    13.318    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.116    13.434 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.724    14.159    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X58Y54         LUT2 (Prop_lut2_I0_O)        0.328    14.487 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          0.618    15.105    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I2_O)        0.124    15.229 f  CPU_Core_inst/CU/resultReg[12]_i_23/O
                         net (fo=2, routed)           0.604    15.833    CPU_Core_inst/CU/resultReg[12]_i_23_n_0
    SLICE_X61Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.957 f  CPU_Core_inst/CU/resultReg[10]_i_11/O
                         net (fo=2, routed)           0.467    16.424    CPU_Core_inst/CU/resultReg[10]_i_11_n_0
    SLICE_X61Y54         LUT4 (Prop_lut4_I3_O)        0.119    16.543 f  CPU_Core_inst/CU/resultReg[9]_i_13/O
                         net (fo=1, routed)           0.825    17.369    CPU_Core_inst/CU/resultReg[9]_i_13_n_0
    SLICE_X58Y53         LUT5 (Prop_lut5_I4_O)        0.360    17.729 r  CPU_Core_inst/CU/resultReg[9]_i_8/O
                         net (fo=2, routed)           0.536    18.265    CPU_Core_inst/CU/resultReg[9]_i_8_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I0_O)        0.326    18.591 r  CPU_Core_inst/CU/resultReg[9]_i_6/O
                         net (fo=15, routed)          0.762    19.353    CPU_Core_inst/CU/resultReg[9]_i_6_n_0
    SLICE_X54Y48         LUT2 (Prop_lut2_I1_O)        0.124    19.477 r  CPU_Core_inst/CU/resultReg[11]_i_44/O
                         net (fo=1, routed)           0.000    19.477    CPU_Core_inst/CU/resultReg[11]_i_44_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.010 r  CPU_Core_inst/CU/resultReg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.010    CPU_Core_inst/CU/resultReg_reg[11]_i_12_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.127 r  CPU_Core_inst/CU/resultReg_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.001    20.127    CPU_Core_inst/CU/resultReg_reg[15]_i_7_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.244 r  CPU_Core_inst/CU/resultReg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.244    CPU_Core_inst/CU/resultReg_reg[19]_i_7_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.567 r  CPU_Core_inst/CU/resultReg_reg[23]_i_10/O[1]
                         net (fo=1, routed)           0.804    21.372    CPU_Core_inst/CU/resultReg_reg[23]_i_10_n_6
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.306    21.678 f  CPU_Core_inst/CU/resultReg[21]_i_3/O
                         net (fo=1, routed)           0.972    22.650    CPU_Core_inst/CU/resultReg[21]_i_3_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I2_O)        0.124    22.774 r  CPU_Core_inst/CU/resultReg[21]_i_1/O
                         net (fo=2, routed)           0.492    23.265    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[21]
    SLICE_X46Y53         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.438    25.743    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X46Y53         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[21]/C
                         clock pessimism              0.232    25.975    
                         clock uncertainty           -0.082    25.893    
    SLICE_X46Y53         FDCE (Setup_fdce_C_D)       -0.031    25.862    CPU_Core_inst/ALU_inst/resultReg_reg[21]
  -------------------------------------------------------------------
                         required time                         25.862    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  2.597    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.082ns  (logic 4.925ns (28.831%)  route 12.157ns (71.169%))
  Logic Levels:           21  (CARRY4=4 LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 25.744 - 20.000 ) 
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.570     6.107    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X49Y43         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.456     6.563 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=20, routed)          0.715     7.278    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X50Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.402 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=18, routed)          0.784     8.186    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I1_O)        0.118     8.304 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.672     8.976    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.326     9.302 f  CPU_Core_inst/RegisterFile_inst/resultReg[12]_i_31/O
                         net (fo=1, routed)           0.000     9.302    CPU_Core_inst/RegisterFile_inst/resultReg[12]_i_31_n_0
    SLICE_X54Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     9.516 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[12]_i_27/O
                         net (fo=1, routed)           1.001    10.517    CPU_Core_inst/CU/resultReg[12]_i_17_1
    SLICE_X55Y45         LUT4 (Prop_lut4_I3_O)        0.297    10.814 f  CPU_Core_inst/CU/resultReg[12]_i_25/O
                         net (fo=1, routed)           0.403    11.218    CPU_Core_inst/CU/resultReg[12]_i_25_n_0
    SLICE_X55Y45         LUT5 (Prop_lut5_I4_O)        0.124    11.342 f  CPU_Core_inst/CU/resultReg[12]_i_17/O
                         net (fo=77, routed)          1.189    12.531    CPU_Core_inst/CU/bitManipulationValue[3]
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.124    12.655 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          0.664    13.318    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.116    13.434 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.724    14.159    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X58Y54         LUT2 (Prop_lut2_I0_O)        0.328    14.487 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          0.618    15.105    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I2_O)        0.124    15.229 f  CPU_Core_inst/CU/resultReg[12]_i_23/O
                         net (fo=2, routed)           0.604    15.833    CPU_Core_inst/CU/resultReg[12]_i_23_n_0
    SLICE_X61Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.957 f  CPU_Core_inst/CU/resultReg[10]_i_11/O
                         net (fo=2, routed)           0.467    16.424    CPU_Core_inst/CU/resultReg[10]_i_11_n_0
    SLICE_X61Y54         LUT4 (Prop_lut4_I3_O)        0.119    16.543 f  CPU_Core_inst/CU/resultReg[9]_i_13/O
                         net (fo=1, routed)           0.825    17.369    CPU_Core_inst/CU/resultReg[9]_i_13_n_0
    SLICE_X58Y53         LUT5 (Prop_lut5_I4_O)        0.360    17.729 r  CPU_Core_inst/CU/resultReg[9]_i_8/O
                         net (fo=2, routed)           0.536    18.265    CPU_Core_inst/CU/resultReg[9]_i_8_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I0_O)        0.326    18.591 r  CPU_Core_inst/CU/resultReg[9]_i_6/O
                         net (fo=15, routed)          0.912    19.503    CPU_Core_inst/CU/resultReg[9]_i_6_n_0
    SLICE_X51Y49         LUT2 (Prop_lut2_I1_O)        0.124    19.627 r  CPU_Core_inst/CU/resultReg[11]_i_18/O
                         net (fo=1, routed)           0.000    19.627    CPU_Core_inst/CU/resultReg[11]_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.177 r  CPU_Core_inst/CU/resultReg_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.001    20.177    CPU_Core_inst/CU/resultReg_reg[11]_i_7_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  CPU_Core_inst/CU/resultReg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.291    CPU_Core_inst/CU/resultReg_reg[15]_i_11_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  CPU_Core_inst/CU/resultReg_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.405    CPU_Core_inst/CU/resultReg_reg[19]_i_10_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.718 r  CPU_Core_inst/CU/resultReg_reg[23]_i_7/O[3]
                         net (fo=1, routed)           0.872    21.590    CPU_Core_inst/CU/resultReg_reg[23]_i_7_n_4
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.306    21.896 f  CPU_Core_inst/CU/resultReg[23]_i_3/O
                         net (fo=1, routed)           0.541    22.437    CPU_Core_inst/CU/resultReg[23]_i_3_n_0
    SLICE_X45Y55         LUT5 (Prop_lut5_I2_O)        0.124    22.561 r  CPU_Core_inst/CU/resultReg[23]_i_1/O
                         net (fo=2, routed)           0.629    23.189    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[23]
    SLICE_X45Y50         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.439    25.744    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X45Y50         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[23]/C
                         clock pessimism              0.232    25.976    
                         clock uncertainty           -0.082    25.894    
    SLICE_X45Y50         FDCE (Setup_fdce_C_D)       -0.067    25.827    CPU_Core_inst/ALU_inst/resultReg_reg[23]
  -------------------------------------------------------------------
                         required time                         25.827    
                         arrival time                         -23.189    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.648ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.060ns  (logic 5.171ns (30.311%)  route 11.889ns (69.689%))
  Logic Levels:           23  (CARRY4=6 LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.570     6.107    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X49Y43         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.456     6.563 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=20, routed)          0.715     7.278    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X50Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.402 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=18, routed)          0.784     8.186    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I1_O)        0.118     8.304 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.672     8.976    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.326     9.302 f  CPU_Core_inst/RegisterFile_inst/resultReg[12]_i_31/O
                         net (fo=1, routed)           0.000     9.302    CPU_Core_inst/RegisterFile_inst/resultReg[12]_i_31_n_0
    SLICE_X54Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     9.516 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[12]_i_27/O
                         net (fo=1, routed)           1.001    10.517    CPU_Core_inst/CU/resultReg[12]_i_17_1
    SLICE_X55Y45         LUT4 (Prop_lut4_I3_O)        0.297    10.814 f  CPU_Core_inst/CU/resultReg[12]_i_25/O
                         net (fo=1, routed)           0.403    11.218    CPU_Core_inst/CU/resultReg[12]_i_25_n_0
    SLICE_X55Y45         LUT5 (Prop_lut5_I4_O)        0.124    11.342 f  CPU_Core_inst/CU/resultReg[12]_i_17/O
                         net (fo=77, routed)          1.189    12.531    CPU_Core_inst/CU/bitManipulationValue[3]
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.124    12.655 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          0.664    13.318    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.116    13.434 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.724    14.159    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X58Y54         LUT2 (Prop_lut2_I0_O)        0.328    14.487 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          0.618    15.105    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I2_O)        0.124    15.229 f  CPU_Core_inst/CU/resultReg[12]_i_23/O
                         net (fo=2, routed)           0.604    15.833    CPU_Core_inst/CU/resultReg[12]_i_23_n_0
    SLICE_X61Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.957 f  CPU_Core_inst/CU/resultReg[10]_i_11/O
                         net (fo=2, routed)           0.467    16.424    CPU_Core_inst/CU/resultReg[10]_i_11_n_0
    SLICE_X61Y54         LUT4 (Prop_lut4_I3_O)        0.119    16.543 f  CPU_Core_inst/CU/resultReg[9]_i_13/O
                         net (fo=1, routed)           0.825    17.369    CPU_Core_inst/CU/resultReg[9]_i_13_n_0
    SLICE_X58Y53         LUT5 (Prop_lut5_I4_O)        0.360    17.729 r  CPU_Core_inst/CU/resultReg[9]_i_8/O
                         net (fo=2, routed)           0.536    18.265    CPU_Core_inst/CU/resultReg[9]_i_8_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I0_O)        0.326    18.591 r  CPU_Core_inst/CU/resultReg[9]_i_6/O
                         net (fo=15, routed)          0.912    19.503    CPU_Core_inst/CU/resultReg[9]_i_6_n_0
    SLICE_X51Y49         LUT2 (Prop_lut2_I1_O)        0.124    19.627 r  CPU_Core_inst/CU/resultReg[11]_i_18/O
                         net (fo=1, routed)           0.000    19.627    CPU_Core_inst/CU/resultReg[11]_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.177 r  CPU_Core_inst/CU/resultReg_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.001    20.177    CPU_Core_inst/CU/resultReg_reg[11]_i_7_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  CPU_Core_inst/CU/resultReg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.291    CPU_Core_inst/CU/resultReg_reg[15]_i_11_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  CPU_Core_inst/CU/resultReg_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.405    CPU_Core_inst/CU/resultReg_reg[19]_i_10_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  CPU_Core_inst/CU/resultReg_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.519    CPU_Core_inst/CU/resultReg_reg[23]_i_7_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.633 r  CPU_Core_inst/CU/resultReg_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.633    CPU_Core_inst/CU/resultReg_reg[27]_i_8_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.967 r  CPU_Core_inst/CU/resultReg_reg[30]_i_17/O[1]
                         net (fo=1, routed)           0.735    21.702    CPU_Core_inst/CU/resultReg_reg[30]_i_17_n_6
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.303    22.005 f  CPU_Core_inst/CU/resultReg[29]_i_3/O
                         net (fo=1, routed)           0.414    22.419    CPU_Core_inst/CU/resultReg[29]_i_3_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I2_O)        0.124    22.543 r  CPU_Core_inst/CU/resultReg[29]_i_1/O
                         net (fo=2, routed)           0.625    23.167    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[29]
    SLICE_X48Y56         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.441    25.746    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X48Y56         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[29]/C
                         clock pessimism              0.232    25.978    
                         clock uncertainty           -0.082    25.896    
    SLICE_X48Y56         FDCE (Setup_fdce_C_D)       -0.081    25.815    CPU_Core_inst/ALU_inst/resultReg_reg[29]
  -------------------------------------------------------------------
                         required time                         25.815    
                         arrival time                         -23.167    
  -------------------------------------------------------------------
                         slack                                  2.648    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.096ns  (logic 4.809ns (28.129%)  route 12.287ns (71.871%))
  Logic Levels:           21  (CARRY4=4 LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 25.744 - 20.000 ) 
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.570     6.107    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X49Y43         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.456     6.563 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=20, routed)          0.715     7.278    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X50Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.402 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=18, routed)          0.784     8.186    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I1_O)        0.118     8.304 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.672     8.976    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.326     9.302 f  CPU_Core_inst/RegisterFile_inst/resultReg[12]_i_31/O
                         net (fo=1, routed)           0.000     9.302    CPU_Core_inst/RegisterFile_inst/resultReg[12]_i_31_n_0
    SLICE_X54Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     9.516 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[12]_i_27/O
                         net (fo=1, routed)           1.001    10.517    CPU_Core_inst/CU/resultReg[12]_i_17_1
    SLICE_X55Y45         LUT4 (Prop_lut4_I3_O)        0.297    10.814 f  CPU_Core_inst/CU/resultReg[12]_i_25/O
                         net (fo=1, routed)           0.403    11.218    CPU_Core_inst/CU/resultReg[12]_i_25_n_0
    SLICE_X55Y45         LUT5 (Prop_lut5_I4_O)        0.124    11.342 f  CPU_Core_inst/CU/resultReg[12]_i_17/O
                         net (fo=77, routed)          1.189    12.531    CPU_Core_inst/CU/bitManipulationValue[3]
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.124    12.655 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          0.664    13.318    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.116    13.434 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.724    14.159    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X58Y54         LUT2 (Prop_lut2_I0_O)        0.328    14.487 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          0.618    15.105    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I2_O)        0.124    15.229 f  CPU_Core_inst/CU/resultReg[12]_i_23/O
                         net (fo=2, routed)           0.604    15.833    CPU_Core_inst/CU/resultReg[12]_i_23_n_0
    SLICE_X61Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.957 f  CPU_Core_inst/CU/resultReg[10]_i_11/O
                         net (fo=2, routed)           0.467    16.424    CPU_Core_inst/CU/resultReg[10]_i_11_n_0
    SLICE_X61Y54         LUT4 (Prop_lut4_I3_O)        0.119    16.543 f  CPU_Core_inst/CU/resultReg[9]_i_13/O
                         net (fo=1, routed)           0.825    17.369    CPU_Core_inst/CU/resultReg[9]_i_13_n_0
    SLICE_X58Y53         LUT5 (Prop_lut5_I4_O)        0.360    17.729 r  CPU_Core_inst/CU/resultReg[9]_i_8/O
                         net (fo=2, routed)           0.536    18.265    CPU_Core_inst/CU/resultReg[9]_i_8_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I0_O)        0.326    18.591 r  CPU_Core_inst/CU/resultReg[9]_i_6/O
                         net (fo=15, routed)          0.893    19.484    CPU_Core_inst/CU/resultReg[9]_i_6_n_0
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124    19.608 r  CPU_Core_inst/CU/resultReg[11]_i_29/O
                         net (fo=1, routed)           0.000    19.608    CPU_Core_inst/CU/resultReg[11]_i_29_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.141 r  CPU_Core_inst/CU/resultReg_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.141    CPU_Core_inst/CU/resultReg_reg[11]_i_9_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.258 r  CPU_Core_inst/CU/resultReg_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.258    CPU_Core_inst/CU/resultReg_reg[15]_i_12_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.375 r  CPU_Core_inst/CU/resultReg_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.375    CPU_Core_inst/CU/resultReg_reg[19]_i_12_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.594 r  CPU_Core_inst/CU/resultReg_reg[23]_i_9/O[0]
                         net (fo=1, routed)           0.922    21.516    CPU_Core_inst/CU/ALU_inst/data10[20]
    SLICE_X49Y54         LUT6 (Prop_lut6_I4_O)        0.295    21.811 f  CPU_Core_inst/CU/resultReg[20]_i_3/O
                         net (fo=1, routed)           0.635    22.447    CPU_Core_inst/CU/resultReg[20]_i_3_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I2_O)        0.124    22.571 r  CPU_Core_inst/CU/resultReg[20]_i_1/O
                         net (fo=2, routed)           0.633    23.204    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[20]
    SLICE_X46Y50         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.439    25.744    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X46Y50         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[20]/C
                         clock pessimism              0.232    25.976    
                         clock uncertainty           -0.082    25.894    
    SLICE_X46Y50         FDCE (Setup_fdce_C_D)       -0.028    25.866    CPU_Core_inst/ALU_inst/resultReg_reg[20]
  -------------------------------------------------------------------
                         required time                         25.866    
                         arrival time                         -23.204    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.055ns  (logic 4.422ns (25.927%)  route 12.633ns (74.073%))
  Logic Levels:           19  (CARRY4=2 LUT2=4 LUT3=2 LUT4=3 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.107ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.570     6.107    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X49Y43         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.456     6.563 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=20, routed)          0.715     7.278    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X50Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.402 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=18, routed)          0.784     8.186    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I1_O)        0.118     8.304 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.672     8.976    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.326     9.302 f  CPU_Core_inst/RegisterFile_inst/resultReg[12]_i_31/O
                         net (fo=1, routed)           0.000     9.302    CPU_Core_inst/RegisterFile_inst/resultReg[12]_i_31_n_0
    SLICE_X54Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     9.516 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[12]_i_27/O
                         net (fo=1, routed)           1.001    10.517    CPU_Core_inst/CU/resultReg[12]_i_17_1
    SLICE_X55Y45         LUT4 (Prop_lut4_I3_O)        0.297    10.814 f  CPU_Core_inst/CU/resultReg[12]_i_25/O
                         net (fo=1, routed)           0.403    11.218    CPU_Core_inst/CU/resultReg[12]_i_25_n_0
    SLICE_X55Y45         LUT5 (Prop_lut5_I4_O)        0.124    11.342 f  CPU_Core_inst/CU/resultReg[12]_i_17/O
                         net (fo=77, routed)          1.189    12.531    CPU_Core_inst/CU/bitManipulationValue[3]
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.124    12.655 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          0.664    13.318    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.116    13.434 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.724    14.159    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X58Y54         LUT2 (Prop_lut2_I0_O)        0.328    14.487 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          0.835    15.321    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X59Y57         LUT5 (Prop_lut5_I3_O)        0.124    15.445 f  CPU_Core_inst/CU/resultReg[18]_i_22/O
                         net (fo=3, routed)           0.819    16.264    CPU_Core_inst/CU/resultReg[18]_i_22_n_0
    SLICE_X58Y57         LUT4 (Prop_lut4_I3_O)        0.124    16.388 f  CPU_Core_inst/CU/resultReg[22]_i_24/O
                         net (fo=2, routed)           0.454    16.842    CPU_Core_inst/CU/resultReg[22]_i_24_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I4_O)        0.124    16.966 r  CPU_Core_inst/CU/resultReg[22]_i_15/O
                         net (fo=2, routed)           0.585    17.551    CPU_Core_inst/CU/resultReg[22]_i_15_n_0
    SLICE_X58Y57         LUT5 (Prop_lut5_I1_O)        0.124    17.675 r  CPU_Core_inst/CU/resultReg[21]_i_8/O
                         net (fo=4, routed)           0.930    18.605    CPU_Core_inst/CU/resultReg[21]_i_8_n_0
    SLICE_X55Y57         LUT3 (Prop_lut3_I0_O)        0.152    18.757 r  CPU_Core_inst/CU/resultReg[21]_i_6/O
                         net (fo=15, routed)          0.835    19.592    CPU_Core_inst/CU/resultReg[21]_i_6_n_0
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.332    19.924 r  CPU_Core_inst/CU/resultReg[23]_i_43/O
                         net (fo=1, routed)           0.000    19.924    CPU_Core_inst/CU/resultReg[23]_i_43_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.474 r  CPU_Core_inst/CU/resultReg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.474    CPU_Core_inst/CU/resultReg_reg[23]_i_11_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.713 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/O[2]
                         net (fo=1, routed)           0.889    21.602    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_5
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.302    21.904 f  CPU_Core_inst/CU/resultReg[26]_i_4/O
                         net (fo=1, routed)           0.573    22.477    CPU_Core_inst/CU/resultReg[26]_i_4_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.124    22.601 r  CPU_Core_inst/CU/resultReg[26]_i_1/O
                         net (fo=2, routed)           0.562    23.163    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[26]
    SLICE_X48Y56         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.441    25.746    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X48Y56         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[26]/C
                         clock pessimism              0.232    25.978    
                         clock uncertainty           -0.082    25.896    
    SLICE_X48Y56         FDCE (Setup_fdce_C_D)       -0.047    25.849    CPU_Core_inst/ALU_inst/resultReg_reg[26]
  -------------------------------------------------------------------
                         required time                         25.849    
                         arrival time                         -23.163    
  -------------------------------------------------------------------
                         slack                                  2.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 memoryMapping_inst/clockControllerPrescalerReg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[933]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.561     1.789    memoryMapping_inst/CLK
    SLICE_X57Y31         FDCE                                         r  memoryMapping_inst/clockControllerPrescalerReg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDCE (Prop_fdce_C_Q)         0.141     1.930 r  memoryMapping_inst/clockControllerPrescalerReg_reg[24]/Q
                         net (fo=2, routed)           0.121     2.051    memoryMapping_inst/clockControllerPrescalerReg[24]
    SLICE_X57Y30         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[933]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.827     2.332    memoryMapping_inst/CLK
    SLICE_X57Y30         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[933]/C
                         clock pessimism             -0.530     1.802    
    SLICE_X57Y30         FDCE (Hold_fdce_C_D)         0.066     1.868    memoryMapping_inst/debugSignalsReg_reg[933]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[962]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.799%)  route 0.131ns (48.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.559     1.787    memoryMapping_inst/CLK
    SLICE_X55Y31         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.141     1.928 r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[21]/Q
                         net (fo=3, routed)           0.131     2.059    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[21]
    SLICE_X54Y30         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[962]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.827     2.332    memoryMapping_inst/CLK
    SLICE_X54Y30         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[962]/C
                         clock pessimism             -0.532     1.800    
    SLICE_X54Y30         FDCE (Hold_fdce_C_D)         0.076     1.876    memoryMapping_inst/debugSignalsReg_reg[962]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 memoryMapping_inst/clockControllerPrescalerReg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[930]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.912%)  route 0.124ns (43.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.559     1.787    memoryMapping_inst/CLK
    SLICE_X54Y31         FDCE                                         r  memoryMapping_inst/clockControllerPrescalerReg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164     1.951 r  memoryMapping_inst/clockControllerPrescalerReg_reg[21]/Q
                         net (fo=2, routed)           0.124     2.075    memoryMapping_inst/clockControllerPrescalerReg[21]
    SLICE_X57Y30         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[930]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.827     2.332    memoryMapping_inst/CLK
    SLICE_X57Y30         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[930]/C
                         clock pessimism             -0.511     1.821    
    SLICE_X57Y30         FDCE (Hold_fdce_C_D)         0.070     1.891    memoryMapping_inst/debugSignalsReg_reg[930]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/CPSR_Reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.915%)  route 0.362ns (66.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.565     1.793    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X48Y50         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDCE (Prop_fdce_C_Q)         0.141     1.934 r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/Q
                         net (fo=1, routed)           0.362     2.297    CPU_Core_inst/CU/CPSR_Reg_reg[3]_0[2]
    SLICE_X48Y41         LUT6 (Prop_lut6_I1_O)        0.045     2.342 r  CPU_Core_inst/CU/CPSR_Reg[3]_i_2/O
                         net (fo=1, routed)           0.000     2.342    CPU_Core_inst/CU/CPSR_Reg[3]_i_2_n_0
    SLICE_X48Y41         FDCE                                         r  CPU_Core_inst/CU/CPSR_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.835     2.340    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y41         FDCE                                         r  CPU_Core_inst/CU/CPSR_Reg_reg[3]/C
                         clock pessimism             -0.277     2.063    
    SLICE_X48Y41         FDCE (Hold_fdce_C_D)         0.092     2.155    CPU_Core_inst/CU/CPSR_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[971]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.831%)  route 0.131ns (48.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.559     1.787    memoryMapping_inst/CLK
    SLICE_X55Y31         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.141     1.928 r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[30]/Q
                         net (fo=3, routed)           0.131     2.059    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[30]
    SLICE_X55Y30         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[971]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.827     2.332    memoryMapping_inst/CLK
    SLICE_X55Y30         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[971]/C
                         clock pessimism             -0.532     1.800    
    SLICE_X55Y30         FDCE (Hold_fdce_C_D)         0.072     1.872    memoryMapping_inst/debugSignalsReg_reg[971]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 memoryMapping_inst/clockControllerPrescalerReg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[916]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.845%)  route 0.110ns (40.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.553     1.781    memoryMapping_inst/CLK
    SLICE_X52Y25         FDCE                                         r  memoryMapping_inst/clockControllerPrescalerReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDCE (Prop_fdce_C_Q)         0.164     1.945 r  memoryMapping_inst/clockControllerPrescalerReg_reg[7]/Q
                         net (fo=2, routed)           0.110     2.055    memoryMapping_inst/clockControllerPrescalerReg[7]
    SLICE_X51Y26         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[916]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.822     2.327    memoryMapping_inst/CLK
    SLICE_X51Y26         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[916]/C
                         clock pessimism             -0.532     1.795    
    SLICE_X51Y26         FDCE (Hold_fdce_C_D)         0.070     1.865    memoryMapping_inst/debugSignalsReg_reg[916]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterface_inst/receiveRegister_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.768%)  route 0.131ns (48.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.583     1.811    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X62Y23         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveRegister_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.952 r  memoryMapping_inst/serialInterface_inst/receiveRegister_reg[5]/Q
                         net (fo=2, routed)           0.131     2.083    memoryMapping_inst/serialInterface_inst/receiveRegister[5]
    SLICE_X62Y24         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.850     2.355    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X62Y24         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[0][5]/C
                         clock pessimism             -0.532     1.823    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.070     1.893    memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 memoryMapping_inst/clockControllerPrescalerReg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[923]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.754%)  route 0.110ns (40.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.553     1.781    memoryMapping_inst/CLK
    SLICE_X52Y25         FDCE                                         r  memoryMapping_inst/clockControllerPrescalerReg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDCE (Prop_fdce_C_Q)         0.164     1.945 r  memoryMapping_inst/clockControllerPrescalerReg_reg[14]/Q
                         net (fo=2, routed)           0.110     2.056    memoryMapping_inst/clockControllerPrescalerReg[14]
    SLICE_X51Y26         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[923]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.822     2.327    memoryMapping_inst/CLK
    SLICE_X51Y26         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[923]/C
                         clock pessimism             -0.532     1.795    
    SLICE_X51Y26         FDCE (Hold_fdce_C_D)         0.070     1.865    memoryMapping_inst/debugSignalsReg_reg[923]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 memoryMapping_inst/clockControllerPrescalerReg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[920]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.556     1.784    memoryMapping_inst/CLK
    SLICE_X53Y27         FDCE                                         r  memoryMapping_inst/clockControllerPrescalerReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.141     1.925 r  memoryMapping_inst/clockControllerPrescalerReg_reg[11]/Q
                         net (fo=2, routed)           0.127     2.052    memoryMapping_inst/clockControllerPrescalerReg[11]
    SLICE_X52Y26         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[920]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.822     2.327    memoryMapping_inst/CLK
    SLICE_X52Y26         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[920]/C
                         clock pessimism             -0.532     1.795    
    SLICE_X52Y26         FDCE (Hold_fdce_C_D)         0.063     1.858    memoryMapping_inst/debugSignalsReg_reg[920]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[964]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.822%)  route 0.136ns (49.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.559     1.787    memoryMapping_inst/CLK
    SLICE_X55Y31         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.141     1.928 r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[23]/Q
                         net (fo=3, routed)           0.136     2.065    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[23]
    SLICE_X55Y29         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[964]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.826     2.331    memoryMapping_inst/CLK
    SLICE_X55Y29         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[964]/C
                         clock pessimism             -0.532     1.799    
    SLICE_X55Y29         FDCE (Hold_fdce_C_D)         0.071     1.870    memoryMapping_inst/debugSignalsReg_reg[964]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         internalClk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ClockGenerator/mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    internalClk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y56     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X50Y57     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y50     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X50Y46     CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y47     CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X46Y48     CPU_Core_inst/ALU_inst/resultReg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y49     CPU_Core_inst/ALU_inst/resultReg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y48     CPU_Core_inst/ALU_inst/resultReg_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y36     ram_inst/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y36     ram_inst/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y37     ram_inst/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y37     ram_inst/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y36     ram_inst/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y36     ram_inst/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y37     ram_inst/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y37     ram_inst/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y36     ram_inst/ram_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y36     ram_inst/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y36     ram_inst/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y36     ram_inst/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y37     ram_inst/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y37     ram_inst/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y36     ram_inst/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y36     ram_inst/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y37     ram_inst/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y37     ram_inst/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y36     ram_inst/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y36     ram_inst/ram_reg_0_15_0_0__11/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  internalClk
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack       10.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.717ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.304ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[878]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 0.666ns (7.363%)  route 8.379ns (92.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 25.743 - 20.000 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.564     6.101    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y40         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518     6.619 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.662     7.281    CPU_Core_inst/CU/softwareReset
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.148     7.429 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         7.717    15.147    memoryMapping_inst/AR[0]
    SLICE_X54Y22         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[878]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.438    25.743    memoryMapping_inst/CLK
    SLICE_X54Y22         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[878]/C
                         clock pessimism              0.312    26.055    
                         clock uncertainty           -0.082    25.974    
    SLICE_X54Y22         FDCE (Recov_fdce_C_CLR)     -0.523    25.451    memoryMapping_inst/debugSignalsReg_reg[878]
  -------------------------------------------------------------------
                         required time                         25.451    
                         arrival time                         -15.147    
  -------------------------------------------------------------------
                         slack                                 10.304    

Slack (MET) :             10.304ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[879]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 0.666ns (7.363%)  route 8.379ns (92.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 25.743 - 20.000 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.564     6.101    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y40         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518     6.619 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.662     7.281    CPU_Core_inst/CU/softwareReset
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.148     7.429 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         7.717    15.147    memoryMapping_inst/AR[0]
    SLICE_X54Y22         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[879]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.438    25.743    memoryMapping_inst/CLK
    SLICE_X54Y22         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[879]/C
                         clock pessimism              0.312    26.055    
                         clock uncertainty           -0.082    25.974    
    SLICE_X54Y22         FDCE (Recov_fdce_C_CLR)     -0.523    25.451    memoryMapping_inst/debugSignalsReg_reg[879]
  -------------------------------------------------------------------
                         required time                         25.451    
                         arrival time                         -15.147    
  -------------------------------------------------------------------
                         slack                                 10.304    

Slack (MET) :             10.304ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[887]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 0.666ns (7.363%)  route 8.379ns (92.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 25.743 - 20.000 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.564     6.101    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y40         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518     6.619 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.662     7.281    CPU_Core_inst/CU/softwareReset
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.148     7.429 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         7.717    15.147    memoryMapping_inst/AR[0]
    SLICE_X54Y22         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[887]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.438    25.743    memoryMapping_inst/CLK
    SLICE_X54Y22         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[887]/C
                         clock pessimism              0.312    26.055    
                         clock uncertainty           -0.082    25.974    
    SLICE_X54Y22         FDCE (Recov_fdce_C_CLR)     -0.523    25.451    memoryMapping_inst/debugSignalsReg_reg[887]
  -------------------------------------------------------------------
                         required time                         25.451    
                         arrival time                         -15.147    
  -------------------------------------------------------------------
                         slack                                 10.304    

Slack (MET) :             10.304ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[890]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 0.666ns (7.363%)  route 8.379ns (92.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 25.743 - 20.000 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.564     6.101    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y40         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518     6.619 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.662     7.281    CPU_Core_inst/CU/softwareReset
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.148     7.429 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         7.717    15.147    memoryMapping_inst/AR[0]
    SLICE_X54Y22         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[890]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.438    25.743    memoryMapping_inst/CLK
    SLICE_X54Y22         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[890]/C
                         clock pessimism              0.312    26.055    
                         clock uncertainty           -0.082    25.974    
    SLICE_X54Y22         FDCE (Recov_fdce_C_CLR)     -0.523    25.451    memoryMapping_inst/debugSignalsReg_reg[890]
  -------------------------------------------------------------------
                         required time                         25.451    
                         arrival time                         -15.147    
  -------------------------------------------------------------------
                         slack                                 10.304    

Slack (MET) :             10.553ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterfacePrescalerReg_reg[4]/PRE
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.760ns  (logic 0.666ns (7.603%)  route 8.094ns (92.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.564     6.101    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y40         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518     6.619 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.662     7.281    CPU_Core_inst/CU/softwareReset
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.148     7.429 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         7.432    14.861    memoryMapping_inst/AR[0]
    SLICE_X57Y21         FDPE                                         f  memoryMapping_inst/serialInterfacePrescalerReg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.441    25.746    memoryMapping_inst/CLK
    SLICE_X57Y21         FDPE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[4]/C
                         clock pessimism              0.312    26.058    
                         clock uncertainty           -0.082    25.977    
    SLICE_X57Y21         FDPE (Recov_fdpe_C_PRE)     -0.563    25.414    memoryMapping_inst/serialInterfacePrescalerReg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.414    
                         arrival time                         -14.861    
  -------------------------------------------------------------------
                         slack                                 10.553    

Slack (MET) :             10.553ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterfacePrescalerReg_reg[5]/PRE
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.760ns  (logic 0.666ns (7.603%)  route 8.094ns (92.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.564     6.101    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y40         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518     6.619 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.662     7.281    CPU_Core_inst/CU/softwareReset
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.148     7.429 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         7.432    14.861    memoryMapping_inst/AR[0]
    SLICE_X57Y21         FDPE                                         f  memoryMapping_inst/serialInterfacePrescalerReg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.441    25.746    memoryMapping_inst/CLK
    SLICE_X57Y21         FDPE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[5]/C
                         clock pessimism              0.312    26.058    
                         clock uncertainty           -0.082    25.977    
    SLICE_X57Y21         FDPE (Recov_fdpe_C_PRE)     -0.563    25.414    memoryMapping_inst/serialInterfacePrescalerReg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.414    
                         arrival time                         -14.861    
  -------------------------------------------------------------------
                         slack                                 10.553    

Slack (MET) :             10.862ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/dataOut_reg[21]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.490ns  (logic 0.666ns (7.844%)  route 7.824ns (92.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.564     6.101    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y40         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518     6.619 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.662     7.281    CPU_Core_inst/CU/softwareReset
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.148     7.429 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         7.162    14.592    memoryMapping_inst/AR[0]
    SLICE_X46Y33         FDCE                                         f  memoryMapping_inst/dataOut_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.441    25.746    memoryMapping_inst/CLK
    SLICE_X46Y33         FDCE                                         r  memoryMapping_inst/dataOut_reg[21]/C
                         clock pessimism              0.312    26.058    
                         clock uncertainty           -0.082    25.977    
    SLICE_X46Y33         FDCE (Recov_fdce_C_CLR)     -0.523    25.454    memoryMapping_inst/dataOut_reg[21]
  -------------------------------------------------------------------
                         required time                         25.454    
                         arrival time                         -14.592    
  -------------------------------------------------------------------
                         slack                                 10.862    

Slack (MET) :             10.862ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/dataOut_reg[23]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.490ns  (logic 0.666ns (7.844%)  route 7.824ns (92.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.564     6.101    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y40         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518     6.619 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.662     7.281    CPU_Core_inst/CU/softwareReset
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.148     7.429 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         7.162    14.592    memoryMapping_inst/AR[0]
    SLICE_X46Y33         FDCE                                         f  memoryMapping_inst/dataOut_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.441    25.746    memoryMapping_inst/CLK
    SLICE_X46Y33         FDCE                                         r  memoryMapping_inst/dataOut_reg[23]/C
                         clock pessimism              0.312    26.058    
                         clock uncertainty           -0.082    25.977    
    SLICE_X46Y33         FDCE (Recov_fdce_C_CLR)     -0.523    25.454    memoryMapping_inst/dataOut_reg[23]
  -------------------------------------------------------------------
                         required time                         25.454    
                         arrival time                         -14.592    
  -------------------------------------------------------------------
                         slack                                 10.862    

Slack (MET) :             10.932ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 0.666ns (7.928%)  route 7.735ns (92.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 25.813 - 20.000 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.564     6.101    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y40         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518     6.619 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.662     7.281    CPU_Core_inst/CU/softwareReset
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.148     7.429 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         7.073    14.502    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X62Y19         FDCE                                         f  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.508    25.813    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X62Y19         FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
                         clock pessimism              0.312    26.125    
                         clock uncertainty           -0.082    26.044    
    SLICE_X62Y19         FDCE (Recov_fdce_C_CLR)     -0.609    25.435    memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         25.435    
                         arrival time                         -14.502    
  -------------------------------------------------------------------
                         slack                                 10.932    

Slack (MET) :             10.937ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[21]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.397ns  (logic 0.666ns (7.932%)  route 7.731ns (92.068%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 25.813 - 20.000 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.564     6.101    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y40         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518     6.619 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.662     7.281    CPU_Core_inst/CU/softwareReset
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.148     7.429 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         7.069    14.498    memoryMapping_inst/IO_SevenSegmentDisplay_inst/AR[0]
    SLICE_X63Y19         FDCE                                         f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.508    25.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X63Y19         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[21]/C
                         clock pessimism              0.312    26.125    
                         clock uncertainty           -0.082    26.044    
    SLICE_X63Y19         FDCE (Recov_fdce_C_CLR)     -0.609    25.435    memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[21]
  -------------------------------------------------------------------
                         required time                         25.435    
                         arrival time                         -14.498    
  -------------------------------------------------------------------
                         slack                                 10.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[11]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.438%)  route 0.478ns (69.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.562     1.790    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y40         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.164     1.954 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.217     2.171    CPU_Core_inst/CU/softwareReset
    SLICE_X42Y39         LUT2 (Prop_lut2_I1_O)        0.045     2.216 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=669, routed)         0.260     2.477    CPU_Core_inst/CU/AR[0]
    SLICE_X46Y40         FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.833     2.338    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y40         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[11]/C
                         clock pessimism             -0.511     1.827    
    SLICE_X46Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.760    CPU_Core_inst/CU/instructionReg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[19]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.438%)  route 0.478ns (69.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.562     1.790    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y40         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.164     1.954 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.217     2.171    CPU_Core_inst/CU/softwareReset
    SLICE_X42Y39         LUT2 (Prop_lut2_I1_O)        0.045     2.216 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=669, routed)         0.260     2.477    CPU_Core_inst/CU/AR[0]
    SLICE_X46Y40         FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.833     2.338    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y40         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[19]/C
                         clock pessimism             -0.511     1.827    
    SLICE_X46Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.760    CPU_Core_inst/CU/instructionReg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[3]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.438%)  route 0.478ns (69.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.562     1.790    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y40         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.164     1.954 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.217     2.171    CPU_Core_inst/CU/softwareReset
    SLICE_X42Y39         LUT2 (Prop_lut2_I1_O)        0.045     2.216 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=669, routed)         0.260     2.477    CPU_Core_inst/CU/AR[0]
    SLICE_X46Y40         FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.833     2.338    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y40         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[3]/C
                         clock pessimism             -0.511     1.827    
    SLICE_X46Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.760    CPU_Core_inst/CU/instructionReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[12]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.438%)  route 0.478ns (69.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.562     1.790    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y40         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.164     1.954 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.217     2.171    CPU_Core_inst/CU/softwareReset
    SLICE_X42Y39         LUT2 (Prop_lut2_I1_O)        0.045     2.216 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=669, routed)         0.260     2.477    CPU_Core_inst/CU/AR[0]
    SLICE_X47Y40         FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.833     2.338    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X47Y40         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[12]/C
                         clock pessimism             -0.511     1.827    
    SLICE_X47Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.735    CPU_Core_inst/CU/instructionReg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[1]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.438%)  route 0.478ns (69.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.562     1.790    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y40         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.164     1.954 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.217     2.171    CPU_Core_inst/CU/softwareReset
    SLICE_X42Y39         LUT2 (Prop_lut2_I1_O)        0.045     2.216 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=669, routed)         0.260     2.477    CPU_Core_inst/CU/AR[0]
    SLICE_X47Y40         FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.833     2.338    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X47Y40         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[1]/C
                         clock pessimism             -0.511     1.827    
    SLICE_X47Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.735    CPU_Core_inst/CU/instructionReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[27]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.438%)  route 0.478ns (69.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.562     1.790    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y40         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.164     1.954 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.217     2.171    CPU_Core_inst/CU/softwareReset
    SLICE_X42Y39         LUT2 (Prop_lut2_I1_O)        0.045     2.216 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=669, routed)         0.260     2.477    CPU_Core_inst/CU/AR[0]
    SLICE_X47Y40         FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.833     2.338    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X47Y40         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[27]/C
                         clock pessimism             -0.511     1.827    
    SLICE_X47Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.735    CPU_Core_inst/CU/instructionReg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IVT_reg[7][29]/PRE
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.207ns (32.119%)  route 0.437ns (67.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.562     1.790    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y40         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.164     1.954 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.217     2.171    CPU_Core_inst/CU/softwareReset
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.043     2.214 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         0.220     2.435    memoryMapping_inst/AR[0]
    SLICE_X42Y38         FDPE                                         f  memoryMapping_inst/IVT_reg[7][29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.831     2.336    memoryMapping_inst/CLK
    SLICE_X42Y38         FDPE                                         r  memoryMapping_inst/IVT_reg[7][29]/C
                         clock pessimism             -0.531     1.805    
    SLICE_X42Y38         FDPE (Remov_fdpe_C_PRE)     -0.137     1.668    memoryMapping_inst/IVT_reg[7][29]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/updateCPSR_EnReg_reg/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.209ns (29.244%)  route 0.506ns (70.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.562     1.790    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y40         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.164     1.954 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.217     2.171    CPU_Core_inst/CU/softwareReset
    SLICE_X42Y39         LUT2 (Prop_lut2_I1_O)        0.045     2.216 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=669, routed)         0.289     2.505    CPU_Core_inst/CU/AR[0]
    SLICE_X45Y40         FDCE                                         f  CPU_Core_inst/CU/updateCPSR_EnReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.833     2.338    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X45Y40         FDCE                                         r  CPU_Core_inst/CU/updateCPSR_EnReg_reg/C
                         clock pessimism             -0.511     1.827    
    SLICE_X45Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.735    CPU_Core_inst/CU/updateCPSR_EnReg_reg
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IVT_reg[0][17]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.207ns (31.774%)  route 0.444ns (68.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.562     1.790    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y40         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.164     1.954 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.217     2.171    CPU_Core_inst/CU/softwareReset
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.043     2.214 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         0.227     2.442    memoryMapping_inst/AR[0]
    SLICE_X42Y37         FDCE                                         f  memoryMapping_inst/IVT_reg[0][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.829     2.334    memoryMapping_inst/CLK
    SLICE_X42Y37         FDCE                                         r  memoryMapping_inst/IVT_reg[0][17]/C
                         clock pessimism             -0.531     1.803    
    SLICE_X42Y37         FDCE (Remov_fdce_C_CLR)     -0.133     1.670    memoryMapping_inst/IVT_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IVT_reg[0][24]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.207ns (31.774%)  route 0.444ns (68.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.562     1.790    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X42Y40         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.164     1.954 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.217     2.171    CPU_Core_inst/CU/softwareReset
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.043     2.214 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         0.227     2.442    memoryMapping_inst/AR[0]
    SLICE_X42Y37         FDCE                                         f  memoryMapping_inst/IVT_reg[0][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.829     2.334    memoryMapping_inst/CLK
    SLICE_X42Y37         FDCE                                         r  memoryMapping_inst/IVT_reg[0][24]/C
                         clock pessimism             -0.531     1.803    
    SLICE_X42Y37         FDCE (Remov_fdce_C_CLR)     -0.133     1.670    memoryMapping_inst/IVT_reg[0][24]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.771    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  externalClk (IN)
                         net (fo=0)                   0.000     5.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     7.691    ClockGenerator/externalClk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.779 f  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.793    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  internalClk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        127.730ns  (logic 41.528ns (32.512%)  route 86.202ns (67.488%))
  Logic Levels:           151  (CARRY4=93 LUT1=4 LUT2=9 LUT3=18 LUT4=10 LUT5=7 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.623     6.160    memoryMapping_inst/CLK
    SLICE_X58Y21         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.456     6.616 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=55, routed)          4.938    11.555    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[4]
    SLICE_X47Y4          LUT1 (Prop_lut1_I0_O)        0.124    11.679 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336/O
                         net (fo=1, routed)           0.000    11.679    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.211 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.211    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.325 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000    12.325    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000    12.439    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.553 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000    12.553    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.667 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000    12.667    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.781 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.781    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.094 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         5.495    18.589    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.301    18.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_408/O
                         net (fo=41, routed)          2.628    21.518    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_2
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.356    21.874 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_418/O
                         net (fo=4, routed)           0.987    22.861    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_418_n_0
    SLICE_X39Y4          LUT4 (Prop_lut4_I0_O)        0.328    23.189 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1155/O
                         net (fo=1, routed)           0.000    23.189    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1155_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.721 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    23.721    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.835 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    23.835    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.074 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/O[2]
                         net (fo=3, routed)           0.832    24.906    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_5
    SLICE_X40Y5          LUT3 (Prop_lut3_I2_O)        0.332    25.238 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385/O
                         net (fo=2, routed)           0.811    26.049    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I3_O)        0.327    26.376 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388/O
                         net (fo=1, routed)           0.000    26.376    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.777 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    26.777    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.999 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208/O[0]
                         net (fo=3, routed)           1.033    28.032    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208_n_7
    SLICE_X40Y4          LUT3 (Prop_lut3_I2_O)        0.299    28.331 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_201/O
                         net (fo=2, routed)           1.278    29.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_201_n_0
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.152    29.761 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_100/O
                         net (fo=2, routed)           1.354    31.115    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_100_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.326    31.441 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_104/O
                         net (fo=1, routed)           0.000    31.441    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_104_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60/CO[3]
                         net (fo=1, routed)           0.000    31.817    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89/CO[3]
                         net (fo=1, routed)           0.000    31.934    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735/O[1]
                         net (fo=6, routed)           1.557    33.814    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735_n_6
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.306    34.120 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1792/O
                         net (fo=1, routed)           0.000    34.120    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1792_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.496 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1694/CO[3]
                         net (fo=1, routed)           0.000    34.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1694_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.613 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464/CO[3]
                         net (fo=1, routed)           0.000    34.613    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.928 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/O[3]
                         net (fo=3, routed)           0.981    35.910    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_4
    SLICE_X37Y14         LUT2 (Prop_lut2_I0_O)        0.307    36.217 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125/O
                         net (fo=1, routed)           0.550    36.766    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.292 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.000    37.292    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.406 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    37.406    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.520 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    37.520    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.791 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.941    38.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.373    39.105 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.217    41.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X33Y2          LUT3 (Prop_lut3_I1_O)        0.124    41.447 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.831    42.278    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.152    42.430 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.511    42.940    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    43.728 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    43.728    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.842 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    43.842    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.956 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/CO[3]
                         net (fo=1, routed)           0.000    43.956    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303/CO[3]
                         net (fo=1, routed)           0.000    44.070    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.184 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    44.184    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78/CO[3]
                         net (fo=1, routed)           0.000    44.298    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.412 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50/CO[3]
                         net (fo=6, routed)           1.770    46.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50_n_0
    SLICE_X44Y10         LUT2 (Prop_lut2_I1_O)        0.152    46.334 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111/O
                         net (fo=110, routed)         1.911    48.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111_n_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I1_O)        0.332    48.577 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_62/O
                         net (fo=58, routed)          3.304    51.881    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55_0
    SLICE_X9Y2           LUT3 (Prop_lut3_I2_O)        0.154    52.035 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168/O
                         net (fo=8, routed)           0.969    53.004    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I3_O)        0.327    53.331 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916/O
                         net (fo=1, routed)           0.000    53.331    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.707 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802/CO[3]
                         net (fo=1, routed)           0.000    53.707    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.824 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    53.824    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.941 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    53.941    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.058 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    54.058    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    54.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.292 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    54.292    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.409 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    54.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.526 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    54.526    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    54.780 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508/CO[0]
                         net (fo=40, routed)          1.669    56.449    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508_n_3
    SLICE_X2Y6           LUT3 (Prop_lut3_I0_O)        0.393    56.842 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760/O
                         net (fo=2, routed)           0.739    57.581    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.328    57.909 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764/O
                         net (fo=1, routed)           0.000    57.909    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    58.459    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/CO[3]
                         net (fo=1, routed)           0.000    58.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    58.796 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487/O[0]
                         net (fo=3, routed)           1.097    59.893    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487_n_7
    SLICE_X4Y10          LUT3 (Prop_lut3_I2_O)        0.299    60.192 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1782/O
                         net (fo=2, routed)           0.980    61.172    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1782_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.150    61.322 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1478/O
                         net (fo=2, routed)           0.947    62.269    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1478_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.328    62.597 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1482/O
                         net (fo=1, routed)           0.000    62.597    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1482_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.998 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117/CO[3]
                         net (fo=1, routed)           0.000    62.998    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.112 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/CO[3]
                         net (fo=1, routed)           0.000    63.112    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.446 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358/O[1]
                         net (fo=5, routed)           1.101    64.548    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358_n_6
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.303    64.851 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758/O
                         net (fo=1, routed)           0.000    64.851    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.401 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    65.401    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    65.623 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[0]
                         net (fo=3, routed)           1.240    66.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_7
    SLICE_X10Y6          LUT4 (Prop_lut4_I0_O)        0.299    67.162 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352/O
                         net (fo=1, routed)           0.000    67.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.695 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    67.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    67.949 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.899    68.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.367    69.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          0.816    70.030    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X12Y14         LUT3 (Prop_lut3_I1_O)        0.150    70.180 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          0.566    70.747    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X13Y13         LUT1 (Prop_lut1_I0_O)        0.328    71.075 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.487    71.562    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    72.142 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.142    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.256 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    72.256    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.370 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    72.370    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.484 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    72.484    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    72.598    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.712 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    72.712    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.181    74.007    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.150    74.157 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         5.264    79.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X29Y15         LUT3 (Prop_lut3_I2_O)        0.348    79.769 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1701/O
                         net (fo=1, routed)           0.000    79.769    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1701_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.319 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1282/CO[3]
                         net (fo=1, routed)           0.000    80.319    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1282_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.433 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    80.433    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.547 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    80.547    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.661 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    80.661    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.775 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    80.775    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.889 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    80.889    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.003 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    81.003    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    81.337 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/O[1]
                         net (fo=2, routed)           1.165    82.502    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_6
    SLICE_X36Y19         LUT3 (Prop_lut3_I2_O)        0.331    82.833 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_443/O
                         net (fo=2, routed)           1.114    83.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_443_n_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I3_O)        0.326    84.273 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_447/O
                         net (fo=1, routed)           0.000    84.273    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_447_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.671 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.671    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.893 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343/O[0]
                         net (fo=3, routed)           1.009    85.902    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343_n_7
    SLICE_X32Y24         LUT3 (Prop_lut3_I2_O)        0.299    86.201 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_339/O
                         net (fo=2, routed)           0.858    87.059    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_339_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.152    87.211 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_184/O
                         net (fo=2, routed)           1.642    88.853    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_184_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I0_O)        0.326    89.179 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_188/O
                         net (fo=1, routed)           0.000    89.179    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_188_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.555 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96/CO[3]
                         net (fo=1, routed)           0.009    89.564    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.681 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770/CO[3]
                         net (fo=1, routed)           0.000    89.681    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.798 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    89.798    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.037 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/O[2]
                         net (fo=5, routed)           1.435    91.472    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_5
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.301    91.773 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250/O
                         net (fo=1, routed)           0.000    91.773    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.305 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820/CO[3]
                         net (fo=1, routed)           0.000    92.305    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    92.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/O[1]
                         net (fo=3, routed)           1.003    93.642    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_6
    SLICE_X29Y31         LUT4 (Prop_lut4_I2_O)        0.303    93.945 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_815/O
                         net (fo=1, routed)           0.000    93.945    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_815_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.495 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_351/CO[3]
                         net (fo=1, routed)           0.000    94.495    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_351_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.609 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    94.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    94.880 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.815    95.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X29Y34         LUT4 (Prop_lut4_I2_O)        0.373    96.068 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          2.966    99.034    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X7Y19          LUT3 (Prop_lut3_I1_O)        0.124    99.158 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          0.498    99.656    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X4Y20          LUT1 (Prop_lut1_I0_O)        0.124    99.780 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.728   100.508    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   101.088 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.088    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.202 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000   101.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.316 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000   101.316    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.430 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000   101.430    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.544 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000   101.544    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.658 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.009   101.667    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.781 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.035   102.816    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X15Y25         LUT2 (Prop_lut2_I0_O)        0.153   102.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.537   105.506    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I1_O)        0.327   105.833 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=28, routed)          2.291   108.124    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.124   108.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348/O
                         net (fo=2, routed)           0.896   109.145    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   109.665 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029/CO[3]
                         net (fo=1, routed)           0.000   109.665    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.782 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   109.782    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.899 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   109.899    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.016 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   110.016    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.133 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.009   110.142    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   110.381 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           0.715   111.096    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.327   111.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.808   112.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I3_O)        0.332   112.563 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   112.563    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.964 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.000   112.964    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   113.187 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[0]
                         net (fo=3, routed)           1.096   114.283    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_7
    SLICE_X1Y24          LUT3 (Prop_lut3_I0_O)        0.299   114.582 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248/O
                         net (fo=2, routed)           0.839   115.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.124   115.545 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223/O
                         net (fo=2, routed)           0.971   116.515    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124   116.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226/O
                         net (fo=1, routed)           0.000   116.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   117.063 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           0.809   117.872    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.303   118.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   118.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   118.402 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.926   119.328    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.303   119.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   119.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   120.032 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   120.032    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   120.254 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           1.047   121.301    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X10Y17         LUT4 (Prop_lut4_I3_O)        0.325   121.626 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           1.226   122.852    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X36Y18         LUT5 (Prop_lut5_I1_O)        0.354   123.206 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.825   124.031    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I0_O)        0.354   124.385 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.120   125.505    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I5_O)        0.332   125.837 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.209   127.047    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X48Y8          LUT5 (Prop_lut5_I1_O)        0.124   127.171 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0/O
                         net (fo=1, routed)           0.000   127.171    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_n_0
    SLICE_X48Y8          MUXF7 (Prop_muxf7_I1_O)      0.217   127.388 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000   127.388    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_3_n_0
    SLICE_X48Y8          MUXF8 (Prop_muxf8_I1_O)      0.094   127.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.706   130.187    sevenSegmentLEDs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.703   133.890 r  sevenSegmentLEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000   133.890    sevenSegmentLEDs[0]
    W7                                                                r  sevenSegmentLEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        127.635ns  (logic 41.546ns (32.551%)  route 86.089ns (67.449%))
  Logic Levels:           151  (CARRY4=93 LUT1=4 LUT2=9 LUT3=18 LUT4=10 LUT5=7 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.623     6.160    memoryMapping_inst/CLK
    SLICE_X58Y21         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.456     6.616 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=55, routed)          4.938    11.555    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[4]
    SLICE_X47Y4          LUT1 (Prop_lut1_I0_O)        0.124    11.679 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336/O
                         net (fo=1, routed)           0.000    11.679    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.211 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.211    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.325 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000    12.325    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000    12.439    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.553 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000    12.553    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.667 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000    12.667    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.781 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.781    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.094 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         5.495    18.589    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.301    18.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_408/O
                         net (fo=41, routed)          2.628    21.518    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_2
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.356    21.874 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_418/O
                         net (fo=4, routed)           0.987    22.861    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_418_n_0
    SLICE_X39Y4          LUT4 (Prop_lut4_I0_O)        0.328    23.189 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1155/O
                         net (fo=1, routed)           0.000    23.189    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1155_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.721 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    23.721    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.835 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    23.835    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.074 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/O[2]
                         net (fo=3, routed)           0.832    24.906    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_5
    SLICE_X40Y5          LUT3 (Prop_lut3_I2_O)        0.332    25.238 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385/O
                         net (fo=2, routed)           0.811    26.049    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I3_O)        0.327    26.376 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388/O
                         net (fo=1, routed)           0.000    26.376    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.777 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    26.777    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.999 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208/O[0]
                         net (fo=3, routed)           1.033    28.032    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208_n_7
    SLICE_X40Y4          LUT3 (Prop_lut3_I2_O)        0.299    28.331 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_201/O
                         net (fo=2, routed)           1.278    29.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_201_n_0
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.152    29.761 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_100/O
                         net (fo=2, routed)           1.354    31.115    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_100_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.326    31.441 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_104/O
                         net (fo=1, routed)           0.000    31.441    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_104_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60/CO[3]
                         net (fo=1, routed)           0.000    31.817    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89/CO[3]
                         net (fo=1, routed)           0.000    31.934    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735/O[1]
                         net (fo=6, routed)           1.557    33.814    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735_n_6
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.306    34.120 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1792/O
                         net (fo=1, routed)           0.000    34.120    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1792_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.496 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1694/CO[3]
                         net (fo=1, routed)           0.000    34.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1694_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.613 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464/CO[3]
                         net (fo=1, routed)           0.000    34.613    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.928 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/O[3]
                         net (fo=3, routed)           0.981    35.910    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_4
    SLICE_X37Y14         LUT2 (Prop_lut2_I0_O)        0.307    36.217 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125/O
                         net (fo=1, routed)           0.550    36.766    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.292 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.000    37.292    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.406 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    37.406    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.520 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    37.520    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.791 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.941    38.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.373    39.105 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.217    41.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X33Y2          LUT3 (Prop_lut3_I1_O)        0.124    41.447 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.831    42.278    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.152    42.430 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.511    42.940    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    43.728 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    43.728    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.842 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    43.842    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.956 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/CO[3]
                         net (fo=1, routed)           0.000    43.956    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303/CO[3]
                         net (fo=1, routed)           0.000    44.070    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.184 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    44.184    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78/CO[3]
                         net (fo=1, routed)           0.000    44.298    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.412 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50/CO[3]
                         net (fo=6, routed)           1.770    46.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50_n_0
    SLICE_X44Y10         LUT2 (Prop_lut2_I1_O)        0.152    46.334 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111/O
                         net (fo=110, routed)         1.911    48.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111_n_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I1_O)        0.332    48.577 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_62/O
                         net (fo=58, routed)          3.304    51.881    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55_0
    SLICE_X9Y2           LUT3 (Prop_lut3_I2_O)        0.154    52.035 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168/O
                         net (fo=8, routed)           0.969    53.004    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I3_O)        0.327    53.331 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916/O
                         net (fo=1, routed)           0.000    53.331    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.707 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802/CO[3]
                         net (fo=1, routed)           0.000    53.707    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.824 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    53.824    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.941 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    53.941    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.058 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    54.058    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    54.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.292 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    54.292    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.409 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    54.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.526 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    54.526    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    54.780 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508/CO[0]
                         net (fo=40, routed)          1.669    56.449    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508_n_3
    SLICE_X2Y6           LUT3 (Prop_lut3_I0_O)        0.393    56.842 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760/O
                         net (fo=2, routed)           0.739    57.581    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.328    57.909 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764/O
                         net (fo=1, routed)           0.000    57.909    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    58.459    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/CO[3]
                         net (fo=1, routed)           0.000    58.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    58.796 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487/O[0]
                         net (fo=3, routed)           1.097    59.893    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487_n_7
    SLICE_X4Y10          LUT3 (Prop_lut3_I2_O)        0.299    60.192 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1782/O
                         net (fo=2, routed)           0.980    61.172    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1782_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.150    61.322 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1478/O
                         net (fo=2, routed)           0.947    62.269    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1478_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.328    62.597 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1482/O
                         net (fo=1, routed)           0.000    62.597    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1482_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.998 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117/CO[3]
                         net (fo=1, routed)           0.000    62.998    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.112 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/CO[3]
                         net (fo=1, routed)           0.000    63.112    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.446 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358/O[1]
                         net (fo=5, routed)           1.101    64.548    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358_n_6
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.303    64.851 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758/O
                         net (fo=1, routed)           0.000    64.851    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.401 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    65.401    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    65.623 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[0]
                         net (fo=3, routed)           1.240    66.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_7
    SLICE_X10Y6          LUT4 (Prop_lut4_I0_O)        0.299    67.162 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352/O
                         net (fo=1, routed)           0.000    67.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.695 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    67.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    67.949 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.899    68.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.367    69.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          0.816    70.030    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X12Y14         LUT3 (Prop_lut3_I1_O)        0.150    70.180 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          0.566    70.747    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X13Y13         LUT1 (Prop_lut1_I0_O)        0.328    71.075 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.487    71.562    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    72.142 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.142    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.256 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    72.256    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.370 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    72.370    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.484 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    72.484    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    72.598    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.712 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    72.712    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.181    74.007    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.150    74.157 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         5.264    79.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X29Y15         LUT3 (Prop_lut3_I2_O)        0.348    79.769 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1701/O
                         net (fo=1, routed)           0.000    79.769    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1701_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.319 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1282/CO[3]
                         net (fo=1, routed)           0.000    80.319    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1282_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.433 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    80.433    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.547 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    80.547    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.661 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    80.661    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.775 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    80.775    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.889 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    80.889    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.003 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    81.003    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    81.337 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/O[1]
                         net (fo=2, routed)           1.165    82.502    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_6
    SLICE_X36Y19         LUT3 (Prop_lut3_I2_O)        0.331    82.833 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_443/O
                         net (fo=2, routed)           1.114    83.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_443_n_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I3_O)        0.326    84.273 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_447/O
                         net (fo=1, routed)           0.000    84.273    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_447_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.671 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.671    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.893 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343/O[0]
                         net (fo=3, routed)           1.009    85.902    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343_n_7
    SLICE_X32Y24         LUT3 (Prop_lut3_I2_O)        0.299    86.201 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_339/O
                         net (fo=2, routed)           0.858    87.059    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_339_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.152    87.211 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_184/O
                         net (fo=2, routed)           1.642    88.853    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_184_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I0_O)        0.326    89.179 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_188/O
                         net (fo=1, routed)           0.000    89.179    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_188_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.555 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96/CO[3]
                         net (fo=1, routed)           0.009    89.564    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.681 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770/CO[3]
                         net (fo=1, routed)           0.000    89.681    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.798 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    89.798    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.037 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/O[2]
                         net (fo=5, routed)           1.435    91.472    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_5
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.301    91.773 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250/O
                         net (fo=1, routed)           0.000    91.773    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.305 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820/CO[3]
                         net (fo=1, routed)           0.000    92.305    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    92.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/O[1]
                         net (fo=3, routed)           1.003    93.642    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_6
    SLICE_X29Y31         LUT4 (Prop_lut4_I2_O)        0.303    93.945 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_815/O
                         net (fo=1, routed)           0.000    93.945    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_815_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.495 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_351/CO[3]
                         net (fo=1, routed)           0.000    94.495    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_351_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.609 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    94.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    94.880 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.815    95.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X29Y34         LUT4 (Prop_lut4_I2_O)        0.373    96.068 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          2.966    99.034    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X7Y19          LUT3 (Prop_lut3_I1_O)        0.124    99.158 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          0.498    99.656    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X4Y20          LUT1 (Prop_lut1_I0_O)        0.124    99.780 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.728   100.508    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   101.088 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.088    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.202 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000   101.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.316 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000   101.316    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.430 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000   101.430    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.544 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000   101.544    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.658 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.009   101.667    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.781 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.035   102.816    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X15Y25         LUT2 (Prop_lut2_I0_O)        0.153   102.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.537   105.506    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I1_O)        0.327   105.833 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=28, routed)          2.291   108.124    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.124   108.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348/O
                         net (fo=2, routed)           0.896   109.145    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   109.665 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029/CO[3]
                         net (fo=1, routed)           0.000   109.665    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.782 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   109.782    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.899 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   109.899    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.016 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   110.016    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.133 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.009   110.142    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   110.381 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           0.715   111.096    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.327   111.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.808   112.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I3_O)        0.332   112.563 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   112.563    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.964 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.000   112.964    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   113.187 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[0]
                         net (fo=3, routed)           1.096   114.283    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_7
    SLICE_X1Y24          LUT3 (Prop_lut3_I0_O)        0.299   114.582 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248/O
                         net (fo=2, routed)           0.839   115.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.124   115.545 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223/O
                         net (fo=2, routed)           0.971   116.515    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124   116.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226/O
                         net (fo=1, routed)           0.000   116.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   117.063 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           0.809   117.872    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.303   118.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   118.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   118.402 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.926   119.328    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.303   119.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   119.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   120.032 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   120.032    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   120.254 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           1.047   121.301    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X10Y17         LUT4 (Prop_lut4_I3_O)        0.325   121.626 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           1.226   122.852    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X36Y18         LUT5 (Prop_lut5_I1_O)        0.354   123.206 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.825   124.031    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I0_O)        0.354   124.385 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.120   125.505    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I5_O)        0.332   125.837 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.258   127.095    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X48Y11         LUT5 (Prop_lut5_I1_O)        0.124   127.219 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1/O
                         net (fo=1, routed)           0.000   127.219    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1_n_0
    SLICE_X48Y11         MUXF7 (Prop_muxf7_I1_O)      0.217   127.436 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000   127.436    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_3_n_0
    SLICE_X48Y11         MUXF8 (Prop_muxf8_I1_O)      0.094   127.530 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.544   130.074    sevenSegmentLEDs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.721   133.795 r  sevenSegmentLEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000   133.795    sevenSegmentLEDs[1]
    W6                                                                r  sevenSegmentLEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        127.563ns  (logic 41.521ns (32.550%)  route 86.042ns (67.450%))
  Logic Levels:           151  (CARRY4=93 LUT1=4 LUT2=9 LUT3=18 LUT4=10 LUT5=7 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.623     6.160    memoryMapping_inst/CLK
    SLICE_X58Y21         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.456     6.616 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=55, routed)          4.938    11.555    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[4]
    SLICE_X47Y4          LUT1 (Prop_lut1_I0_O)        0.124    11.679 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336/O
                         net (fo=1, routed)           0.000    11.679    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.211 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.211    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.325 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000    12.325    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000    12.439    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.553 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000    12.553    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.667 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000    12.667    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.781 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.781    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.094 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         5.495    18.589    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.301    18.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_408/O
                         net (fo=41, routed)          2.628    21.518    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_2
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.356    21.874 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_418/O
                         net (fo=4, routed)           0.987    22.861    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_418_n_0
    SLICE_X39Y4          LUT4 (Prop_lut4_I0_O)        0.328    23.189 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1155/O
                         net (fo=1, routed)           0.000    23.189    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1155_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.721 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    23.721    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.835 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    23.835    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.074 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/O[2]
                         net (fo=3, routed)           0.832    24.906    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_5
    SLICE_X40Y5          LUT3 (Prop_lut3_I2_O)        0.332    25.238 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385/O
                         net (fo=2, routed)           0.811    26.049    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I3_O)        0.327    26.376 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388/O
                         net (fo=1, routed)           0.000    26.376    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.777 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    26.777    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.999 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208/O[0]
                         net (fo=3, routed)           1.033    28.032    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208_n_7
    SLICE_X40Y4          LUT3 (Prop_lut3_I2_O)        0.299    28.331 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_201/O
                         net (fo=2, routed)           1.278    29.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_201_n_0
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.152    29.761 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_100/O
                         net (fo=2, routed)           1.354    31.115    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_100_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.326    31.441 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_104/O
                         net (fo=1, routed)           0.000    31.441    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_104_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60/CO[3]
                         net (fo=1, routed)           0.000    31.817    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89/CO[3]
                         net (fo=1, routed)           0.000    31.934    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735/O[1]
                         net (fo=6, routed)           1.557    33.814    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735_n_6
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.306    34.120 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1792/O
                         net (fo=1, routed)           0.000    34.120    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1792_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.496 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1694/CO[3]
                         net (fo=1, routed)           0.000    34.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1694_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.613 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464/CO[3]
                         net (fo=1, routed)           0.000    34.613    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.928 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/O[3]
                         net (fo=3, routed)           0.981    35.910    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_4
    SLICE_X37Y14         LUT2 (Prop_lut2_I0_O)        0.307    36.217 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125/O
                         net (fo=1, routed)           0.550    36.766    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.292 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.000    37.292    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.406 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    37.406    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.520 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    37.520    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.791 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.941    38.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.373    39.105 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.217    41.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X33Y2          LUT3 (Prop_lut3_I1_O)        0.124    41.447 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.831    42.278    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.152    42.430 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.511    42.940    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    43.728 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    43.728    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.842 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    43.842    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.956 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/CO[3]
                         net (fo=1, routed)           0.000    43.956    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303/CO[3]
                         net (fo=1, routed)           0.000    44.070    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.184 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    44.184    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78/CO[3]
                         net (fo=1, routed)           0.000    44.298    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.412 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50/CO[3]
                         net (fo=6, routed)           1.770    46.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50_n_0
    SLICE_X44Y10         LUT2 (Prop_lut2_I1_O)        0.152    46.334 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111/O
                         net (fo=110, routed)         1.911    48.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111_n_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I1_O)        0.332    48.577 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_62/O
                         net (fo=58, routed)          3.304    51.881    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55_0
    SLICE_X9Y2           LUT3 (Prop_lut3_I2_O)        0.154    52.035 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168/O
                         net (fo=8, routed)           0.969    53.004    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I3_O)        0.327    53.331 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916/O
                         net (fo=1, routed)           0.000    53.331    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.707 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802/CO[3]
                         net (fo=1, routed)           0.000    53.707    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.824 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    53.824    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.941 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    53.941    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.058 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    54.058    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    54.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.292 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    54.292    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.409 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    54.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.526 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    54.526    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    54.780 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508/CO[0]
                         net (fo=40, routed)          1.669    56.449    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508_n_3
    SLICE_X2Y6           LUT3 (Prop_lut3_I0_O)        0.393    56.842 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760/O
                         net (fo=2, routed)           0.739    57.581    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.328    57.909 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764/O
                         net (fo=1, routed)           0.000    57.909    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    58.459    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/CO[3]
                         net (fo=1, routed)           0.000    58.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    58.796 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487/O[0]
                         net (fo=3, routed)           1.097    59.893    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487_n_7
    SLICE_X4Y10          LUT3 (Prop_lut3_I2_O)        0.299    60.192 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1782/O
                         net (fo=2, routed)           0.980    61.172    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1782_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.150    61.322 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1478/O
                         net (fo=2, routed)           0.947    62.269    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1478_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.328    62.597 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1482/O
                         net (fo=1, routed)           0.000    62.597    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1482_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.998 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117/CO[3]
                         net (fo=1, routed)           0.000    62.998    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.112 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/CO[3]
                         net (fo=1, routed)           0.000    63.112    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.446 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358/O[1]
                         net (fo=5, routed)           1.101    64.548    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358_n_6
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.303    64.851 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758/O
                         net (fo=1, routed)           0.000    64.851    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.401 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    65.401    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    65.623 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[0]
                         net (fo=3, routed)           1.240    66.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_7
    SLICE_X10Y6          LUT4 (Prop_lut4_I0_O)        0.299    67.162 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352/O
                         net (fo=1, routed)           0.000    67.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.695 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    67.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    67.949 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.899    68.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.367    69.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          0.816    70.030    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X12Y14         LUT3 (Prop_lut3_I1_O)        0.150    70.180 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          0.566    70.747    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X13Y13         LUT1 (Prop_lut1_I0_O)        0.328    71.075 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.487    71.562    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    72.142 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.142    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.256 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    72.256    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.370 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    72.370    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.484 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    72.484    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    72.598    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.712 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    72.712    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.181    74.007    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.150    74.157 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         5.264    79.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X29Y15         LUT3 (Prop_lut3_I2_O)        0.348    79.769 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1701/O
                         net (fo=1, routed)           0.000    79.769    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1701_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.319 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1282/CO[3]
                         net (fo=1, routed)           0.000    80.319    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1282_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.433 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    80.433    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.547 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    80.547    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.661 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    80.661    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.775 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    80.775    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.889 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    80.889    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.003 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    81.003    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    81.337 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/O[1]
                         net (fo=2, routed)           1.165    82.502    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_6
    SLICE_X36Y19         LUT3 (Prop_lut3_I2_O)        0.331    82.833 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_443/O
                         net (fo=2, routed)           1.114    83.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_443_n_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I3_O)        0.326    84.273 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_447/O
                         net (fo=1, routed)           0.000    84.273    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_447_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.671 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.671    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.893 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343/O[0]
                         net (fo=3, routed)           1.009    85.902    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343_n_7
    SLICE_X32Y24         LUT3 (Prop_lut3_I2_O)        0.299    86.201 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_339/O
                         net (fo=2, routed)           0.858    87.059    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_339_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.152    87.211 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_184/O
                         net (fo=2, routed)           1.642    88.853    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_184_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I0_O)        0.326    89.179 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_188/O
                         net (fo=1, routed)           0.000    89.179    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_188_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.555 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96/CO[3]
                         net (fo=1, routed)           0.009    89.564    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.681 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770/CO[3]
                         net (fo=1, routed)           0.000    89.681    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.798 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    89.798    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.037 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/O[2]
                         net (fo=5, routed)           1.435    91.472    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_5
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.301    91.773 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250/O
                         net (fo=1, routed)           0.000    91.773    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.305 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820/CO[3]
                         net (fo=1, routed)           0.000    92.305    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    92.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/O[1]
                         net (fo=3, routed)           1.003    93.642    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_6
    SLICE_X29Y31         LUT4 (Prop_lut4_I2_O)        0.303    93.945 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_815/O
                         net (fo=1, routed)           0.000    93.945    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_815_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.495 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_351/CO[3]
                         net (fo=1, routed)           0.000    94.495    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_351_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.609 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    94.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    94.880 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.815    95.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X29Y34         LUT4 (Prop_lut4_I2_O)        0.373    96.068 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          2.966    99.034    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X7Y19          LUT3 (Prop_lut3_I1_O)        0.124    99.158 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          0.498    99.656    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X4Y20          LUT1 (Prop_lut1_I0_O)        0.124    99.780 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.728   100.508    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   101.088 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.088    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.202 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000   101.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.316 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000   101.316    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.430 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000   101.430    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.544 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000   101.544    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.658 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.009   101.667    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.781 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.035   102.816    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X15Y25         LUT2 (Prop_lut2_I0_O)        0.153   102.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.537   105.506    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I1_O)        0.327   105.833 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=28, routed)          2.291   108.124    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.124   108.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348/O
                         net (fo=2, routed)           0.896   109.145    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   109.665 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029/CO[3]
                         net (fo=1, routed)           0.000   109.665    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.782 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   109.782    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.899 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   109.899    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.016 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   110.016    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.133 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.009   110.142    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   110.381 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           0.715   111.096    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.327   111.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.808   112.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I3_O)        0.332   112.563 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   112.563    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.964 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.000   112.964    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   113.187 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[0]
                         net (fo=3, routed)           1.096   114.283    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_7
    SLICE_X1Y24          LUT3 (Prop_lut3_I0_O)        0.299   114.582 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248/O
                         net (fo=2, routed)           0.839   115.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.124   115.545 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223/O
                         net (fo=2, routed)           0.971   116.515    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124   116.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226/O
                         net (fo=1, routed)           0.000   116.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   117.063 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           0.809   117.872    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.303   118.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   118.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   118.402 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.926   119.328    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.303   119.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   119.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   120.032 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   120.032    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   120.254 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           1.047   121.301    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X10Y17         LUT4 (Prop_lut4_I3_O)        0.325   121.626 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           1.226   122.852    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X36Y18         LUT5 (Prop_lut5_I1_O)        0.354   123.206 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.825   124.031    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I0_O)        0.354   124.385 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.120   125.505    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I5_O)        0.332   125.837 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.281   127.119    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X49Y9          LUT5 (Prop_lut5_I1_O)        0.124   127.243 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5/O
                         net (fo=1, routed)           0.000   127.243    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5_n_0
    SLICE_X49Y9          MUXF7 (Prop_muxf7_I1_O)      0.217   127.460 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000   127.460    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_3_n_0
    SLICE_X49Y9          MUXF8 (Prop_muxf8_I1_O)      0.094   127.554 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.474   130.027    sevenSegmentLEDs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.696   133.724 r  sevenSegmentLEDs_OBUF[5]_inst/O
                         net (fo=0)                   0.000   133.724    sevenSegmentLEDs[5]
    V5                                                                r  sevenSegmentLEDs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        127.494ns  (logic 41.552ns (32.591%)  route 85.942ns (67.409%))
  Logic Levels:           151  (CARRY4=93 LUT1=4 LUT2=9 LUT3=18 LUT4=10 LUT5=7 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.623     6.160    memoryMapping_inst/CLK
    SLICE_X58Y21         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.456     6.616 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=55, routed)          4.938    11.555    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[4]
    SLICE_X47Y4          LUT1 (Prop_lut1_I0_O)        0.124    11.679 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336/O
                         net (fo=1, routed)           0.000    11.679    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.211 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.211    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.325 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000    12.325    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000    12.439    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.553 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000    12.553    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.667 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000    12.667    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.781 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.781    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.094 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         5.495    18.589    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.301    18.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_408/O
                         net (fo=41, routed)          2.628    21.518    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_2
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.356    21.874 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_418/O
                         net (fo=4, routed)           0.987    22.861    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_418_n_0
    SLICE_X39Y4          LUT4 (Prop_lut4_I0_O)        0.328    23.189 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1155/O
                         net (fo=1, routed)           0.000    23.189    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1155_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.721 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    23.721    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.835 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    23.835    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.074 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/O[2]
                         net (fo=3, routed)           0.832    24.906    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_5
    SLICE_X40Y5          LUT3 (Prop_lut3_I2_O)        0.332    25.238 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385/O
                         net (fo=2, routed)           0.811    26.049    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I3_O)        0.327    26.376 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388/O
                         net (fo=1, routed)           0.000    26.376    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.777 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    26.777    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.999 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208/O[0]
                         net (fo=3, routed)           1.033    28.032    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208_n_7
    SLICE_X40Y4          LUT3 (Prop_lut3_I2_O)        0.299    28.331 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_201/O
                         net (fo=2, routed)           1.278    29.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_201_n_0
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.152    29.761 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_100/O
                         net (fo=2, routed)           1.354    31.115    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_100_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.326    31.441 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_104/O
                         net (fo=1, routed)           0.000    31.441    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_104_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60/CO[3]
                         net (fo=1, routed)           0.000    31.817    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89/CO[3]
                         net (fo=1, routed)           0.000    31.934    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735/O[1]
                         net (fo=6, routed)           1.557    33.814    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735_n_6
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.306    34.120 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1792/O
                         net (fo=1, routed)           0.000    34.120    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1792_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.496 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1694/CO[3]
                         net (fo=1, routed)           0.000    34.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1694_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.613 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464/CO[3]
                         net (fo=1, routed)           0.000    34.613    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.928 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/O[3]
                         net (fo=3, routed)           0.981    35.910    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_4
    SLICE_X37Y14         LUT2 (Prop_lut2_I0_O)        0.307    36.217 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125/O
                         net (fo=1, routed)           0.550    36.766    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.292 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.000    37.292    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.406 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    37.406    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.520 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    37.520    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.791 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.941    38.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.373    39.105 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.217    41.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X33Y2          LUT3 (Prop_lut3_I1_O)        0.124    41.447 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.831    42.278    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.152    42.430 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.511    42.940    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    43.728 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    43.728    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.842 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    43.842    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.956 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/CO[3]
                         net (fo=1, routed)           0.000    43.956    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303/CO[3]
                         net (fo=1, routed)           0.000    44.070    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.184 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    44.184    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78/CO[3]
                         net (fo=1, routed)           0.000    44.298    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.412 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50/CO[3]
                         net (fo=6, routed)           1.770    46.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50_n_0
    SLICE_X44Y10         LUT2 (Prop_lut2_I1_O)        0.152    46.334 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111/O
                         net (fo=110, routed)         1.911    48.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111_n_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I1_O)        0.332    48.577 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_62/O
                         net (fo=58, routed)          3.304    51.881    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55_0
    SLICE_X9Y2           LUT3 (Prop_lut3_I2_O)        0.154    52.035 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168/O
                         net (fo=8, routed)           0.969    53.004    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I3_O)        0.327    53.331 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916/O
                         net (fo=1, routed)           0.000    53.331    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.707 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802/CO[3]
                         net (fo=1, routed)           0.000    53.707    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.824 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    53.824    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.941 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    53.941    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.058 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    54.058    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    54.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.292 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    54.292    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.409 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    54.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.526 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    54.526    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    54.780 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508/CO[0]
                         net (fo=40, routed)          1.669    56.449    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508_n_3
    SLICE_X2Y6           LUT3 (Prop_lut3_I0_O)        0.393    56.842 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760/O
                         net (fo=2, routed)           0.739    57.581    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.328    57.909 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764/O
                         net (fo=1, routed)           0.000    57.909    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    58.459    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/CO[3]
                         net (fo=1, routed)           0.000    58.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    58.796 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487/O[0]
                         net (fo=3, routed)           1.097    59.893    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487_n_7
    SLICE_X4Y10          LUT3 (Prop_lut3_I2_O)        0.299    60.192 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1782/O
                         net (fo=2, routed)           0.980    61.172    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1782_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.150    61.322 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1478/O
                         net (fo=2, routed)           0.947    62.269    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1478_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.328    62.597 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1482/O
                         net (fo=1, routed)           0.000    62.597    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1482_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.998 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117/CO[3]
                         net (fo=1, routed)           0.000    62.998    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.112 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/CO[3]
                         net (fo=1, routed)           0.000    63.112    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.446 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358/O[1]
                         net (fo=5, routed)           1.101    64.548    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358_n_6
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.303    64.851 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758/O
                         net (fo=1, routed)           0.000    64.851    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.401 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    65.401    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    65.623 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[0]
                         net (fo=3, routed)           1.240    66.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_7
    SLICE_X10Y6          LUT4 (Prop_lut4_I0_O)        0.299    67.162 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352/O
                         net (fo=1, routed)           0.000    67.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.695 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    67.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    67.949 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.899    68.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.367    69.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          0.816    70.030    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X12Y14         LUT3 (Prop_lut3_I1_O)        0.150    70.180 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          0.566    70.747    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X13Y13         LUT1 (Prop_lut1_I0_O)        0.328    71.075 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.487    71.562    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    72.142 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.142    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.256 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    72.256    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.370 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    72.370    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.484 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    72.484    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    72.598    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.712 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    72.712    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.181    74.007    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.150    74.157 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         5.264    79.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X29Y15         LUT3 (Prop_lut3_I2_O)        0.348    79.769 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1701/O
                         net (fo=1, routed)           0.000    79.769    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1701_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.319 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1282/CO[3]
                         net (fo=1, routed)           0.000    80.319    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1282_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.433 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    80.433    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.547 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    80.547    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.661 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    80.661    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.775 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    80.775    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.889 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    80.889    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.003 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    81.003    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    81.337 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/O[1]
                         net (fo=2, routed)           1.165    82.502    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_6
    SLICE_X36Y19         LUT3 (Prop_lut3_I2_O)        0.331    82.833 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_443/O
                         net (fo=2, routed)           1.114    83.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_443_n_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I3_O)        0.326    84.273 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_447/O
                         net (fo=1, routed)           0.000    84.273    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_447_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.671 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.671    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.893 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343/O[0]
                         net (fo=3, routed)           1.009    85.902    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343_n_7
    SLICE_X32Y24         LUT3 (Prop_lut3_I2_O)        0.299    86.201 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_339/O
                         net (fo=2, routed)           0.858    87.059    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_339_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.152    87.211 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_184/O
                         net (fo=2, routed)           1.642    88.853    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_184_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I0_O)        0.326    89.179 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_188/O
                         net (fo=1, routed)           0.000    89.179    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_188_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.555 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96/CO[3]
                         net (fo=1, routed)           0.009    89.564    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.681 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770/CO[3]
                         net (fo=1, routed)           0.000    89.681    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.798 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    89.798    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.037 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/O[2]
                         net (fo=5, routed)           1.435    91.472    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_5
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.301    91.773 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250/O
                         net (fo=1, routed)           0.000    91.773    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.305 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820/CO[3]
                         net (fo=1, routed)           0.000    92.305    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    92.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/O[1]
                         net (fo=3, routed)           1.003    93.642    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_6
    SLICE_X29Y31         LUT4 (Prop_lut4_I2_O)        0.303    93.945 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_815/O
                         net (fo=1, routed)           0.000    93.945    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_815_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.495 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_351/CO[3]
                         net (fo=1, routed)           0.000    94.495    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_351_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.609 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    94.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    94.880 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.815    95.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X29Y34         LUT4 (Prop_lut4_I2_O)        0.373    96.068 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          2.966    99.034    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X7Y19          LUT3 (Prop_lut3_I1_O)        0.124    99.158 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          0.498    99.656    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X4Y20          LUT1 (Prop_lut1_I0_O)        0.124    99.780 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.728   100.508    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   101.088 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.088    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.202 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000   101.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.316 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000   101.316    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.430 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000   101.430    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.544 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000   101.544    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.658 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.009   101.667    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.781 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.035   102.816    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X15Y25         LUT2 (Prop_lut2_I0_O)        0.153   102.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.537   105.506    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I1_O)        0.327   105.833 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=28, routed)          2.291   108.124    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.124   108.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348/O
                         net (fo=2, routed)           0.896   109.145    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   109.665 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029/CO[3]
                         net (fo=1, routed)           0.000   109.665    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.782 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   109.782    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.899 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   109.899    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.016 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   110.016    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.133 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.009   110.142    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   110.381 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           0.715   111.096    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.327   111.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.808   112.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I3_O)        0.332   112.563 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   112.563    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.964 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.000   112.964    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   113.187 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[0]
                         net (fo=3, routed)           1.096   114.283    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_7
    SLICE_X1Y24          LUT3 (Prop_lut3_I0_O)        0.299   114.582 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248/O
                         net (fo=2, routed)           0.839   115.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.124   115.545 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223/O
                         net (fo=2, routed)           0.971   116.515    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124   116.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226/O
                         net (fo=1, routed)           0.000   116.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   117.063 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           0.809   117.872    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.303   118.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   118.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   118.402 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.926   119.328    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.303   119.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   119.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   120.032 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   120.032    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   120.254 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           1.047   121.301    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X10Y17         LUT4 (Prop_lut4_I3_O)        0.325   121.626 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           1.226   122.852    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X36Y18         LUT5 (Prop_lut5_I1_O)        0.354   123.206 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.825   124.031    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I0_O)        0.354   124.385 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.120   125.505    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I5_O)        0.332   125.837 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.176   127.013    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X51Y13         LUT5 (Prop_lut5_I1_O)        0.124   127.137 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2/O
                         net (fo=1, routed)           0.000   127.137    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217   127.354 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000   127.354    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_3_n_0
    SLICE_X51Y13         MUXF8 (Prop_muxf8_I1_O)      0.094   127.448 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.479   129.927    sevenSegmentLEDs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.727   133.654 r  sevenSegmentLEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000   133.654    sevenSegmentLEDs[2]
    U8                                                                r  sevenSegmentLEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        127.408ns  (logic 41.553ns (32.614%)  route 85.855ns (67.386%))
  Logic Levels:           151  (CARRY4=93 LUT1=4 LUT2=9 LUT3=18 LUT4=10 LUT5=7 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.623     6.160    memoryMapping_inst/CLK
    SLICE_X58Y21         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.456     6.616 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=55, routed)          4.938    11.555    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[4]
    SLICE_X47Y4          LUT1 (Prop_lut1_I0_O)        0.124    11.679 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336/O
                         net (fo=1, routed)           0.000    11.679    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.211 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.211    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.325 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000    12.325    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000    12.439    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.553 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000    12.553    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.667 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000    12.667    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.781 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.781    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.094 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         5.495    18.589    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.301    18.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_408/O
                         net (fo=41, routed)          2.628    21.518    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_2
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.356    21.874 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_418/O
                         net (fo=4, routed)           0.987    22.861    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_418_n_0
    SLICE_X39Y4          LUT4 (Prop_lut4_I0_O)        0.328    23.189 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1155/O
                         net (fo=1, routed)           0.000    23.189    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1155_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.721 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    23.721    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.835 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    23.835    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.074 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/O[2]
                         net (fo=3, routed)           0.832    24.906    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_5
    SLICE_X40Y5          LUT3 (Prop_lut3_I2_O)        0.332    25.238 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385/O
                         net (fo=2, routed)           0.811    26.049    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I3_O)        0.327    26.376 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388/O
                         net (fo=1, routed)           0.000    26.376    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.777 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    26.777    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.999 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208/O[0]
                         net (fo=3, routed)           1.033    28.032    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208_n_7
    SLICE_X40Y4          LUT3 (Prop_lut3_I2_O)        0.299    28.331 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_201/O
                         net (fo=2, routed)           1.278    29.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_201_n_0
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.152    29.761 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_100/O
                         net (fo=2, routed)           1.354    31.115    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_100_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.326    31.441 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_104/O
                         net (fo=1, routed)           0.000    31.441    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_104_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60/CO[3]
                         net (fo=1, routed)           0.000    31.817    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89/CO[3]
                         net (fo=1, routed)           0.000    31.934    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735/O[1]
                         net (fo=6, routed)           1.557    33.814    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735_n_6
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.306    34.120 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1792/O
                         net (fo=1, routed)           0.000    34.120    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1792_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.496 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1694/CO[3]
                         net (fo=1, routed)           0.000    34.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1694_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.613 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464/CO[3]
                         net (fo=1, routed)           0.000    34.613    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.928 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/O[3]
                         net (fo=3, routed)           0.981    35.910    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_4
    SLICE_X37Y14         LUT2 (Prop_lut2_I0_O)        0.307    36.217 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125/O
                         net (fo=1, routed)           0.550    36.766    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.292 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.000    37.292    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.406 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    37.406    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.520 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    37.520    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.791 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.941    38.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.373    39.105 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.217    41.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X33Y2          LUT3 (Prop_lut3_I1_O)        0.124    41.447 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.831    42.278    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.152    42.430 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.511    42.940    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    43.728 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    43.728    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.842 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    43.842    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.956 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/CO[3]
                         net (fo=1, routed)           0.000    43.956    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303/CO[3]
                         net (fo=1, routed)           0.000    44.070    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.184 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    44.184    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78/CO[3]
                         net (fo=1, routed)           0.000    44.298    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.412 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50/CO[3]
                         net (fo=6, routed)           1.770    46.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50_n_0
    SLICE_X44Y10         LUT2 (Prop_lut2_I1_O)        0.152    46.334 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111/O
                         net (fo=110, routed)         1.911    48.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111_n_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I1_O)        0.332    48.577 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_62/O
                         net (fo=58, routed)          3.304    51.881    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55_0
    SLICE_X9Y2           LUT3 (Prop_lut3_I2_O)        0.154    52.035 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168/O
                         net (fo=8, routed)           0.969    53.004    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I3_O)        0.327    53.331 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916/O
                         net (fo=1, routed)           0.000    53.331    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.707 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802/CO[3]
                         net (fo=1, routed)           0.000    53.707    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.824 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    53.824    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.941 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    53.941    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.058 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    54.058    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    54.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.292 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    54.292    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.409 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    54.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.526 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    54.526    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    54.780 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508/CO[0]
                         net (fo=40, routed)          1.669    56.449    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508_n_3
    SLICE_X2Y6           LUT3 (Prop_lut3_I0_O)        0.393    56.842 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760/O
                         net (fo=2, routed)           0.739    57.581    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.328    57.909 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764/O
                         net (fo=1, routed)           0.000    57.909    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    58.459    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/CO[3]
                         net (fo=1, routed)           0.000    58.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    58.796 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487/O[0]
                         net (fo=3, routed)           1.097    59.893    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487_n_7
    SLICE_X4Y10          LUT3 (Prop_lut3_I2_O)        0.299    60.192 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1782/O
                         net (fo=2, routed)           0.980    61.172    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1782_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.150    61.322 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1478/O
                         net (fo=2, routed)           0.947    62.269    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1478_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.328    62.597 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1482/O
                         net (fo=1, routed)           0.000    62.597    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1482_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.998 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117/CO[3]
                         net (fo=1, routed)           0.000    62.998    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.112 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/CO[3]
                         net (fo=1, routed)           0.000    63.112    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.446 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358/O[1]
                         net (fo=5, routed)           1.101    64.548    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358_n_6
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.303    64.851 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758/O
                         net (fo=1, routed)           0.000    64.851    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.401 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    65.401    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    65.623 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[0]
                         net (fo=3, routed)           1.240    66.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_7
    SLICE_X10Y6          LUT4 (Prop_lut4_I0_O)        0.299    67.162 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352/O
                         net (fo=1, routed)           0.000    67.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.695 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    67.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    67.949 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.899    68.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.367    69.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          0.816    70.030    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X12Y14         LUT3 (Prop_lut3_I1_O)        0.150    70.180 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          0.566    70.747    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X13Y13         LUT1 (Prop_lut1_I0_O)        0.328    71.075 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.487    71.562    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    72.142 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.142    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.256 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    72.256    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.370 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    72.370    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.484 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    72.484    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    72.598    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.712 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    72.712    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.181    74.007    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.150    74.157 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         5.264    79.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X29Y15         LUT3 (Prop_lut3_I2_O)        0.348    79.769 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1701/O
                         net (fo=1, routed)           0.000    79.769    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1701_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.319 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1282/CO[3]
                         net (fo=1, routed)           0.000    80.319    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1282_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.433 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    80.433    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.547 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    80.547    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.661 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    80.661    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.775 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    80.775    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.889 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    80.889    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.003 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    81.003    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    81.337 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/O[1]
                         net (fo=2, routed)           1.165    82.502    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_6
    SLICE_X36Y19         LUT3 (Prop_lut3_I2_O)        0.331    82.833 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_443/O
                         net (fo=2, routed)           1.114    83.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_443_n_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I3_O)        0.326    84.273 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_447/O
                         net (fo=1, routed)           0.000    84.273    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_447_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.671 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.671    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.893 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343/O[0]
                         net (fo=3, routed)           1.009    85.902    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343_n_7
    SLICE_X32Y24         LUT3 (Prop_lut3_I2_O)        0.299    86.201 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_339/O
                         net (fo=2, routed)           0.858    87.059    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_339_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.152    87.211 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_184/O
                         net (fo=2, routed)           1.642    88.853    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_184_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I0_O)        0.326    89.179 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_188/O
                         net (fo=1, routed)           0.000    89.179    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_188_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.555 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96/CO[3]
                         net (fo=1, routed)           0.009    89.564    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.681 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770/CO[3]
                         net (fo=1, routed)           0.000    89.681    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.798 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    89.798    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.037 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/O[2]
                         net (fo=5, routed)           1.435    91.472    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_5
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.301    91.773 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250/O
                         net (fo=1, routed)           0.000    91.773    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.305 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820/CO[3]
                         net (fo=1, routed)           0.000    92.305    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    92.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/O[1]
                         net (fo=3, routed)           1.003    93.642    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_6
    SLICE_X29Y31         LUT4 (Prop_lut4_I2_O)        0.303    93.945 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_815/O
                         net (fo=1, routed)           0.000    93.945    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_815_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.495 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_351/CO[3]
                         net (fo=1, routed)           0.000    94.495    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_351_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.609 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    94.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    94.880 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.815    95.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X29Y34         LUT4 (Prop_lut4_I2_O)        0.373    96.068 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          2.966    99.034    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X7Y19          LUT3 (Prop_lut3_I1_O)        0.124    99.158 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          0.498    99.656    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X4Y20          LUT1 (Prop_lut1_I0_O)        0.124    99.780 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.728   100.508    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   101.088 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.088    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.202 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000   101.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.316 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000   101.316    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.430 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000   101.430    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.544 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000   101.544    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.658 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.009   101.667    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.781 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.035   102.816    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X15Y25         LUT2 (Prop_lut2_I0_O)        0.153   102.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.537   105.506    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I1_O)        0.327   105.833 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=28, routed)          2.291   108.124    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.124   108.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348/O
                         net (fo=2, routed)           0.896   109.145    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   109.665 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029/CO[3]
                         net (fo=1, routed)           0.000   109.665    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.782 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   109.782    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.899 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   109.899    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.016 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   110.016    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.133 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.009   110.142    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   110.381 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           0.715   111.096    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.327   111.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.808   112.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I3_O)        0.332   112.563 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   112.563    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.964 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.000   112.964    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   113.187 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[0]
                         net (fo=3, routed)           1.096   114.283    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_7
    SLICE_X1Y24          LUT3 (Prop_lut3_I0_O)        0.299   114.582 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248/O
                         net (fo=2, routed)           0.839   115.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.124   115.545 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223/O
                         net (fo=2, routed)           0.971   116.515    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124   116.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226/O
                         net (fo=1, routed)           0.000   116.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   117.063 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           0.809   117.872    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.303   118.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   118.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   118.402 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.926   119.328    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.303   119.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   119.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   120.032 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   120.032    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   120.254 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           1.047   121.301    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X10Y17         LUT4 (Prop_lut4_I3_O)        0.325   121.626 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           1.226   122.852    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X36Y18         LUT5 (Prop_lut5_I1_O)        0.354   123.206 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.825   124.031    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I0_O)        0.354   124.385 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.120   125.505    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I5_O)        0.332   125.837 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.877   126.715    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X48Y10         LUT5 (Prop_lut5_I1_O)        0.124   126.839 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3/O
                         net (fo=1, routed)           0.000   126.839    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3_n_0
    SLICE_X48Y10         MUXF7 (Prop_muxf7_I1_O)      0.217   127.056 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000   127.056    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y10         MUXF8 (Prop_muxf8_I1_O)      0.094   127.150 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.691   129.841    sevenSegmentLEDs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.728   133.568 r  sevenSegmentLEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000   133.568    sevenSegmentLEDs[3]
    V8                                                                r  sevenSegmentLEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        127.381ns  (logic 41.542ns (32.613%)  route 85.839ns (67.387%))
  Logic Levels:           151  (CARRY4=93 LUT1=4 LUT2=9 LUT3=18 LUT4=10 LUT5=7 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.623     6.160    memoryMapping_inst/CLK
    SLICE_X58Y21         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.456     6.616 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=55, routed)          4.938    11.555    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[4]
    SLICE_X47Y4          LUT1 (Prop_lut1_I0_O)        0.124    11.679 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336/O
                         net (fo=1, routed)           0.000    11.679    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.211 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.211    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.325 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000    12.325    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000    12.439    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.553 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000    12.553    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.667 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000    12.667    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.781 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.781    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.094 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         5.495    18.589    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.301    18.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_408/O
                         net (fo=41, routed)          2.628    21.518    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_2
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.356    21.874 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_418/O
                         net (fo=4, routed)           0.987    22.861    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_418_n_0
    SLICE_X39Y4          LUT4 (Prop_lut4_I0_O)        0.328    23.189 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1155/O
                         net (fo=1, routed)           0.000    23.189    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1155_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.721 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    23.721    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.835 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    23.835    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.074 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/O[2]
                         net (fo=3, routed)           0.832    24.906    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_5
    SLICE_X40Y5          LUT3 (Prop_lut3_I2_O)        0.332    25.238 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385/O
                         net (fo=2, routed)           0.811    26.049    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I3_O)        0.327    26.376 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388/O
                         net (fo=1, routed)           0.000    26.376    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.777 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    26.777    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.999 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208/O[0]
                         net (fo=3, routed)           1.033    28.032    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208_n_7
    SLICE_X40Y4          LUT3 (Prop_lut3_I2_O)        0.299    28.331 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_201/O
                         net (fo=2, routed)           1.278    29.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_201_n_0
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.152    29.761 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_100/O
                         net (fo=2, routed)           1.354    31.115    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_100_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.326    31.441 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_104/O
                         net (fo=1, routed)           0.000    31.441    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_104_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60/CO[3]
                         net (fo=1, routed)           0.000    31.817    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89/CO[3]
                         net (fo=1, routed)           0.000    31.934    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735/O[1]
                         net (fo=6, routed)           1.557    33.814    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735_n_6
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.306    34.120 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1792/O
                         net (fo=1, routed)           0.000    34.120    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1792_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.496 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1694/CO[3]
                         net (fo=1, routed)           0.000    34.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1694_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.613 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464/CO[3]
                         net (fo=1, routed)           0.000    34.613    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.928 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/O[3]
                         net (fo=3, routed)           0.981    35.910    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_4
    SLICE_X37Y14         LUT2 (Prop_lut2_I0_O)        0.307    36.217 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125/O
                         net (fo=1, routed)           0.550    36.766    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.292 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.000    37.292    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.406 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    37.406    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.520 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    37.520    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.791 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.941    38.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.373    39.105 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.217    41.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X33Y2          LUT3 (Prop_lut3_I1_O)        0.124    41.447 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.831    42.278    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.152    42.430 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.511    42.940    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    43.728 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    43.728    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.842 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    43.842    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.956 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/CO[3]
                         net (fo=1, routed)           0.000    43.956    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303/CO[3]
                         net (fo=1, routed)           0.000    44.070    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.184 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    44.184    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78/CO[3]
                         net (fo=1, routed)           0.000    44.298    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.412 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50/CO[3]
                         net (fo=6, routed)           1.770    46.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50_n_0
    SLICE_X44Y10         LUT2 (Prop_lut2_I1_O)        0.152    46.334 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111/O
                         net (fo=110, routed)         1.911    48.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111_n_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I1_O)        0.332    48.577 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_62/O
                         net (fo=58, routed)          3.304    51.881    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55_0
    SLICE_X9Y2           LUT3 (Prop_lut3_I2_O)        0.154    52.035 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168/O
                         net (fo=8, routed)           0.969    53.004    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I3_O)        0.327    53.331 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916/O
                         net (fo=1, routed)           0.000    53.331    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.707 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802/CO[3]
                         net (fo=1, routed)           0.000    53.707    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.824 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    53.824    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.941 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    53.941    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.058 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    54.058    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    54.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.292 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    54.292    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.409 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    54.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.526 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    54.526    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    54.780 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508/CO[0]
                         net (fo=40, routed)          1.669    56.449    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508_n_3
    SLICE_X2Y6           LUT3 (Prop_lut3_I0_O)        0.393    56.842 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760/O
                         net (fo=2, routed)           0.739    57.581    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.328    57.909 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764/O
                         net (fo=1, routed)           0.000    57.909    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    58.459    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/CO[3]
                         net (fo=1, routed)           0.000    58.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    58.796 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487/O[0]
                         net (fo=3, routed)           1.097    59.893    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487_n_7
    SLICE_X4Y10          LUT3 (Prop_lut3_I2_O)        0.299    60.192 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1782/O
                         net (fo=2, routed)           0.980    61.172    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1782_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.150    61.322 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1478/O
                         net (fo=2, routed)           0.947    62.269    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1478_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.328    62.597 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1482/O
                         net (fo=1, routed)           0.000    62.597    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1482_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.998 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117/CO[3]
                         net (fo=1, routed)           0.000    62.998    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.112 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/CO[3]
                         net (fo=1, routed)           0.000    63.112    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.446 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358/O[1]
                         net (fo=5, routed)           1.101    64.548    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358_n_6
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.303    64.851 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758/O
                         net (fo=1, routed)           0.000    64.851    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.401 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    65.401    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    65.623 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[0]
                         net (fo=3, routed)           1.240    66.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_7
    SLICE_X10Y6          LUT4 (Prop_lut4_I0_O)        0.299    67.162 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352/O
                         net (fo=1, routed)           0.000    67.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.695 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    67.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    67.949 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.899    68.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.367    69.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          0.816    70.030    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X12Y14         LUT3 (Prop_lut3_I1_O)        0.150    70.180 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          0.566    70.747    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X13Y13         LUT1 (Prop_lut1_I0_O)        0.328    71.075 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.487    71.562    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    72.142 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.142    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.256 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    72.256    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.370 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    72.370    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.484 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    72.484    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    72.598    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.712 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    72.712    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.181    74.007    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.150    74.157 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         5.264    79.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X29Y15         LUT3 (Prop_lut3_I2_O)        0.348    79.769 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1701/O
                         net (fo=1, routed)           0.000    79.769    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1701_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.319 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1282/CO[3]
                         net (fo=1, routed)           0.000    80.319    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1282_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.433 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    80.433    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.547 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    80.547    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.661 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    80.661    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.775 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    80.775    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.889 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    80.889    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.003 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    81.003    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    81.337 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/O[1]
                         net (fo=2, routed)           1.165    82.502    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_6
    SLICE_X36Y19         LUT3 (Prop_lut3_I2_O)        0.331    82.833 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_443/O
                         net (fo=2, routed)           1.114    83.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_443_n_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I3_O)        0.326    84.273 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_447/O
                         net (fo=1, routed)           0.000    84.273    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_447_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.671 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.671    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.893 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343/O[0]
                         net (fo=3, routed)           1.009    85.902    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343_n_7
    SLICE_X32Y24         LUT3 (Prop_lut3_I2_O)        0.299    86.201 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_339/O
                         net (fo=2, routed)           0.858    87.059    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_339_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.152    87.211 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_184/O
                         net (fo=2, routed)           1.642    88.853    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_184_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I0_O)        0.326    89.179 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_188/O
                         net (fo=1, routed)           0.000    89.179    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_188_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.555 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96/CO[3]
                         net (fo=1, routed)           0.009    89.564    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.681 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770/CO[3]
                         net (fo=1, routed)           0.000    89.681    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.798 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    89.798    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.037 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/O[2]
                         net (fo=5, routed)           1.435    91.472    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_5
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.301    91.773 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250/O
                         net (fo=1, routed)           0.000    91.773    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.305 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820/CO[3]
                         net (fo=1, routed)           0.000    92.305    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    92.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/O[1]
                         net (fo=3, routed)           1.003    93.642    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_6
    SLICE_X29Y31         LUT4 (Prop_lut4_I2_O)        0.303    93.945 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_815/O
                         net (fo=1, routed)           0.000    93.945    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_815_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.495 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_351/CO[3]
                         net (fo=1, routed)           0.000    94.495    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_351_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.609 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    94.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    94.880 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.815    95.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X29Y34         LUT4 (Prop_lut4_I2_O)        0.373    96.068 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          2.966    99.034    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X7Y19          LUT3 (Prop_lut3_I1_O)        0.124    99.158 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          0.498    99.656    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X4Y20          LUT1 (Prop_lut1_I0_O)        0.124    99.780 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.728   100.508    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   101.088 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.088    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.202 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000   101.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.316 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000   101.316    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.430 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000   101.430    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.544 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000   101.544    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.658 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.009   101.667    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.781 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.035   102.816    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X15Y25         LUT2 (Prop_lut2_I0_O)        0.153   102.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.537   105.506    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I1_O)        0.327   105.833 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=28, routed)          2.291   108.124    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.124   108.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348/O
                         net (fo=2, routed)           0.896   109.145    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   109.665 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029/CO[3]
                         net (fo=1, routed)           0.000   109.665    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.782 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   109.782    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.899 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   109.899    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.016 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   110.016    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.133 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.009   110.142    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   110.381 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           0.715   111.096    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.327   111.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.808   112.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I3_O)        0.332   112.563 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   112.563    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.964 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.000   112.964    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   113.187 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[0]
                         net (fo=3, routed)           1.096   114.283    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_7
    SLICE_X1Y24          LUT3 (Prop_lut3_I0_O)        0.299   114.582 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248/O
                         net (fo=2, routed)           0.839   115.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.124   115.545 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223/O
                         net (fo=2, routed)           0.971   116.515    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124   116.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226/O
                         net (fo=1, routed)           0.000   116.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   117.063 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           0.809   117.872    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.303   118.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   118.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   118.402 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.926   119.328    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.303   119.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   119.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   120.032 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   120.032    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   120.254 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           1.047   121.301    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X10Y17         LUT4 (Prop_lut4_I3_O)        0.325   121.626 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           1.226   122.852    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X36Y18         LUT5 (Prop_lut5_I1_O)        0.354   123.206 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.825   124.031    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I0_O)        0.354   124.385 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.120   125.505    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I5_O)        0.332   125.837 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.294   127.132    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X50Y11         LUT5 (Prop_lut5_I1_O)        0.124   127.256 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6/O
                         net (fo=1, routed)           0.000   127.256    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6_n_0
    SLICE_X50Y11         MUXF7 (Prop_muxf7_I1_O)      0.214   127.470 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000   127.470    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_3_n_0
    SLICE_X50Y11         MUXF8 (Prop_muxf8_I1_O)      0.088   127.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.258   129.815    sevenSegmentLEDs_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.726   133.542 r  sevenSegmentLEDs_OBUF[6]_inst/O
                         net (fo=0)                   0.000   133.542    sevenSegmentLEDs[6]
    U7                                                                r  sevenSegmentLEDs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        127.377ns  (logic 41.537ns (32.609%)  route 85.840ns (67.391%))
  Logic Levels:           151  (CARRY4=93 LUT1=4 LUT2=9 LUT3=18 LUT4=10 LUT5=7 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.623     6.160    memoryMapping_inst/CLK
    SLICE_X58Y21         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.456     6.616 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=55, routed)          4.938    11.555    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[4]
    SLICE_X47Y4          LUT1 (Prop_lut1_I0_O)        0.124    11.679 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336/O
                         net (fo=1, routed)           0.000    11.679    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.211 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.211    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.325 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000    12.325    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000    12.439    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.553 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000    12.553    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.667 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000    12.667    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.781 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.781    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.094 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         5.495    18.589    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.301    18.890 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_408/O
                         net (fo=41, routed)          2.628    21.518    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_2
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.356    21.874 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_418/O
                         net (fo=4, routed)           0.987    22.861    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_418_n_0
    SLICE_X39Y4          LUT4 (Prop_lut4_I0_O)        0.328    23.189 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1155/O
                         net (fo=1, routed)           0.000    23.189    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1155_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.721 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    23.721    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.835 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    23.835    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.074 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/O[2]
                         net (fo=3, routed)           0.832    24.906    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_5
    SLICE_X40Y5          LUT3 (Prop_lut3_I2_O)        0.332    25.238 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385/O
                         net (fo=2, routed)           0.811    26.049    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I3_O)        0.327    26.376 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388/O
                         net (fo=1, routed)           0.000    26.376    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.777 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    26.777    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.999 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208/O[0]
                         net (fo=3, routed)           1.033    28.032    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208_n_7
    SLICE_X40Y4          LUT3 (Prop_lut3_I2_O)        0.299    28.331 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_201/O
                         net (fo=2, routed)           1.278    29.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_201_n_0
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.152    29.761 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_100/O
                         net (fo=2, routed)           1.354    31.115    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_100_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.326    31.441 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_104/O
                         net (fo=1, routed)           0.000    31.441    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_104_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60/CO[3]
                         net (fo=1, routed)           0.000    31.817    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_60_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89/CO[3]
                         net (fo=1, routed)           0.000    31.934    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735/O[1]
                         net (fo=6, routed)           1.557    33.814    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735_n_6
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.306    34.120 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1792/O
                         net (fo=1, routed)           0.000    34.120    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1792_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.496 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1694/CO[3]
                         net (fo=1, routed)           0.000    34.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1694_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.613 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464/CO[3]
                         net (fo=1, routed)           0.000    34.613    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.928 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/O[3]
                         net (fo=3, routed)           0.981    35.910    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_4
    SLICE_X37Y14         LUT2 (Prop_lut2_I0_O)        0.307    36.217 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125/O
                         net (fo=1, routed)           0.550    36.766    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.292 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.000    37.292    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.406 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    37.406    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.520 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    37.520    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.791 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.941    38.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.373    39.105 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.217    41.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X33Y2          LUT3 (Prop_lut3_I1_O)        0.124    41.447 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.831    42.278    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.152    42.430 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.511    42.940    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    43.728 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    43.728    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.842 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    43.842    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.956 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/CO[3]
                         net (fo=1, routed)           0.000    43.956    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303/CO[3]
                         net (fo=1, routed)           0.000    44.070    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.184 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    44.184    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78/CO[3]
                         net (fo=1, routed)           0.000    44.298    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.412 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50/CO[3]
                         net (fo=6, routed)           1.770    46.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50_n_0
    SLICE_X44Y10         LUT2 (Prop_lut2_I1_O)        0.152    46.334 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111/O
                         net (fo=110, routed)         1.911    48.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111_n_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I1_O)        0.332    48.577 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_62/O
                         net (fo=58, routed)          3.304    51.881    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55_0
    SLICE_X9Y2           LUT3 (Prop_lut3_I2_O)        0.154    52.035 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168/O
                         net (fo=8, routed)           0.969    53.004    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I3_O)        0.327    53.331 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916/O
                         net (fo=1, routed)           0.000    53.331    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.707 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802/CO[3]
                         net (fo=1, routed)           0.000    53.707    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.824 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    53.824    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.941 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    53.941    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.058 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    54.058    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    54.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.292 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    54.292    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.409 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    54.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.526 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    54.526    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    54.780 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508/CO[0]
                         net (fo=40, routed)          1.669    56.449    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508_n_3
    SLICE_X2Y6           LUT3 (Prop_lut3_I0_O)        0.393    56.842 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760/O
                         net (fo=2, routed)           0.739    57.581    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.328    57.909 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764/O
                         net (fo=1, routed)           0.000    57.909    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    58.459    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/CO[3]
                         net (fo=1, routed)           0.000    58.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    58.796 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487/O[0]
                         net (fo=3, routed)           1.097    59.893    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487_n_7
    SLICE_X4Y10          LUT3 (Prop_lut3_I2_O)        0.299    60.192 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1782/O
                         net (fo=2, routed)           0.980    61.172    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1782_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.150    61.322 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1478/O
                         net (fo=2, routed)           0.947    62.269    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1478_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.328    62.597 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1482/O
                         net (fo=1, routed)           0.000    62.597    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1482_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.998 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117/CO[3]
                         net (fo=1, routed)           0.000    62.998    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.112 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/CO[3]
                         net (fo=1, routed)           0.000    63.112    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.446 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358/O[1]
                         net (fo=5, routed)           1.101    64.548    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358_n_6
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.303    64.851 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758/O
                         net (fo=1, routed)           0.000    64.851    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_758_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.401 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    65.401    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    65.623 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[0]
                         net (fo=3, routed)           1.240    66.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_7
    SLICE_X10Y6          LUT4 (Prop_lut4_I0_O)        0.299    67.162 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352/O
                         net (fo=1, routed)           0.000    67.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.695 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    67.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    67.949 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.899    68.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.367    69.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          0.816    70.030    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X12Y14         LUT3 (Prop_lut3_I1_O)        0.150    70.180 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          0.566    70.747    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X13Y13         LUT1 (Prop_lut1_I0_O)        0.328    71.075 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.487    71.562    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    72.142 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.142    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.256 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    72.256    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.370 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    72.370    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.484 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    72.484    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    72.598    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.712 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    72.712    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.826 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.181    74.007    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.150    74.157 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         5.264    79.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X29Y15         LUT3 (Prop_lut3_I2_O)        0.348    79.769 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1701/O
                         net (fo=1, routed)           0.000    79.769    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1701_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.319 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1282/CO[3]
                         net (fo=1, routed)           0.000    80.319    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1282_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.433 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    80.433    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.547 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    80.547    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.661 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    80.661    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.775 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    80.775    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.889 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    80.889    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.003 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    81.003    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    81.337 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/O[1]
                         net (fo=2, routed)           1.165    82.502    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_6
    SLICE_X36Y19         LUT3 (Prop_lut3_I2_O)        0.331    82.833 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_443/O
                         net (fo=2, routed)           1.114    83.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_443_n_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I3_O)        0.326    84.273 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_447/O
                         net (fo=1, routed)           0.000    84.273    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_447_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    84.671 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.671    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_220_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.893 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343/O[0]
                         net (fo=3, routed)           1.009    85.902    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_343_n_7
    SLICE_X32Y24         LUT3 (Prop_lut3_I2_O)        0.299    86.201 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_339/O
                         net (fo=2, routed)           0.858    87.059    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_339_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.152    87.211 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_184/O
                         net (fo=2, routed)           1.642    88.853    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_184_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I0_O)        0.326    89.179 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_188/O
                         net (fo=1, routed)           0.000    89.179    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_188_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.555 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96/CO[3]
                         net (fo=1, routed)           0.009    89.564    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_96_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.681 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770/CO[3]
                         net (fo=1, routed)           0.000    89.681    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_770_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.798 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    89.798    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.037 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/O[2]
                         net (fo=5, routed)           1.435    91.472    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_5
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.301    91.773 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250/O
                         net (fo=1, routed)           0.000    91.773    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.305 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820/CO[3]
                         net (fo=1, routed)           0.000    92.305    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    92.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/O[1]
                         net (fo=3, routed)           1.003    93.642    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_6
    SLICE_X29Y31         LUT4 (Prop_lut4_I2_O)        0.303    93.945 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_815/O
                         net (fo=1, routed)           0.000    93.945    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_815_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.495 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_351/CO[3]
                         net (fo=1, routed)           0.000    94.495    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_351_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.609 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    94.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    94.880 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.815    95.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X29Y34         LUT4 (Prop_lut4_I2_O)        0.373    96.068 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          2.966    99.034    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X7Y19          LUT3 (Prop_lut3_I1_O)        0.124    99.158 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          0.498    99.656    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X4Y20          LUT1 (Prop_lut1_I0_O)        0.124    99.780 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.728   100.508    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   101.088 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.088    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.202 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000   101.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.316 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000   101.316    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.430 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000   101.430    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.544 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000   101.544    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.658 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.009   101.667    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.781 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.035   102.816    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X15Y25         LUT2 (Prop_lut2_I0_O)        0.153   102.969 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.537   105.506    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I1_O)        0.327   105.833 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=28, routed)          2.291   108.124    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.124   108.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348/O
                         net (fo=2, routed)           0.896   109.145    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   109.665 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029/CO[3]
                         net (fo=1, routed)           0.000   109.665    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.782 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   109.782    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.899 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   109.899    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.016 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   110.016    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.133 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.009   110.142    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   110.381 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           0.715   111.096    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.327   111.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.808   112.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I3_O)        0.332   112.563 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   112.563    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.964 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.000   112.964    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   113.187 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[0]
                         net (fo=3, routed)           1.096   114.283    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_7
    SLICE_X1Y24          LUT3 (Prop_lut3_I0_O)        0.299   114.582 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248/O
                         net (fo=2, routed)           0.839   115.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.124   115.545 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223/O
                         net (fo=2, routed)           0.971   116.515    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124   116.639 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226/O
                         net (fo=1, routed)           0.000   116.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   117.063 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           0.809   117.872    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.303   118.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   118.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   118.402 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.926   119.328    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.303   119.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   119.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   120.032 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   120.032    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   120.254 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           1.047   121.301    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X10Y17         LUT4 (Prop_lut4_I3_O)        0.325   121.626 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           1.226   122.852    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X36Y18         LUT5 (Prop_lut5_I1_O)        0.354   123.206 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.825   124.031    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I0_O)        0.354   124.385 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.120   125.505    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I5_O)        0.332   125.837 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.069   126.907    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X48Y9          LUT5 (Prop_lut5_I1_O)        0.124   127.031 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4/O
                         net (fo=1, routed)           0.000   127.031    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4_n_0
    SLICE_X48Y9          MUXF7 (Prop_muxf7_I1_O)      0.217   127.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000   127.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_3_n_0
    SLICE_X48Y9          MUXF8 (Prop_muxf8_I1_O)      0.094   127.342 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.484   129.826    sevenSegmentLEDs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.712   133.538 r  sevenSegmentLEDs_OBUF[4]_inst/O
                         net (fo=0)                   0.000   133.538    sevenSegmentLEDs[4]
    U5                                                                r  sevenSegmentLEDs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/debugPtr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.234ns  (logic 6.984ns (34.514%)  route 13.251ns (65.486%))
  Logic Levels:           12  (CARRY4=2 LUT3=3 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.625     6.162    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X60Y19         FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.478     6.640 r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[2]/Q
                         net (fo=6, routed)           1.057     7.697    memoryMapping_inst/serialInterface_inst/debugPtr_reg_n_0_[2]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.329     8.026 r  memoryMapping_inst/serialInterface_inst/tx2_carry_i_6/O
                         net (fo=4, routed)           0.677     8.703    memoryMapping_inst/serialInterface_inst/tx2_carry_i_6_n_0
    SLICE_X59Y19         LUT3 (Prop_lut3_I1_O)        0.332     9.035 r  memoryMapping_inst/serialInterface_inst/tx2_carry_i_2/O
                         net (fo=1, routed)           0.000     9.035    memoryMapping_inst/serialInterface_inst/tx2_carry_i_2_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.283 r  memoryMapping_inst/serialInterface_inst/tx2_carry/O[3]
                         net (fo=3, routed)           0.910    10.193    memoryMapping_inst/serialInterface_inst/PCOUT[3]
    SLICE_X57Y19         LUT3 (Prop_lut3_I1_O)        0.306    10.499 r  memoryMapping_inst/serialInterface_inst/tx1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.499    memoryMapping_inst/serialInterface_inst/tx1_carry_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.747 r  memoryMapping_inst/serialInterface_inst/tx1_carry/O[3]
                         net (fo=8, routed)           1.269    12.016    memoryMapping_inst/serialInterface_inst/tx1_carry_n_4
    SLICE_X58Y31         MUXF8 (Prop_muxf8_S_O)       0.455    12.471 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_17/O
                         net (fo=1, routed)           1.338    13.808    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_17_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I5_O)        0.316    14.124 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000    14.124    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_10_n_0
    SLICE_X56Y21         MUXF7 (Prop_muxf7_I0_O)      0.209    14.333 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.452    14.786    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_8_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.297    15.083 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.525    15.608    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124    15.732 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.870    16.602    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.726 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.152    22.879    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    26.397 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    26.397    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.171ns  (logic 4.021ns (65.154%)  route 2.150ns (34.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.624     6.161    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X64Y21         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDPE (Prop_fdpe_C_Q)         0.518     6.679 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/Q
                         net (fo=1, routed)           2.150     8.830    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.333 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.333    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.928ns  (logic 4.017ns (67.765%)  route 1.911ns (32.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.624     6.161    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X64Y21         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDPE (Prop_fdpe_C_Q)         0.518     6.679 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/Q
                         net (fo=1, routed)           1.911     8.590    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.089 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.089    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.375ns (77.868%)  route 0.391ns (22.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.585     1.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X64Y21         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDPE (Prop_fdpe_C_Q)         0.164     1.977 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/Q
                         net (fo=1, routed)           0.391     2.368    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.579 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.579    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.388ns (77.983%)  route 0.392ns (22.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.585     1.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X64Y21         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDPE (Prop_fdpe_C_Q)         0.164     1.977 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/Q
                         net (fo=1, routed)           0.392     2.369    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.593 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.593    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.816ns  (logic 1.364ns (75.119%)  route 0.452ns (24.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.585     1.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X64Y21         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDPE (Prop_fdpe_C_Q)         0.164     1.977 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/Q
                         net (fo=1, routed)           0.452     2.429    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.629 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.629    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.912ns  (logic 1.368ns (71.568%)  route 0.543ns (28.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.585     1.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X64Y21         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDPE (Prop_fdpe_C_Q)         0.164     1.977 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/Q
                         net (fo=1, routed)           0.543     2.521    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.725 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.725    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.671ns  (logic 1.550ns (58.038%)  route 1.121ns (41.962%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.591     1.819    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X62Y14         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE (Prop_fdce_C_Q)         0.141     1.960 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/Q
                         net (fo=16, routed)          0.500     2.461    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[0]
    SLICE_X50Y11         MUXF7 (Prop_muxf7_S_O)       0.090     2.551 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.551    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_3_n_0
    SLICE_X50Y11         MUXF8 (Prop_muxf8_I1_O)      0.019     2.570 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.621     3.190    sevenSegmentLEDs_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.300     4.490 r  sevenSegmentLEDs_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.490    sevenSegmentLEDs[6]
    U7                                                                r  sevenSegmentLEDs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.716ns  (logic 1.564ns (57.582%)  route 1.152ns (42.418%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.591     1.819    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X62Y14         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE (Prop_fdce_C_Q)         0.128     1.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.423     2.370    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X51Y13         MUXF8 (Prop_muxf8_S_O)       0.133     2.503 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.729     3.232    sevenSegmentLEDs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.303     4.535 r  sevenSegmentLEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.535    sevenSegmentLEDs[2]
    U8                                                                r  sevenSegmentLEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.880ns  (logic 1.558ns (54.101%)  route 1.322ns (45.899%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.591     1.819    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X62Y14         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE (Prop_fdce_C_Q)         0.128     1.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.558     2.505    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X48Y11         MUXF8 (Prop_muxf8_S_O)       0.133     2.638 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.764     3.402    sevenSegmentLEDs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.297     4.699 r  sevenSegmentLEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.699    sevenSegmentLEDs[1]
    W6                                                                r  sevenSegmentLEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.903ns  (logic 1.534ns (52.834%)  route 1.369ns (47.166%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.591     1.819    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X62Y14         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE (Prop_fdce_C_Q)         0.128     1.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.646     2.593    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X49Y9          MUXF8 (Prop_muxf8_S_O)       0.133     2.726 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.723     3.449    sevenSegmentLEDs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.273     4.722 r  sevenSegmentLEDs_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.722    sevenSegmentLEDs[5]
    V5                                                                r  sevenSegmentLEDs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.929ns  (logic 1.549ns (52.877%)  route 1.380ns (47.123%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.591     1.819    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X62Y14         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE (Prop_fdce_C_Q)         0.128     1.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.646     2.593    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X48Y9          MUXF8 (Prop_muxf8_S_O)       0.133     2.726 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.734     3.460    sevenSegmentLEDs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.288     4.748 r  sevenSegmentLEDs_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.748    sevenSegmentLEDs[4]
    U5                                                                r  sevenSegmentLEDs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.978ns  (logic 1.548ns (51.993%)  route 1.430ns (48.007%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.591     1.819    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X62Y14         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE (Prop_fdce_C_Q)         0.141     1.960 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/Q
                         net (fo=16, routed)          0.599     2.559    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[0]
    SLICE_X48Y10         MUXF7 (Prop_muxf7_S_O)       0.085     2.644 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.644    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y10         MUXF8 (Prop_muxf8_I1_O)      0.019     2.663 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.831     3.494    sevenSegmentLEDs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     4.797 r  sevenSegmentLEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.797    sevenSegmentLEDs[3]
    V8                                                                r  sevenSegmentLEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  internalClk

Max Delay          3225 Endpoints
Min Delay          3225 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[10][12]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.976ns  (logic 1.704ns (12.193%)  route 12.272ns (87.807%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.054     3.510    ClockGenerator/enableSw_IBUF
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.124     3.634 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=221, routed)         5.825     9.460    CPU_Core_inst/CU/enable
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.584 r  CPU_Core_inst/CU/registers[10][31]_i_1/O
                         net (fo=32, routed)          4.393    13.976    CPU_Core_inst/RegisterFile_inst/registers_reg[10][31]_0[0]
    SLICE_X60Y48         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.519     5.824    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X60Y48         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][12]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[15][26]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.561ns  (logic 1.704ns (12.567%)  route 11.857ns (87.433%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        5.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.054     3.510    ClockGenerator/enableSw_IBUF
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.124     3.634 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=221, routed)         5.770     9.404    CPU_Core_inst/CU/enable
    SLICE_X41Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.528 r  CPU_Core_inst/CU/registers[15][31]_i_1/O
                         net (fo=32, routed)          4.033    13.561    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X50Y61         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.439     5.744    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X50Y61         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][26]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[10][31]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.411ns  (logic 1.704ns (12.707%)  route 11.707ns (87.293%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.054     3.510    ClockGenerator/enableSw_IBUF
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.124     3.634 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=221, routed)         5.825     9.460    CPU_Core_inst/CU/enable
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.584 r  CPU_Core_inst/CU/registers[10][31]_i_1/O
                         net (fo=32, routed)          3.828    13.411    CPU_Core_inst/RegisterFile_inst/registers_reg[10][31]_0[0]
    SLICE_X60Y47         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.519     5.824    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X60Y47         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][31]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[15][18]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.398ns  (logic 1.704ns (12.720%)  route 11.694ns (87.280%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        5.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.054     3.510    ClockGenerator/enableSw_IBUF
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.124     3.634 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=221, routed)         5.770     9.404    CPU_Core_inst/CU/enable
    SLICE_X41Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.528 r  CPU_Core_inst/CU/registers[15][31]_i_1/O
                         net (fo=32, routed)          3.870    13.398    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X48Y62         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.437     5.742    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X48Y62         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][18]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[3][26]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.340ns  (logic 1.704ns (12.775%)  route 11.636ns (87.225%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.054     3.510    ClockGenerator/enableSw_IBUF
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.124     3.634 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=221, routed)         5.828     9.462    CPU_Core_inst/CU/enable
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.586 r  CPU_Core_inst/CU/registers[3][31]_i_1/O
                         net (fo=32, routed)          3.754    13.340    CPU_Core_inst/RegisterFile_inst/registers_reg[3][31]_0[0]
    SLICE_X52Y59         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.440     5.745    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X52Y59         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][26]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[3][23]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.283ns  (logic 1.704ns (12.830%)  route 11.578ns (87.170%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.054     3.510    ClockGenerator/enableSw_IBUF
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.124     3.634 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=221, routed)         5.828     9.462    CPU_Core_inst/CU/enable
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.586 r  CPU_Core_inst/CU/registers[3][31]_i_1/O
                         net (fo=32, routed)          3.696    13.283    CPU_Core_inst/RegisterFile_inst/registers_reg[3][31]_0[0]
    SLICE_X44Y64         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.433     5.738    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X44Y64         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][23]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[3][18]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.210ns  (logic 1.704ns (12.900%)  route 11.506ns (87.100%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.054     3.510    ClockGenerator/enableSw_IBUF
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.124     3.634 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=221, routed)         5.828     9.462    CPU_Core_inst/CU/enable
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.586 r  CPU_Core_inst/CU/registers[3][31]_i_1/O
                         net (fo=32, routed)          3.624    13.210    CPU_Core_inst/RegisterFile_inst/registers_reg[3][31]_0[0]
    SLICE_X49Y64         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.436     5.741    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X49Y64         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][18]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[10][10]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.195ns  (logic 1.704ns (12.916%)  route 11.490ns (87.084%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.054     3.510    ClockGenerator/enableSw_IBUF
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.124     3.634 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=221, routed)         5.825     9.460    CPU_Core_inst/CU/enable
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.584 r  CPU_Core_inst/CU/registers[10][31]_i_1/O
                         net (fo=32, routed)          3.611    13.195    CPU_Core_inst/RegisterFile_inst/registers_reg[10][31]_0[0]
    SLICE_X61Y39         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.516     5.821    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X61Y39         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][10]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[10][8]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.195ns  (logic 1.704ns (12.916%)  route 11.490ns (87.084%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.054     3.510    ClockGenerator/enableSw_IBUF
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.124     3.634 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=221, routed)         5.825     9.460    CPU_Core_inst/CU/enable
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.584 r  CPU_Core_inst/CU/registers[10][31]_i_1/O
                         net (fo=32, routed)          3.611    13.195    CPU_Core_inst/RegisterFile_inst/registers_reg[10][31]_0[0]
    SLICE_X61Y39         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.516     5.821    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X61Y39         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][8]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[3][29]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.123ns  (logic 1.704ns (12.986%)  route 11.419ns (87.014%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.054     3.510    ClockGenerator/enableSw_IBUF
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.124     3.634 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=221, routed)         5.828     9.462    CPU_Core_inst/CU/enable
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.586 r  CPU_Core_inst/CU/registers[3][31]_i_1/O
                         net (fo=32, routed)          3.536    13.123    CPU_Core_inst/RegisterFile_inst/registers_reg[3][31]_0[0]
    SLICE_X46Y63         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        1.433     5.738    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X46Y63         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[973]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.045ns (5.066%)  route 0.843ns (94.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.581     0.581    ClockGenerator/locked
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.626 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=221, routed)         0.263     0.888    memoryMapping_inst/enable
    SLICE_X64Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[973]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.861     2.366    memoryMapping_inst/CLK
    SLICE_X64Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[973]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[977]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.045ns (5.066%)  route 0.843ns (94.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.581     0.581    ClockGenerator/locked
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.626 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=221, routed)         0.263     0.888    memoryMapping_inst/enable
    SLICE_X64Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[977]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.861     2.366    memoryMapping_inst/CLK
    SLICE_X64Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[977]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[978]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.045ns (5.066%)  route 0.843ns (94.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.581     0.581    ClockGenerator/locked
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.626 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=221, routed)         0.263     0.888    memoryMapping_inst/enable
    SLICE_X64Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[978]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.861     2.366    memoryMapping_inst/CLK
    SLICE_X64Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[978]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[983]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.045ns (5.066%)  route 0.843ns (94.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.581     0.581    ClockGenerator/locked
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.626 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=221, routed)         0.263     0.888    memoryMapping_inst/enable
    SLICE_X64Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[983]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.861     2.366    memoryMapping_inst/CLK
    SLICE_X64Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[983]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1003]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.045ns (4.739%)  route 0.904ns (95.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.581     0.581    ClockGenerator/locked
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.626 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=221, routed)         0.324     0.949    memoryMapping_inst/enable
    SLICE_X63Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1003]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.862     2.367    memoryMapping_inst/CLK
    SLICE_X63Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1003]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[982]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.045ns (4.739%)  route 0.904ns (95.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.581     0.581    ClockGenerator/locked
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.626 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=221, routed)         0.324     0.949    memoryMapping_inst/enable
    SLICE_X62Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[982]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.862     2.367    memoryMapping_inst/CLK
    SLICE_X62Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[982]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[985]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.045ns (4.739%)  route 0.904ns (95.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.581     0.581    ClockGenerator/locked
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.626 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=221, routed)         0.324     0.949    memoryMapping_inst/enable
    SLICE_X62Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[985]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.862     2.367    memoryMapping_inst/CLK
    SLICE_X62Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[985]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[987]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.045ns (4.739%)  route 0.904ns (95.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.581     0.581    ClockGenerator/locked
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.626 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=221, routed)         0.324     0.949    memoryMapping_inst/enable
    SLICE_X62Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[987]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.862     2.367    memoryMapping_inst/CLK
    SLICE_X62Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[987]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[999]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.045ns (4.739%)  route 0.904ns (95.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.581     0.581    ClockGenerator/locked
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.626 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=221, routed)         0.324     0.949    memoryMapping_inst/enable
    SLICE_X62Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[999]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.862     2.367    memoryMapping_inst/CLK
    SLICE_X62Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[999]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[981]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.045ns (4.715%)  route 0.909ns (95.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.581     0.581    ClockGenerator/locked
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.626 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=221, routed)         0.329     0.954    memoryMapping_inst/enable
    SLICE_X62Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[981]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1602, routed)        0.861     2.366    memoryMapping_inst/CLK
    SLICE_X62Y13         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[981]/C





