head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.20
	binutils-2_24-branchpoint:1.1
	binutils-2_21_1:1.1
	binutils-2_23_2:1.1
	binutils-2_23_1:1.1
	binutils-2_23:1.1
	binutils-2_23-branch:1.1.0.18
	binutils-2_23-branchpoint:1.1
	binutils-2_22_branch:1.1.0.16
	binutils-2_22:1.1
	binutils-2_22-branch:1.1.0.14
	binutils-2_22-branchpoint:1.1
	binutils-2_21:1.1
	binutils-2_21-branch:1.1.0.12
	binutils-2_21-branchpoint:1.1
	binutils-2_20_1:1.1
	binutils-2_20:1.1
	binutils-arc-20081103-branch:1.1.0.10
	binutils-arc-20081103-branchpoint:1.1
	binutils-2_20-branch:1.1.0.8
	binutils-2_20-branchpoint:1.1
	dje-cgen-play1-branch:1.1.0.6
	dje-cgen-play1-branchpoint:1.1
	arc-20081103-branch:1.1.0.4
	arc-20081103-branchpoint:1.1
	binutils-2_19_1:1.1
	binutils-2_19:1.1
	binutils-2_19-branch:1.1.0.2
	binutils-2_19-branchpoint:1.1
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2008.02.27.12.33.43;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.1
log
@   PR 3134
   * h8300.h (h8_opcodes): Add an encoding for a mov.l instruction
   with a 32-bit displacement but without the top bit of the 4th byte
   set.

   * gas/h8300/pr3134.s: New test.
   * gas/h8300/pr3134.d: Expected disassembly
   * gas/h8300/h8300.exp: Run the new test.

   * gas/h8300/h8300-coff.exp: Fix test for COFF based ports to
   accept h8300-rtemscoff not just h8300-rtems.
@
text
@# objdump: -wd
# name: Check that both encodings of mov.l (disp32) are accepted (PR 3134)

.*: *file format elf32-h8300.*

Disassembly of section \.text:

0+00 <\.text>:
 .*:[ 	]+01 00 78 80 6b a0 00 00 00 00[ 	]+mov.l[ 	]+er0,@@\(0x0:32,er0\)
 .*:[ 	]+01 00 78 80 6b a0 00 00 00 00[ 	]+mov.l[ 	]+er0,@@\(0x0:32,er0\)
 .*:[ 	]+01 00 78 00 6b a0 00 00 00 00[ 	]+mov.l[ 	]+er0,@@\(0x0:32,er0\)
@
