#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001add93fa010 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001add9661190_0 .net "PC", 31 0, L_000001add96eb5a0;  1 drivers
v000001add9660330_0 .net "cycles_consumed", 31 0, v000001add9660dd0_0;  1 drivers
v000001add96614b0_0 .var "input_clk", 0 0;
v000001add96617d0_0 .var "rst", 0 0;
S_000001add937d800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001add93fa010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001add95a0100 .functor NOR 1, v000001add96614b0_0, v000001add96570f0_0, C4<0>, C4<0>;
L_000001add95a0330 .functor AND 1, v000001add9632460_0, v000001add9632140_0, C4<1>, C4<1>;
L_000001add959fc30 .functor AND 1, L_000001add95a0330, L_000001add96624f0, C4<1>, C4<1>;
L_000001add95a0090 .functor AND 1, v000001add9621080_0, v000001add96223e0_0, C4<1>, C4<1>;
L_000001add95a0410 .functor AND 1, L_000001add95a0090, L_000001add9660150, C4<1>, C4<1>;
L_000001add959f920 .functor AND 1, v000001add9656d30_0, v000001add9656c90_0, C4<1>, C4<1>;
L_000001add959e9d0 .functor AND 1, L_000001add959f920, L_000001add9661870, C4<1>, C4<1>;
L_000001add959ea40 .functor AND 1, v000001add9632460_0, v000001add9632140_0, C4<1>, C4<1>;
L_000001add959eb90 .functor AND 1, L_000001add959ea40, L_000001add9661ff0, C4<1>, C4<1>;
L_000001add959ed50 .functor AND 1, v000001add9621080_0, v000001add96223e0_0, C4<1>, C4<1>;
L_000001add959edc0 .functor AND 1, L_000001add959ed50, L_000001add9662130, C4<1>, C4<1>;
L_000001add959eea0 .functor AND 1, v000001add9656d30_0, v000001add9656c90_0, C4<1>, C4<1>;
L_000001add959eff0 .functor AND 1, L_000001add959eea0, L_000001add96601f0, C4<1>, C4<1>;
L_000001add9664720 .functor NOT 1, L_000001add95a0100, C4<0>, C4<0>, C4<0>;
L_000001add9663e60 .functor NOT 1, L_000001add95a0100, C4<0>, C4<0>, C4<0>;
L_000001add96ca0d0 .functor NOT 1, L_000001add95a0100, C4<0>, C4<0>, C4<0>;
L_000001add96cbc60 .functor NOT 1, L_000001add95a0100, C4<0>, C4<0>, C4<0>;
L_000001add96cb950 .functor NOT 1, L_000001add95a0100, C4<0>, C4<0>, C4<0>;
L_000001add96eb5a0 .functor BUFZ 32, v000001add9655070_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001add9658450_0 .net "EX1_ALU_OPER1", 31 0, L_000001add96653d0;  1 drivers
v000001add9658950_0 .net "EX1_ALU_OPER2", 31 0, L_000001add96cae60;  1 drivers
v000001add9658810_0 .net "EX1_PC", 31 0, v000001add9631740_0;  1 drivers
v000001add96589f0_0 .net "EX1_PFC", 31 0, v000001add96319c0_0;  1 drivers
v000001add96583b0_0 .net "EX1_PFC_to_IF", 31 0, L_000001add965f570;  1 drivers
v000001add96586d0_0 .net "EX1_forward_to_B", 31 0, v000001add9630e80_0;  1 drivers
v000001add9658310_0 .net "EX1_is_beq", 0 0, v000001add96303e0_0;  1 drivers
v000001add96588b0_0 .net "EX1_is_bne", 0 0, v000001add9631b00_0;  1 drivers
v000001add9652910_0 .net "EX1_is_jal", 0 0, v000001add9630840_0;  1 drivers
v000001add9651470_0 .net "EX1_is_jr", 0 0, v000001add9630980_0;  1 drivers
v000001add9651330_0 .net "EX1_is_oper2_immed", 0 0, v000001add96305c0_0;  1 drivers
v000001add9650e30_0 .net "EX1_memread", 0 0, v000001add9630660_0;  1 drivers
v000001add9651dd0_0 .net "EX1_memwrite", 0 0, v000001add9631240_0;  1 drivers
v000001add9651a10_0 .net "EX1_opcode", 11 0, v000001add9631e20_0;  1 drivers
v000001add9653130_0 .net "EX1_predicted", 0 0, v000001add9630700_0;  1 drivers
v000001add96513d0_0 .net "EX1_rd_ind", 4 0, v000001add962fe40_0;  1 drivers
v000001add9652c30_0 .net "EX1_rd_indzero", 0 0, v000001add962fbc0_0;  1 drivers
v000001add9651b50_0 .net "EX1_regwrite", 0 0, v000001add96307a0_0;  1 drivers
v000001add9652050_0 .net "EX1_rs1", 31 0, v000001add9631ec0_0;  1 drivers
v000001add9651fb0_0 .net "EX1_rs1_ind", 4 0, v000001add9631f60_0;  1 drivers
v000001add9652690_0 .net "EX1_rs2", 31 0, v000001add9631100_0;  1 drivers
v000001add9651e70_0 .net "EX1_rs2_ind", 4 0, v000001add96311a0_0;  1 drivers
v000001add96524b0_0 .net "EX1_rs2_out", 31 0, L_000001add96cb560;  1 drivers
v000001add96520f0_0 .net "EX2_ALU_OPER1", 31 0, v000001add9632500_0;  1 drivers
v000001add96527d0_0 .net "EX2_ALU_OPER2", 31 0, v000001add96335e0_0;  1 drivers
v000001add9652f50_0 .net "EX2_ALU_OUT", 31 0, L_000001add965f610;  1 drivers
v000001add9650f70_0 .net "EX2_PC", 31 0, v000001add9632d20_0;  1 drivers
v000001add9651290_0 .net "EX2_PFC_to_IF", 31 0, v000001add9632320_0;  1 drivers
v000001add9651ab0_0 .net "EX2_forward_to_B", 31 0, v000001add9632780_0;  1 drivers
v000001add9651650_0 .net "EX2_is_beq", 0 0, v000001add96323c0_0;  1 drivers
v000001add9653090_0 .net "EX2_is_bne", 0 0, v000001add9633540_0;  1 drivers
v000001add9651510_0 .net "EX2_is_jal", 0 0, v000001add9632640_0;  1 drivers
v000001add9652870_0 .net "EX2_is_jr", 0 0, v000001add9633680_0;  1 drivers
v000001add9651010_0 .net "EX2_is_oper2_immed", 0 0, v000001add96325a0_0;  1 drivers
v000001add96529b0_0 .net "EX2_memread", 0 0, v000001add9633720_0;  1 drivers
v000001add9652a50_0 .net "EX2_memwrite", 0 0, v000001add9632fa0_0;  1 drivers
v000001add96515b0_0 .net "EX2_opcode", 11 0, v000001add9632dc0_0;  1 drivers
v000001add9651970_0 .net "EX2_predicted", 0 0, v000001add96337c0_0;  1 drivers
v000001add9651f10_0 .net "EX2_rd_ind", 4 0, v000001add9632820_0;  1 drivers
v000001add96516f0_0 .net "EX2_rd_indzero", 0 0, v000001add9632140_0;  1 drivers
v000001add9651790_0 .net "EX2_regwrite", 0 0, v000001add9632460_0;  1 drivers
v000001add9652af0_0 .net "EX2_rs1", 31 0, v000001add96328c0_0;  1 drivers
v000001add9652730_0 .net "EX2_rs1_ind", 4 0, v000001add9632e60_0;  1 drivers
v000001add96522d0_0 .net "EX2_rs2_ind", 4 0, v000001add96321e0_0;  1 drivers
v000001add96525f0_0 .net "EX2_rs2_out", 31 0, v000001add9632a00_0;  1 drivers
v000001add9651d30_0 .net "ID_INST", 31 0, v000001add96384b0_0;  1 drivers
v000001add9652b90_0 .net "ID_PC", 31 0, v000001add9638730_0;  1 drivers
v000001add9651bf0_0 .net "ID_PFC_to_EX", 31 0, L_000001add965d090;  1 drivers
v000001add9652190_0 .net "ID_PFC_to_IF", 31 0, L_000001add965c370;  1 drivers
v000001add9652230_0 .net "ID_forward_to_B", 31 0, L_000001add965d310;  1 drivers
v000001add96511f0_0 .net "ID_is_beq", 0 0, L_000001add965d4f0;  1 drivers
v000001add9651830_0 .net "ID_is_bne", 0 0, L_000001add965c550;  1 drivers
v000001add9650b10_0 .net "ID_is_j", 0 0, L_000001add965c730;  1 drivers
v000001add9652ff0_0 .net "ID_is_jal", 0 0, L_000001add965d450;  1 drivers
v000001add9652cd0_0 .net "ID_is_jr", 0 0, L_000001add965c5f0;  1 drivers
v000001add9651c90_0 .net "ID_is_oper2_immed", 0 0, L_000001add96634c0;  1 drivers
v000001add9652370_0 .net "ID_memread", 0 0, L_000001add965cb90;  1 drivers
v000001add9653270_0 .net "ID_memwrite", 0 0, L_000001add965cf50;  1 drivers
v000001add96531d0_0 .net "ID_opcode", 11 0, v000001add9653bd0_0;  1 drivers
v000001add9652d70_0 .net "ID_predicted", 0 0, v000001add9639f90_0;  1 drivers
v000001add96518d0_0 .net "ID_rd_ind", 4 0, v000001add9654350_0;  1 drivers
v000001add9652410_0 .net "ID_regwrite", 0 0, L_000001add965cd70;  1 drivers
v000001add9652e10_0 .net "ID_rs1", 31 0, v000001add9635530_0;  1 drivers
v000001add9652550_0 .net "ID_rs1_ind", 4 0, v000001add9655610_0;  1 drivers
v000001add9652eb0_0 .net "ID_rs2", 31 0, v000001add9636430_0;  1 drivers
v000001add9650bb0_0 .net "ID_rs2_ind", 4 0, v000001add96543f0_0;  1 drivers
v000001add9650c50_0 .net "IF_INST", 31 0, L_000001add9663c30;  1 drivers
v000001add9650cf0_0 .net "IF_pc", 31 0, v000001add9655070_0;  1 drivers
v000001add9650d90_0 .net "MEM_ALU_OUT", 31 0, v000001add96207c0_0;  1 drivers
v000001add9650ed0_0 .net "MEM_Data_mem_out", 31 0, v000001add9658270_0;  1 drivers
v000001add96510b0_0 .net "MEM_memread", 0 0, v000001add9622520_0;  1 drivers
v000001add9651150_0 .net "MEM_memwrite", 0 0, v000001add9621260_0;  1 drivers
v000001add96610f0_0 .net "MEM_opcode", 11 0, v000001add9620e00_0;  1 drivers
v000001add9660510_0 .net "MEM_rd_ind", 4 0, v000001add9620360_0;  1 drivers
v000001add96603d0_0 .net "MEM_rd_indzero", 0 0, v000001add96223e0_0;  1 drivers
v000001add9660c90_0 .net "MEM_regwrite", 0 0, v000001add9621080_0;  1 drivers
v000001add9662630_0 .net "MEM_rs2", 31 0, v000001add96202c0_0;  1 drivers
v000001add9660470_0 .net "PC", 31 0, L_000001add96eb5a0;  alias, 1 drivers
v000001add9660d30_0 .net "STALL_ID1_FLUSH", 0 0, v000001add963a210_0;  1 drivers
v000001add9661550_0 .net "STALL_ID2_FLUSH", 0 0, v000001add963a490_0;  1 drivers
v000001add9662770_0 .net "STALL_IF_FLUSH", 0 0, v000001add963c1f0_0;  1 drivers
v000001add9662310_0 .net "WB_ALU_OUT", 31 0, v000001add9657b90_0;  1 drivers
v000001add96605b0_0 .net "WB_Data_mem_out", 31 0, v000001add9656b50_0;  1 drivers
v000001add96615f0_0 .net "WB_memread", 0 0, v000001add9657cd0_0;  1 drivers
v000001add9661230_0 .net "WB_rd_ind", 4 0, v000001add9657eb0_0;  1 drivers
v000001add9660970_0 .net "WB_rd_indzero", 0 0, v000001add9656c90_0;  1 drivers
v000001add9660290_0 .net "WB_regwrite", 0 0, v000001add9656d30_0;  1 drivers
v000001add9661af0_0 .net "Wrong_prediction", 0 0, L_000001add96cba30;  1 drivers
v000001add9661050_0 .net *"_ivl_1", 0 0, L_000001add95a0330;  1 drivers
v000001add9661eb0_0 .net *"_ivl_13", 0 0, L_000001add959f920;  1 drivers
v000001add9661cd0_0 .net *"_ivl_14", 0 0, L_000001add9661870;  1 drivers
v000001add96608d0_0 .net *"_ivl_19", 0 0, L_000001add959ea40;  1 drivers
v000001add9662810_0 .net *"_ivl_2", 0 0, L_000001add96624f0;  1 drivers
v000001add9661c30_0 .net *"_ivl_20", 0 0, L_000001add9661ff0;  1 drivers
v000001add9662090_0 .net *"_ivl_25", 0 0, L_000001add959ed50;  1 drivers
v000001add96626d0_0 .net *"_ivl_26", 0 0, L_000001add9662130;  1 drivers
v000001add9660a10_0 .net *"_ivl_31", 0 0, L_000001add959eea0;  1 drivers
v000001add9661910_0 .net *"_ivl_32", 0 0, L_000001add96601f0;  1 drivers
v000001add9660ab0_0 .net *"_ivl_40", 31 0, L_000001add965d130;  1 drivers
L_000001add9680c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001add96606f0_0 .net *"_ivl_43", 26 0, L_000001add9680c58;  1 drivers
L_000001add9680ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001add9661d70_0 .net/2u *"_ivl_44", 31 0, L_000001add9680ca0;  1 drivers
v000001add9660e70_0 .net *"_ivl_52", 31 0, L_000001add96d3af0;  1 drivers
L_000001add9680d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001add9661370_0 .net *"_ivl_55", 26 0, L_000001add9680d30;  1 drivers
L_000001add9680d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001add9661a50_0 .net/2u *"_ivl_56", 31 0, L_000001add9680d78;  1 drivers
v000001add9660650_0 .net *"_ivl_7", 0 0, L_000001add95a0090;  1 drivers
v000001add96621d0_0 .net *"_ivl_8", 0 0, L_000001add9660150;  1 drivers
v000001add9661690_0 .net "alu_selA", 1 0, L_000001add96619b0;  1 drivers
v000001add9661e10_0 .net "alu_selB", 1 0, L_000001add9662950;  1 drivers
v000001add9660830_0 .net "clk", 0 0, L_000001add95a0100;  1 drivers
v000001add9660dd0_0 .var "cycles_consumed", 31 0;
v000001add96612d0_0 .net "exhaz", 0 0, L_000001add95a0410;  1 drivers
v000001add96600b0_0 .net "exhaz2", 0 0, L_000001add959edc0;  1 drivers
v000001add9662590_0 .net "hlt", 0 0, v000001add96570f0_0;  1 drivers
v000001add9662450_0 .net "idhaz", 0 0, L_000001add959fc30;  1 drivers
v000001add9661b90_0 .net "idhaz2", 0 0, L_000001add959eb90;  1 drivers
v000001add9660790_0 .net "if_id_write", 0 0, v000001add963c150_0;  1 drivers
v000001add9661f50_0 .net "input_clk", 0 0, v000001add96614b0_0;  1 drivers
v000001add9660b50_0 .net "is_branch_and_taken", 0 0, L_000001add9663610;  1 drivers
v000001add9660f10_0 .net "memhaz", 0 0, L_000001add959e9d0;  1 drivers
v000001add9661410_0 .net "memhaz2", 0 0, L_000001add959eff0;  1 drivers
v000001add9661730_0 .net "pc_src", 2 0, L_000001add965bdd0;  1 drivers
v000001add96623b0_0 .net "pc_write", 0 0, v000001add963be30_0;  1 drivers
v000001add9662270_0 .net "rst", 0 0, v000001add96617d0_0;  1 drivers
v000001add9660fb0_0 .net "store_rs2_forward", 1 0, L_000001add9662db0;  1 drivers
v000001add9660bf0_0 .net "wdata_to_reg_file", 31 0, L_000001add96eb450;  1 drivers
E_000001add95ab1f0/0 .event negedge, v000001add963a990_0;
E_000001add95ab1f0/1 .event posedge, v000001add9621d00_0;
E_000001add95ab1f0 .event/or E_000001add95ab1f0/0, E_000001add95ab1f0/1;
L_000001add96624f0 .cmp/eq 5, v000001add9632820_0, v000001add9631f60_0;
L_000001add9660150 .cmp/eq 5, v000001add9620360_0, v000001add9631f60_0;
L_000001add9661870 .cmp/eq 5, v000001add9657eb0_0, v000001add9631f60_0;
L_000001add9661ff0 .cmp/eq 5, v000001add9632820_0, v000001add96311a0_0;
L_000001add9662130 .cmp/eq 5, v000001add9620360_0, v000001add96311a0_0;
L_000001add96601f0 .cmp/eq 5, v000001add9657eb0_0, v000001add96311a0_0;
L_000001add965d130 .concat [ 5 27 0 0], v000001add9654350_0, L_000001add9680c58;
L_000001add965d1d0 .cmp/ne 32, L_000001add965d130, L_000001add9680ca0;
L_000001add96d3af0 .concat [ 5 27 0 0], v000001add9632820_0, L_000001add9680d30;
L_000001add96d3410 .cmp/ne 32, L_000001add96d3af0, L_000001add9680d78;
S_000001add937d990 .scope module, "FA" "forwardA" 3 57, 4 1 0, S_000001add937d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001add959e880 .functor NOT 1, L_000001add95a0410, C4<0>, C4<0>, C4<0>;
L_000001add959ff40 .functor AND 1, L_000001add959e9d0, L_000001add959e880, C4<1>, C4<1>;
L_000001add959ef10 .functor OR 1, L_000001add959fc30, L_000001add959ff40, C4<0>, C4<0>;
L_000001add95a0170 .functor OR 1, L_000001add959fc30, L_000001add95a0410, C4<0>, C4<0>;
v000001add95c9ce0_0 .net *"_ivl_12", 0 0, L_000001add95a0170;  1 drivers
v000001add95c8d40_0 .net *"_ivl_2", 0 0, L_000001add959e880;  1 drivers
v000001add95c9ec0_0 .net *"_ivl_5", 0 0, L_000001add959ff40;  1 drivers
v000001add95c9f60_0 .net *"_ivl_7", 0 0, L_000001add959ef10;  1 drivers
v000001add95c8f20_0 .net "alu_selA", 1 0, L_000001add96619b0;  alias, 1 drivers
v000001add95c8a20_0 .net "exhaz", 0 0, L_000001add95a0410;  alias, 1 drivers
v000001add95c8de0_0 .net "idhaz", 0 0, L_000001add959fc30;  alias, 1 drivers
v000001add95ca780_0 .net "memhaz", 0 0, L_000001add959e9d0;  alias, 1 drivers
L_000001add96619b0 .concat8 [ 1 1 0 0], L_000001add959ef10, L_000001add95a0170;
S_000001add93929c0 .scope module, "FB" "forwardB" 3 68, 5 1 0, S_000001add937d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001add959f300 .functor NOT 1, L_000001add959edc0, C4<0>, C4<0>, C4<0>;
L_000001add959f8b0 .functor AND 1, L_000001add959eff0, L_000001add959f300, C4<1>, C4<1>;
L_000001add959f450 .functor OR 1, L_000001add959eb90, L_000001add959f8b0, C4<0>, C4<0>;
L_000001add959fa00 .functor NOT 1, v000001add96305c0_0, C4<0>, C4<0>, C4<0>;
L_000001add959fa70 .functor AND 1, L_000001add959f450, L_000001add959fa00, C4<1>, C4<1>;
L_000001add959f4c0 .functor OR 1, L_000001add959eb90, L_000001add959edc0, C4<0>, C4<0>;
L_000001add959f530 .functor NOT 1, v000001add96305c0_0, C4<0>, C4<0>, C4<0>;
L_000001add95a0720 .functor AND 1, L_000001add959f4c0, L_000001add959f530, C4<1>, C4<1>;
v000001add95c8c00_0 .net "EX1_is_oper2_immed", 0 0, v000001add96305c0_0;  alias, 1 drivers
v000001add95c8ac0_0 .net *"_ivl_11", 0 0, L_000001add959fa70;  1 drivers
v000001add95ca460_0 .net *"_ivl_16", 0 0, L_000001add959f4c0;  1 drivers
v000001add95ca0a0_0 .net *"_ivl_17", 0 0, L_000001add959f530;  1 drivers
v000001add95ca500_0 .net *"_ivl_2", 0 0, L_000001add959f300;  1 drivers
v000001add95ca3c0_0 .net *"_ivl_20", 0 0, L_000001add95a0720;  1 drivers
v000001add95c9a60_0 .net *"_ivl_5", 0 0, L_000001add959f8b0;  1 drivers
v000001add95c8980_0 .net *"_ivl_7", 0 0, L_000001add959f450;  1 drivers
v000001add95c8fc0_0 .net *"_ivl_8", 0 0, L_000001add959fa00;  1 drivers
v000001add95c9060_0 .net "alu_selB", 1 0, L_000001add9662950;  alias, 1 drivers
v000001add95c9240_0 .net "exhaz", 0 0, L_000001add959edc0;  alias, 1 drivers
v000001add95c92e0_0 .net "idhaz", 0 0, L_000001add959eb90;  alias, 1 drivers
v000001add95c9380_0 .net "memhaz", 0 0, L_000001add959eff0;  alias, 1 drivers
L_000001add9662950 .concat8 [ 1 1 0 0], L_000001add959fa70, L_000001add95a0720;
S_000001add9392b50 .scope module, "FC" "forwardC" 3 74, 6 1 0, S_000001add937d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001add95a04f0 .functor NOT 1, L_000001add959edc0, C4<0>, C4<0>, C4<0>;
L_000001add95a05d0 .functor AND 1, L_000001add959eff0, L_000001add95a04f0, C4<1>, C4<1>;
L_000001add95a0560 .functor OR 1, L_000001add959eb90, L_000001add95a05d0, C4<0>, C4<0>;
L_000001add95a0640 .functor OR 1, L_000001add959eb90, L_000001add959edc0, C4<0>, C4<0>;
v000001add95c9420_0 .net *"_ivl_12", 0 0, L_000001add95a0640;  1 drivers
v000001add95c9b00_0 .net *"_ivl_2", 0 0, L_000001add95a04f0;  1 drivers
v000001add95c94c0_0 .net *"_ivl_5", 0 0, L_000001add95a05d0;  1 drivers
v000001add95c9ba0_0 .net *"_ivl_7", 0 0, L_000001add95a0560;  1 drivers
v000001add95c9560_0 .net "exhaz", 0 0, L_000001add959edc0;  alias, 1 drivers
v000001add95c9c40_0 .net "idhaz", 0 0, L_000001add959eb90;  alias, 1 drivers
v000001add9545870_0 .net "memhaz", 0 0, L_000001add959eff0;  alias, 1 drivers
v000001add9545e10_0 .net "store_rs2_forward", 1 0, L_000001add9662db0;  alias, 1 drivers
L_000001add9662db0 .concat8 [ 1 1 0 0], L_000001add95a0560, L_000001add95a0640;
S_000001add93e9b60 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 174, 7 2 0, S_000001add937d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001add9544150_0 .net "EX_ALU_OUT", 31 0, L_000001add965f610;  alias, 1 drivers
v000001add95443d0_0 .net "EX_memread", 0 0, v000001add9633720_0;  alias, 1 drivers
v000001add952eb70_0 .net "EX_memwrite", 0 0, v000001add9632fa0_0;  alias, 1 drivers
v000001add952ecb0_0 .net "EX_opcode", 11 0, v000001add9632dc0_0;  alias, 1 drivers
v000001add9622660_0 .net "EX_rd_ind", 4 0, v000001add9632820_0;  alias, 1 drivers
v000001add9622340_0 .net "EX_rd_indzero", 0 0, L_000001add96d3410;  1 drivers
v000001add9621c60_0 .net "EX_regwrite", 0 0, v000001add9632460_0;  alias, 1 drivers
v000001add9621800_0 .net "EX_rs2_out", 31 0, v000001add9632a00_0;  alias, 1 drivers
v000001add96207c0_0 .var "MEM_ALU_OUT", 31 0;
v000001add9622520_0 .var "MEM_memread", 0 0;
v000001add9621260_0 .var "MEM_memwrite", 0 0;
v000001add9620e00_0 .var "MEM_opcode", 11 0;
v000001add9620360_0 .var "MEM_rd_ind", 4 0;
v000001add96223e0_0 .var "MEM_rd_indzero", 0 0;
v000001add9621080_0 .var "MEM_regwrite", 0 0;
v000001add96202c0_0 .var "MEM_rs2", 31 0;
v000001add9622480_0 .net "clk", 0 0, L_000001add96cbc60;  1 drivers
v000001add9621d00_0 .net "rst", 0 0, v000001add96617d0_0;  alias, 1 drivers
E_000001add95ab230 .event posedge, v000001add9621d00_0, v000001add9622480_0;
S_000001add93e9cf0 .scope module, "ex_stage" "EX_stage" 3 149, 8 1 0, S_000001add937d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001add93d1500 .param/l "add" 0 9 6, C4<000000100000>;
P_000001add93d1538 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001add93d1570 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001add93d15a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001add93d15e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001add93d1618 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001add93d1650 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001add93d1688 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001add93d16c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001add93d16f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001add93d1730 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001add93d1768 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001add93d17a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001add93d17d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001add93d1810 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001add93d1848 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001add93d1880 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001add93d18b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001add93d18f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001add93d1928 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001add93d1960 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001add93d1998 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001add93d19d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001add93d1a08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001add93d1a40 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001add96c9d50 .functor XOR 1, L_000001add96cb410, v000001add96337c0_0, C4<0>, C4<0>;
L_000001add96cbb80 .functor NOT 1, L_000001add96c9d50, C4<0>, C4<0>, C4<0>;
L_000001add96cbbf0 .functor OR 1, v000001add96617d0_0, L_000001add96cbb80, C4<0>, C4<0>;
L_000001add96cba30 .functor NOT 1, L_000001add96cbbf0, C4<0>, C4<0>, C4<0>;
v000001add96242d0_0 .net "ALU_OP", 3 0, v000001add9624190_0;  1 drivers
v000001add96272f0_0 .net "BranchDecision", 0 0, L_000001add96cb410;  1 drivers
v000001add9627750_0 .net "CF", 0 0, v000001add96258b0_0;  1 drivers
v000001add9626ad0_0 .net "EX_opcode", 11 0, v000001add9632dc0_0;  alias, 1 drivers
v000001add9626b70_0 .net "Wrong_prediction", 0 0, L_000001add96cba30;  alias, 1 drivers
v000001add96277f0_0 .net "ZF", 0 0, L_000001add96ca5a0;  1 drivers
L_000001add9680ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001add9627890_0 .net/2u *"_ivl_0", 31 0, L_000001add9680ce8;  1 drivers
v000001add9627930_0 .net *"_ivl_11", 0 0, L_000001add96cbbf0;  1 drivers
v000001add9626990_0 .net *"_ivl_2", 31 0, L_000001add965f4d0;  1 drivers
v000001add9627e30_0 .net *"_ivl_6", 0 0, L_000001add96c9d50;  1 drivers
v000001add9627250_0 .net *"_ivl_8", 0 0, L_000001add96cbb80;  1 drivers
v000001add96279d0_0 .net "alu_out", 31 0, L_000001add965f610;  alias, 1 drivers
v000001add9627430_0 .net "alu_outw", 31 0, v000001add9626490_0;  1 drivers
v000001add9626fd0_0 .net "is_beq", 0 0, v000001add96323c0_0;  alias, 1 drivers
v000001add96274d0_0 .net "is_bne", 0 0, v000001add9633540_0;  alias, 1 drivers
v000001add9627390_0 .net "is_jal", 0 0, v000001add9632640_0;  alias, 1 drivers
v000001add9626f30_0 .net "oper1", 31 0, v000001add9632500_0;  alias, 1 drivers
v000001add9627b10_0 .net "oper2", 31 0, v000001add96335e0_0;  alias, 1 drivers
v000001add96271b0_0 .net "pc", 31 0, v000001add9632d20_0;  alias, 1 drivers
v000001add9627a70_0 .net "predicted", 0 0, v000001add96337c0_0;  alias, 1 drivers
v000001add9626c10_0 .net "rst", 0 0, v000001add96617d0_0;  alias, 1 drivers
L_000001add965f4d0 .arith/sum 32, v000001add9632d20_0, L_000001add9680ce8;
L_000001add965f610 .functor MUXZ 32, v000001add9626490_0, L_000001add965f4d0, v000001add9632640_0, C4<>;
S_000001add9430200 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001add93e9cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001add96cb2c0 .functor AND 1, v000001add96323c0_0, L_000001add96cb020, C4<1>, C4<1>;
L_000001add96cb330 .functor NOT 1, L_000001add96cb020, C4<0>, C4<0>, C4<0>;
L_000001add96cb5d0 .functor AND 1, v000001add9633540_0, L_000001add96cb330, C4<1>, C4<1>;
L_000001add96cb410 .functor OR 1, L_000001add96cb2c0, L_000001add96cb5d0, C4<0>, C4<0>;
v000001add9624eb0_0 .net "BranchDecision", 0 0, L_000001add96cb410;  alias, 1 drivers
v000001add96263f0_0 .net *"_ivl_2", 0 0, L_000001add96cb330;  1 drivers
v000001add9626850_0 .net "is_beq", 0 0, v000001add96323c0_0;  alias, 1 drivers
v000001add9625090_0 .net "is_beq_taken", 0 0, L_000001add96cb2c0;  1 drivers
v000001add9625130_0 .net "is_bne", 0 0, v000001add9633540_0;  alias, 1 drivers
v000001add96251d0_0 .net "is_bne_taken", 0 0, L_000001add96cb5d0;  1 drivers
v000001add9625950_0 .net "is_eq", 0 0, L_000001add96cb020;  1 drivers
v000001add9625630_0 .net "oper1", 31 0, v000001add9632500_0;  alias, 1 drivers
v000001add96256d0_0 .net "oper2", 31 0, v000001add96335e0_0;  alias, 1 drivers
S_000001add9430390 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001add9430200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001add96cb090 .functor XOR 1, L_000001add965fb10, L_000001add965f6b0, C4<0>, C4<0>;
L_000001add96caae0 .functor XOR 1, L_000001add965da90, L_000001add965f750, C4<0>, C4<0>;
L_000001add96ca370 .functor XOR 1, L_000001add965d9f0, L_000001add965db30, C4<0>, C4<0>;
L_000001add96ca6f0 .functor XOR 1, L_000001add965f7f0, L_000001add965dc70, C4<0>, C4<0>;
L_000001add96c9f10 .functor XOR 1, L_000001add965f890, L_000001add965f930, C4<0>, C4<0>;
L_000001add96cb800 .functor XOR 1, L_000001add965fa70, L_000001add965fbb0, C4<0>, C4<0>;
L_000001add96cb100 .functor XOR 1, L_000001add96d8d70, L_000001add96d93b0, C4<0>, C4<0>;
L_000001add96caa00 .functor XOR 1, L_000001add96d7f10, L_000001add96d85f0, C4<0>, C4<0>;
L_000001add96ca3e0 .functor XOR 1, L_000001add96d8730, L_000001add96d71f0, C4<0>, C4<0>;
L_000001add96cb790 .functor XOR 1, L_000001add96d7970, L_000001add96d7fb0, C4<0>, C4<0>;
L_000001add96ca610 .functor XOR 1, L_000001add96d8a50, L_000001add96d75b0, C4<0>, C4<0>;
L_000001add96ca920 .functor XOR 1, L_000001add96d76f0, L_000001add96d8ff0, C4<0>, C4<0>;
L_000001add96cb4f0 .functor XOR 1, L_000001add96d7ab0, L_000001add96d9130, C4<0>, C4<0>;
L_000001add96c9f80 .functor XOR 1, L_000001add96d7650, L_000001add96d8050, C4<0>, C4<0>;
L_000001add96cadf0 .functor XOR 1, L_000001add96d7150, L_000001add96d7790, C4<0>, C4<0>;
L_000001add96ca680 .functor XOR 1, L_000001add96d87d0, L_000001add96d8af0, C4<0>, C4<0>;
L_000001add96cb1e0 .functor XOR 1, L_000001add96d91d0, L_000001add96d7830, C4<0>, C4<0>;
L_000001add96cb870 .functor XOR 1, L_000001add96d8b90, L_000001add96d9310, C4<0>, C4<0>;
L_000001add96cab50 .functor XOR 1, L_000001add96d78d0, L_000001add96d7010, C4<0>, C4<0>;
L_000001add96cafb0 .functor XOR 1, L_000001add96d8190, L_000001add96d73d0, C4<0>, C4<0>;
L_000001add96caed0 .functor XOR 1, L_000001add96d80f0, L_000001add96d8230, C4<0>, C4<0>;
L_000001add96ca140 .functor XOR 1, L_000001add96d82d0, L_000001add96d8c30, C4<0>, C4<0>;
L_000001add96ca1b0 .functor XOR 1, L_000001add96d6d90, L_000001add96d8690, C4<0>, C4<0>;
L_000001add96cabc0 .functor XOR 1, L_000001add96d9450, L_000001add96d6ed0, C4<0>, C4<0>;
L_000001add96cb8e0 .functor XOR 1, L_000001add96d8e10, L_000001add96d8370, C4<0>, C4<0>;
L_000001add96cb250 .functor XOR 1, L_000001add96d9090, L_000001add96d7470, C4<0>, C4<0>;
L_000001add96ca840 .functor XOR 1, L_000001add96d84b0, L_000001add96d8870, C4<0>, C4<0>;
L_000001add96cb640 .functor XOR 1, L_000001add96d8410, L_000001add96d8eb0, C4<0>, C4<0>;
L_000001add96cb3a0 .functor XOR 1, L_000001add96d7a10, L_000001add96d7b50, C4<0>, C4<0>;
L_000001add96ca760 .functor XOR 1, L_000001add96d8550, L_000001add96d7bf0, C4<0>, C4<0>;
L_000001add96ca8b0 .functor XOR 1, L_000001add96d7c90, L_000001add96d8910, C4<0>, C4<0>;
L_000001add96cad10 .functor XOR 1, L_000001add96d89b0, L_000001add96d6f70, C4<0>, C4<0>;
L_000001add96cb020/0/0 .functor OR 1, L_000001add96d8cd0, L_000001add96d7d30, L_000001add96d7dd0, L_000001add96d7330;
L_000001add96cb020/0/4 .functor OR 1, L_000001add96d70b0, L_000001add96d7510, L_000001add96d9270, L_000001add96d8f50;
L_000001add96cb020/0/8 .functor OR 1, L_000001add96d7e70, L_000001add96d7290, L_000001add96d6e30, L_000001add96d9950;
L_000001add96cb020/0/12 .functor OR 1, L_000001add96d9a90, L_000001add96d96d0, L_000001add96d9810, L_000001add96d98b0;
L_000001add96cb020/0/16 .functor OR 1, L_000001add96d9c70, L_000001add96d9590, L_000001add96d9630, L_000001add96d9b30;
L_000001add96cb020/0/20 .functor OR 1, L_000001add96d9bd0, L_000001add96d99f0, L_000001add96d9770, L_000001add96d3050;
L_000001add96cb020/0/24 .functor OR 1, L_000001add96d32d0, L_000001add96d28d0, L_000001add96d3a50, L_000001add96d2ab0;
L_000001add96cb020/0/28 .functor OR 1, L_000001add96d20b0, L_000001add96d3370, L_000001add96d43b0, L_000001add96d1f70;
L_000001add96cb020/1/0 .functor OR 1, L_000001add96cb020/0/0, L_000001add96cb020/0/4, L_000001add96cb020/0/8, L_000001add96cb020/0/12;
L_000001add96cb020/1/4 .functor OR 1, L_000001add96cb020/0/16, L_000001add96cb020/0/20, L_000001add96cb020/0/24, L_000001add96cb020/0/28;
L_000001add96cb020 .functor NOR 1, L_000001add96cb020/1/0, L_000001add96cb020/1/4, C4<0>, C4<0>;
v000001add9620d60_0 .net *"_ivl_0", 0 0, L_000001add96cb090;  1 drivers
v000001add9622700_0 .net *"_ivl_101", 0 0, L_000001add96d7830;  1 drivers
v000001add9622200_0 .net *"_ivl_102", 0 0, L_000001add96cb870;  1 drivers
v000001add96227a0_0 .net *"_ivl_105", 0 0, L_000001add96d8b90;  1 drivers
v000001add9621620_0 .net *"_ivl_107", 0 0, L_000001add96d9310;  1 drivers
v000001add9622840_0 .net *"_ivl_108", 0 0, L_000001add96cab50;  1 drivers
v000001add9620220_0 .net *"_ivl_11", 0 0, L_000001add965f750;  1 drivers
v000001add9621da0_0 .net *"_ivl_111", 0 0, L_000001add96d78d0;  1 drivers
v000001add9621e40_0 .net *"_ivl_113", 0 0, L_000001add96d7010;  1 drivers
v000001add9620cc0_0 .net *"_ivl_114", 0 0, L_000001add96cafb0;  1 drivers
v000001add96209a0_0 .net *"_ivl_117", 0 0, L_000001add96d8190;  1 drivers
v000001add9621ee0_0 .net *"_ivl_119", 0 0, L_000001add96d73d0;  1 drivers
v000001add96222a0_0 .net *"_ivl_12", 0 0, L_000001add96ca370;  1 drivers
v000001add9622160_0 .net *"_ivl_120", 0 0, L_000001add96caed0;  1 drivers
v000001add9622020_0 .net *"_ivl_123", 0 0, L_000001add96d80f0;  1 drivers
v000001add9621300_0 .net *"_ivl_125", 0 0, L_000001add96d8230;  1 drivers
v000001add96200e0_0 .net *"_ivl_126", 0 0, L_000001add96ca140;  1 drivers
v000001add9620fe0_0 .net *"_ivl_129", 0 0, L_000001add96d82d0;  1 drivers
v000001add9621f80_0 .net *"_ivl_131", 0 0, L_000001add96d8c30;  1 drivers
v000001add9620a40_0 .net *"_ivl_132", 0 0, L_000001add96ca1b0;  1 drivers
v000001add96219e0_0 .net *"_ivl_135", 0 0, L_000001add96d6d90;  1 drivers
v000001add9621940_0 .net *"_ivl_137", 0 0, L_000001add96d8690;  1 drivers
v000001add96205e0_0 .net *"_ivl_138", 0 0, L_000001add96cabc0;  1 drivers
v000001add9620400_0 .net *"_ivl_141", 0 0, L_000001add96d9450;  1 drivers
v000001add9620ea0_0 .net *"_ivl_143", 0 0, L_000001add96d6ed0;  1 drivers
v000001add96216c0_0 .net *"_ivl_144", 0 0, L_000001add96cb8e0;  1 drivers
v000001add9620180_0 .net *"_ivl_147", 0 0, L_000001add96d8e10;  1 drivers
v000001add96218a0_0 .net *"_ivl_149", 0 0, L_000001add96d8370;  1 drivers
v000001add9621a80_0 .net *"_ivl_15", 0 0, L_000001add965d9f0;  1 drivers
v000001add96204a0_0 .net *"_ivl_150", 0 0, L_000001add96cb250;  1 drivers
v000001add96213a0_0 .net *"_ivl_153", 0 0, L_000001add96d9090;  1 drivers
v000001add96220c0_0 .net *"_ivl_155", 0 0, L_000001add96d7470;  1 drivers
v000001add9620540_0 .net *"_ivl_156", 0 0, L_000001add96ca840;  1 drivers
v000001add9620680_0 .net *"_ivl_159", 0 0, L_000001add96d84b0;  1 drivers
v000001add9620f40_0 .net *"_ivl_161", 0 0, L_000001add96d8870;  1 drivers
v000001add9620720_0 .net *"_ivl_162", 0 0, L_000001add96cb640;  1 drivers
v000001add9620860_0 .net *"_ivl_165", 0 0, L_000001add96d8410;  1 drivers
v000001add9621440_0 .net *"_ivl_167", 0 0, L_000001add96d8eb0;  1 drivers
v000001add9620900_0 .net *"_ivl_168", 0 0, L_000001add96cb3a0;  1 drivers
v000001add9621b20_0 .net *"_ivl_17", 0 0, L_000001add965db30;  1 drivers
v000001add96214e0_0 .net *"_ivl_171", 0 0, L_000001add96d7a10;  1 drivers
v000001add9620ae0_0 .net *"_ivl_173", 0 0, L_000001add96d7b50;  1 drivers
v000001add9620b80_0 .net *"_ivl_174", 0 0, L_000001add96ca760;  1 drivers
v000001add9621120_0 .net *"_ivl_177", 0 0, L_000001add96d8550;  1 drivers
v000001add9620c20_0 .net *"_ivl_179", 0 0, L_000001add96d7bf0;  1 drivers
v000001add9621580_0 .net *"_ivl_18", 0 0, L_000001add96ca6f0;  1 drivers
v000001add96211c0_0 .net *"_ivl_180", 0 0, L_000001add96ca8b0;  1 drivers
v000001add9621760_0 .net *"_ivl_183", 0 0, L_000001add96d7c90;  1 drivers
v000001add9621bc0_0 .net *"_ivl_185", 0 0, L_000001add96d8910;  1 drivers
v000001add9622c00_0 .net *"_ivl_186", 0 0, L_000001add96cad10;  1 drivers
v000001add9623a60_0 .net *"_ivl_190", 0 0, L_000001add96d89b0;  1 drivers
v000001add9623ba0_0 .net *"_ivl_192", 0 0, L_000001add96d6f70;  1 drivers
v000001add9622fc0_0 .net *"_ivl_194", 0 0, L_000001add96d8cd0;  1 drivers
v000001add9623c40_0 .net *"_ivl_196", 0 0, L_000001add96d7d30;  1 drivers
v000001add9623f60_0 .net *"_ivl_198", 0 0, L_000001add96d7dd0;  1 drivers
v000001add9622e80_0 .net *"_ivl_200", 0 0, L_000001add96d7330;  1 drivers
v000001add9623060_0 .net *"_ivl_202", 0 0, L_000001add96d70b0;  1 drivers
v000001add9623100_0 .net *"_ivl_204", 0 0, L_000001add96d7510;  1 drivers
v000001add9623740_0 .net *"_ivl_206", 0 0, L_000001add96d9270;  1 drivers
v000001add96237e0_0 .net *"_ivl_208", 0 0, L_000001add96d8f50;  1 drivers
v000001add9623d80_0 .net *"_ivl_21", 0 0, L_000001add965f7f0;  1 drivers
v000001add9622980_0 .net *"_ivl_210", 0 0, L_000001add96d7e70;  1 drivers
v000001add9623ce0_0 .net *"_ivl_212", 0 0, L_000001add96d7290;  1 drivers
v000001add9623880_0 .net *"_ivl_214", 0 0, L_000001add96d6e30;  1 drivers
v000001add9623b00_0 .net *"_ivl_216", 0 0, L_000001add96d9950;  1 drivers
v000001add96231a0_0 .net *"_ivl_218", 0 0, L_000001add96d9a90;  1 drivers
v000001add9622ac0_0 .net *"_ivl_220", 0 0, L_000001add96d96d0;  1 drivers
v000001add9622a20_0 .net *"_ivl_222", 0 0, L_000001add96d9810;  1 drivers
v000001add9623e20_0 .net *"_ivl_224", 0 0, L_000001add96d98b0;  1 drivers
v000001add9623920_0 .net *"_ivl_226", 0 0, L_000001add96d9c70;  1 drivers
v000001add9623ec0_0 .net *"_ivl_228", 0 0, L_000001add96d9590;  1 drivers
v000001add96228e0_0 .net *"_ivl_23", 0 0, L_000001add965dc70;  1 drivers
v000001add96239c0_0 .net *"_ivl_230", 0 0, L_000001add96d9630;  1 drivers
v000001add9623240_0 .net *"_ivl_232", 0 0, L_000001add96d9b30;  1 drivers
v000001add9622b60_0 .net *"_ivl_234", 0 0, L_000001add96d9bd0;  1 drivers
v000001add9623600_0 .net *"_ivl_236", 0 0, L_000001add96d99f0;  1 drivers
v000001add9622ca0_0 .net *"_ivl_238", 0 0, L_000001add96d9770;  1 drivers
v000001add9622d40_0 .net *"_ivl_24", 0 0, L_000001add96c9f10;  1 drivers
v000001add9622de0_0 .net *"_ivl_240", 0 0, L_000001add96d3050;  1 drivers
v000001add9622f20_0 .net *"_ivl_242", 0 0, L_000001add96d32d0;  1 drivers
v000001add96232e0_0 .net *"_ivl_244", 0 0, L_000001add96d28d0;  1 drivers
v000001add9623380_0 .net *"_ivl_246", 0 0, L_000001add96d3a50;  1 drivers
v000001add96236a0_0 .net *"_ivl_248", 0 0, L_000001add96d2ab0;  1 drivers
v000001add9623420_0 .net *"_ivl_250", 0 0, L_000001add96d20b0;  1 drivers
v000001add9623560_0 .net *"_ivl_252", 0 0, L_000001add96d3370;  1 drivers
v000001add96234c0_0 .net *"_ivl_254", 0 0, L_000001add96d43b0;  1 drivers
v000001add9545d70_0 .net *"_ivl_256", 0 0, L_000001add96d1f70;  1 drivers
v000001add9625db0_0 .net *"_ivl_27", 0 0, L_000001add965f890;  1 drivers
v000001add9624910_0 .net *"_ivl_29", 0 0, L_000001add965f930;  1 drivers
v000001add9624f50_0 .net *"_ivl_3", 0 0, L_000001add965fb10;  1 drivers
v000001add9625b30_0 .net *"_ivl_30", 0 0, L_000001add96cb800;  1 drivers
v000001add9624b90_0 .net *"_ivl_33", 0 0, L_000001add965fa70;  1 drivers
v000001add9625bd0_0 .net *"_ivl_35", 0 0, L_000001add965fbb0;  1 drivers
v000001add9624370_0 .net *"_ivl_36", 0 0, L_000001add96cb100;  1 drivers
v000001add9625270_0 .net *"_ivl_39", 0 0, L_000001add96d8d70;  1 drivers
v000001add96245f0_0 .net *"_ivl_41", 0 0, L_000001add96d93b0;  1 drivers
v000001add9626670_0 .net *"_ivl_42", 0 0, L_000001add96caa00;  1 drivers
v000001add9625310_0 .net *"_ivl_45", 0 0, L_000001add96d7f10;  1 drivers
v000001add9625c70_0 .net *"_ivl_47", 0 0, L_000001add96d85f0;  1 drivers
v000001add96253b0_0 .net *"_ivl_48", 0 0, L_000001add96ca3e0;  1 drivers
v000001add9624870_0 .net *"_ivl_5", 0 0, L_000001add965f6b0;  1 drivers
v000001add9626530_0 .net *"_ivl_51", 0 0, L_000001add96d8730;  1 drivers
v000001add96254f0_0 .net *"_ivl_53", 0 0, L_000001add96d71f0;  1 drivers
v000001add9624410_0 .net *"_ivl_54", 0 0, L_000001add96cb790;  1 drivers
v000001add9624c30_0 .net *"_ivl_57", 0 0, L_000001add96d7970;  1 drivers
v000001add96244b0_0 .net *"_ivl_59", 0 0, L_000001add96d7fb0;  1 drivers
v000001add9626710_0 .net *"_ivl_6", 0 0, L_000001add96caae0;  1 drivers
v000001add9626210_0 .net *"_ivl_60", 0 0, L_000001add96ca610;  1 drivers
v000001add9625450_0 .net *"_ivl_63", 0 0, L_000001add96d8a50;  1 drivers
v000001add96259f0_0 .net *"_ivl_65", 0 0, L_000001add96d75b0;  1 drivers
v000001add9624550_0 .net *"_ivl_66", 0 0, L_000001add96ca920;  1 drivers
v000001add9624690_0 .net *"_ivl_69", 0 0, L_000001add96d76f0;  1 drivers
v000001add9625a90_0 .net *"_ivl_71", 0 0, L_000001add96d8ff0;  1 drivers
v000001add9624a50_0 .net *"_ivl_72", 0 0, L_000001add96cb4f0;  1 drivers
v000001add9624730_0 .net *"_ivl_75", 0 0, L_000001add96d7ab0;  1 drivers
v000001add9624cd0_0 .net *"_ivl_77", 0 0, L_000001add96d9130;  1 drivers
v000001add96249b0_0 .net *"_ivl_78", 0 0, L_000001add96c9f80;  1 drivers
v000001add9625ef0_0 .net *"_ivl_81", 0 0, L_000001add96d7650;  1 drivers
v000001add96262b0_0 .net *"_ivl_83", 0 0, L_000001add96d8050;  1 drivers
v000001add9626170_0 .net *"_ivl_84", 0 0, L_000001add96cadf0;  1 drivers
v000001add9626030_0 .net *"_ivl_87", 0 0, L_000001add96d7150;  1 drivers
v000001add9625590_0 .net *"_ivl_89", 0 0, L_000001add96d7790;  1 drivers
v000001add9626350_0 .net *"_ivl_9", 0 0, L_000001add965da90;  1 drivers
v000001add96260d0_0 .net *"_ivl_90", 0 0, L_000001add96ca680;  1 drivers
v000001add9624ff0_0 .net *"_ivl_93", 0 0, L_000001add96d87d0;  1 drivers
v000001add96247d0_0 .net *"_ivl_95", 0 0, L_000001add96d8af0;  1 drivers
v000001add9624af0_0 .net *"_ivl_96", 0 0, L_000001add96cb1e0;  1 drivers
v000001add96265d0_0 .net *"_ivl_99", 0 0, L_000001add96d91d0;  1 drivers
v000001add96267b0_0 .net "a", 31 0, v000001add9632500_0;  alias, 1 drivers
v000001add9624d70_0 .net "b", 31 0, v000001add96335e0_0;  alias, 1 drivers
v000001add9624e10_0 .net "out", 0 0, L_000001add96cb020;  alias, 1 drivers
v000001add9625f90_0 .net "temp", 31 0, L_000001add96d94f0;  1 drivers
L_000001add965fb10 .part v000001add9632500_0, 0, 1;
L_000001add965f6b0 .part v000001add96335e0_0, 0, 1;
L_000001add965da90 .part v000001add9632500_0, 1, 1;
L_000001add965f750 .part v000001add96335e0_0, 1, 1;
L_000001add965d9f0 .part v000001add9632500_0, 2, 1;
L_000001add965db30 .part v000001add96335e0_0, 2, 1;
L_000001add965f7f0 .part v000001add9632500_0, 3, 1;
L_000001add965dc70 .part v000001add96335e0_0, 3, 1;
L_000001add965f890 .part v000001add9632500_0, 4, 1;
L_000001add965f930 .part v000001add96335e0_0, 4, 1;
L_000001add965fa70 .part v000001add9632500_0, 5, 1;
L_000001add965fbb0 .part v000001add96335e0_0, 5, 1;
L_000001add96d8d70 .part v000001add9632500_0, 6, 1;
L_000001add96d93b0 .part v000001add96335e0_0, 6, 1;
L_000001add96d7f10 .part v000001add9632500_0, 7, 1;
L_000001add96d85f0 .part v000001add96335e0_0, 7, 1;
L_000001add96d8730 .part v000001add9632500_0, 8, 1;
L_000001add96d71f0 .part v000001add96335e0_0, 8, 1;
L_000001add96d7970 .part v000001add9632500_0, 9, 1;
L_000001add96d7fb0 .part v000001add96335e0_0, 9, 1;
L_000001add96d8a50 .part v000001add9632500_0, 10, 1;
L_000001add96d75b0 .part v000001add96335e0_0, 10, 1;
L_000001add96d76f0 .part v000001add9632500_0, 11, 1;
L_000001add96d8ff0 .part v000001add96335e0_0, 11, 1;
L_000001add96d7ab0 .part v000001add9632500_0, 12, 1;
L_000001add96d9130 .part v000001add96335e0_0, 12, 1;
L_000001add96d7650 .part v000001add9632500_0, 13, 1;
L_000001add96d8050 .part v000001add96335e0_0, 13, 1;
L_000001add96d7150 .part v000001add9632500_0, 14, 1;
L_000001add96d7790 .part v000001add96335e0_0, 14, 1;
L_000001add96d87d0 .part v000001add9632500_0, 15, 1;
L_000001add96d8af0 .part v000001add96335e0_0, 15, 1;
L_000001add96d91d0 .part v000001add9632500_0, 16, 1;
L_000001add96d7830 .part v000001add96335e0_0, 16, 1;
L_000001add96d8b90 .part v000001add9632500_0, 17, 1;
L_000001add96d9310 .part v000001add96335e0_0, 17, 1;
L_000001add96d78d0 .part v000001add9632500_0, 18, 1;
L_000001add96d7010 .part v000001add96335e0_0, 18, 1;
L_000001add96d8190 .part v000001add9632500_0, 19, 1;
L_000001add96d73d0 .part v000001add96335e0_0, 19, 1;
L_000001add96d80f0 .part v000001add9632500_0, 20, 1;
L_000001add96d8230 .part v000001add96335e0_0, 20, 1;
L_000001add96d82d0 .part v000001add9632500_0, 21, 1;
L_000001add96d8c30 .part v000001add96335e0_0, 21, 1;
L_000001add96d6d90 .part v000001add9632500_0, 22, 1;
L_000001add96d8690 .part v000001add96335e0_0, 22, 1;
L_000001add96d9450 .part v000001add9632500_0, 23, 1;
L_000001add96d6ed0 .part v000001add96335e0_0, 23, 1;
L_000001add96d8e10 .part v000001add9632500_0, 24, 1;
L_000001add96d8370 .part v000001add96335e0_0, 24, 1;
L_000001add96d9090 .part v000001add9632500_0, 25, 1;
L_000001add96d7470 .part v000001add96335e0_0, 25, 1;
L_000001add96d84b0 .part v000001add9632500_0, 26, 1;
L_000001add96d8870 .part v000001add96335e0_0, 26, 1;
L_000001add96d8410 .part v000001add9632500_0, 27, 1;
L_000001add96d8eb0 .part v000001add96335e0_0, 27, 1;
L_000001add96d7a10 .part v000001add9632500_0, 28, 1;
L_000001add96d7b50 .part v000001add96335e0_0, 28, 1;
L_000001add96d8550 .part v000001add9632500_0, 29, 1;
L_000001add96d7bf0 .part v000001add96335e0_0, 29, 1;
L_000001add96d7c90 .part v000001add9632500_0, 30, 1;
L_000001add96d8910 .part v000001add96335e0_0, 30, 1;
LS_000001add96d94f0_0_0 .concat8 [ 1 1 1 1], L_000001add96cb090, L_000001add96caae0, L_000001add96ca370, L_000001add96ca6f0;
LS_000001add96d94f0_0_4 .concat8 [ 1 1 1 1], L_000001add96c9f10, L_000001add96cb800, L_000001add96cb100, L_000001add96caa00;
LS_000001add96d94f0_0_8 .concat8 [ 1 1 1 1], L_000001add96ca3e0, L_000001add96cb790, L_000001add96ca610, L_000001add96ca920;
LS_000001add96d94f0_0_12 .concat8 [ 1 1 1 1], L_000001add96cb4f0, L_000001add96c9f80, L_000001add96cadf0, L_000001add96ca680;
LS_000001add96d94f0_0_16 .concat8 [ 1 1 1 1], L_000001add96cb1e0, L_000001add96cb870, L_000001add96cab50, L_000001add96cafb0;
LS_000001add96d94f0_0_20 .concat8 [ 1 1 1 1], L_000001add96caed0, L_000001add96ca140, L_000001add96ca1b0, L_000001add96cabc0;
LS_000001add96d94f0_0_24 .concat8 [ 1 1 1 1], L_000001add96cb8e0, L_000001add96cb250, L_000001add96ca840, L_000001add96cb640;
LS_000001add96d94f0_0_28 .concat8 [ 1 1 1 1], L_000001add96cb3a0, L_000001add96ca760, L_000001add96ca8b0, L_000001add96cad10;
LS_000001add96d94f0_1_0 .concat8 [ 4 4 4 4], LS_000001add96d94f0_0_0, LS_000001add96d94f0_0_4, LS_000001add96d94f0_0_8, LS_000001add96d94f0_0_12;
LS_000001add96d94f0_1_4 .concat8 [ 4 4 4 4], LS_000001add96d94f0_0_16, LS_000001add96d94f0_0_20, LS_000001add96d94f0_0_24, LS_000001add96d94f0_0_28;
L_000001add96d94f0 .concat8 [ 16 16 0 0], LS_000001add96d94f0_1_0, LS_000001add96d94f0_1_4;
L_000001add96d89b0 .part v000001add9632500_0, 31, 1;
L_000001add96d6f70 .part v000001add96335e0_0, 31, 1;
L_000001add96d8cd0 .part L_000001add96d94f0, 0, 1;
L_000001add96d7d30 .part L_000001add96d94f0, 1, 1;
L_000001add96d7dd0 .part L_000001add96d94f0, 2, 1;
L_000001add96d7330 .part L_000001add96d94f0, 3, 1;
L_000001add96d70b0 .part L_000001add96d94f0, 4, 1;
L_000001add96d7510 .part L_000001add96d94f0, 5, 1;
L_000001add96d9270 .part L_000001add96d94f0, 6, 1;
L_000001add96d8f50 .part L_000001add96d94f0, 7, 1;
L_000001add96d7e70 .part L_000001add96d94f0, 8, 1;
L_000001add96d7290 .part L_000001add96d94f0, 9, 1;
L_000001add96d6e30 .part L_000001add96d94f0, 10, 1;
L_000001add96d9950 .part L_000001add96d94f0, 11, 1;
L_000001add96d9a90 .part L_000001add96d94f0, 12, 1;
L_000001add96d96d0 .part L_000001add96d94f0, 13, 1;
L_000001add96d9810 .part L_000001add96d94f0, 14, 1;
L_000001add96d98b0 .part L_000001add96d94f0, 15, 1;
L_000001add96d9c70 .part L_000001add96d94f0, 16, 1;
L_000001add96d9590 .part L_000001add96d94f0, 17, 1;
L_000001add96d9630 .part L_000001add96d94f0, 18, 1;
L_000001add96d9b30 .part L_000001add96d94f0, 19, 1;
L_000001add96d9bd0 .part L_000001add96d94f0, 20, 1;
L_000001add96d99f0 .part L_000001add96d94f0, 21, 1;
L_000001add96d9770 .part L_000001add96d94f0, 22, 1;
L_000001add96d3050 .part L_000001add96d94f0, 23, 1;
L_000001add96d32d0 .part L_000001add96d94f0, 24, 1;
L_000001add96d28d0 .part L_000001add96d94f0, 25, 1;
L_000001add96d3a50 .part L_000001add96d94f0, 26, 1;
L_000001add96d2ab0 .part L_000001add96d94f0, 27, 1;
L_000001add96d20b0 .part L_000001add96d94f0, 28, 1;
L_000001add96d3370 .part L_000001add96d94f0, 29, 1;
L_000001add96d43b0 .part L_000001add96d94f0, 30, 1;
L_000001add96d1f70 .part L_000001add96d94f0, 31, 1;
S_000001add93e82c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001add93e9cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001add95ab4f0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001add96ca5a0 .functor NOT 1, L_000001add965f2f0, C4<0>, C4<0>, C4<0>;
v000001add9625770_0 .net "A", 31 0, v000001add9632500_0;  alias, 1 drivers
v000001add9625810_0 .net "ALUOP", 3 0, v000001add9624190_0;  alias, 1 drivers
v000001add9625d10_0 .net "B", 31 0, v000001add96335e0_0;  alias, 1 drivers
v000001add96258b0_0 .var "CF", 0 0;
v000001add96240f0_0 .net "ZF", 0 0, L_000001add96ca5a0;  alias, 1 drivers
v000001add9625e50_0 .net *"_ivl_1", 0 0, L_000001add965f2f0;  1 drivers
v000001add9626490_0 .var "res", 31 0;
E_000001add95ab430 .event anyedge, v000001add9625810_0, v000001add96267b0_0, v000001add9624d70_0, v000001add96258b0_0;
L_000001add965f2f0 .reduce/or v000001add9626490_0;
S_000001add93e8450 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001add93e9cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001add95daea0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001add95daed8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001add95daf10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001add95daf48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001add95daf80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001add95dafb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001add95daff0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001add95db028 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001add95db060 .param/l "j" 0 9 19, C4<000010000000>;
P_000001add95db098 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001add95db0d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001add95db108 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001add95db140 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001add95db178 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001add95db1b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001add95db1e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001add95db220 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001add95db258 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001add95db290 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001add95db2c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001add95db300 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001add95db338 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001add95db370 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001add95db3a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001add95db3e0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001add9624190_0 .var "ALU_OP", 3 0;
v000001add9624230_0 .net "opcode", 11 0, v000001add9632dc0_0;  alias, 1 drivers
E_000001add95ab130 .event anyedge, v000001add952ecb0_0;
S_000001add942d960 .scope module, "forwarding_stage" "FORWARDING_stage" 3 127, 14 1 0, S_000001add937d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001add9631560_0 .net "EX1_forward_to_B", 31 0, v000001add9630e80_0;  alias, 1 drivers
v000001add96320a0_0 .net "EX_PFC", 31 0, v000001add96319c0_0;  alias, 1 drivers
v000001add9631920_0 .net "EX_PFC_to_IF", 31 0, L_000001add965f570;  alias, 1 drivers
v000001add96302a0_0 .net "alu_selA", 1 0, L_000001add96619b0;  alias, 1 drivers
v000001add9631a60_0 .net "alu_selB", 1 0, L_000001add9662950;  alias, 1 drivers
v000001add962ff80_0 .net "ex_haz", 31 0, v000001add96207c0_0;  alias, 1 drivers
v000001add9631600_0 .net "id_haz", 31 0, L_000001add965f610;  alias, 1 drivers
v000001add96317e0_0 .net "is_jr", 0 0, v000001add9630980_0;  alias, 1 drivers
v000001add96314c0_0 .net "mem_haz", 31 0, L_000001add96eb450;  alias, 1 drivers
v000001add9631ba0_0 .net "oper1", 31 0, L_000001add96653d0;  alias, 1 drivers
v000001add9630340_0 .net "oper2", 31 0, L_000001add96cae60;  alias, 1 drivers
v000001add96316a0_0 .net "pc", 31 0, v000001add9631740_0;  alias, 1 drivers
v000001add9630de0_0 .net "rs1", 31 0, v000001add9631ec0_0;  alias, 1 drivers
v000001add9630520_0 .net "rs2_in", 31 0, v000001add9631100_0;  alias, 1 drivers
v000001add96308e0_0 .net "rs2_out", 31 0, L_000001add96cb560;  alias, 1 drivers
v000001add9630480_0 .net "store_rs2_forward", 1 0, L_000001add9662db0;  alias, 1 drivers
L_000001add965f570 .functor MUXZ 32, v000001add96319c0_0, L_000001add96653d0, v000001add9630980_0, C4<>;
S_000001add942daf0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001add942d960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001add95ab670 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001add9663ed0 .functor NOT 1, L_000001add965e8f0, C4<0>, C4<0>, C4<0>;
L_000001add9663f40 .functor NOT 1, L_000001add965def0, C4<0>, C4<0>, C4<0>;
L_000001add9664480 .functor NOT 1, L_000001add965ddb0, C4<0>, C4<0>, C4<0>;
L_000001add9664560 .functor NOT 1, L_000001add965ea30, C4<0>, C4<0>, C4<0>;
L_000001add9664a30 .functor AND 32, L_000001add96649c0, v000001add9631ec0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001add96645d0 .functor AND 32, L_000001add9664410, L_000001add96eb450, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001add9664aa0 .functor OR 32, L_000001add9664a30, L_000001add96645d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001add9664b10 .functor AND 32, L_000001add96644f0, v000001add96207c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001add96650c0 .functor OR 32, L_000001add9664aa0, L_000001add9664b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001add9665360 .functor AND 32, L_000001add9664790, L_000001add965f610, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001add96653d0 .functor OR 32, L_000001add96650c0, L_000001add9665360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001add96268f0_0 .net *"_ivl_1", 0 0, L_000001add965e8f0;  1 drivers
v000001add9626df0_0 .net *"_ivl_13", 0 0, L_000001add965ddb0;  1 drivers
v000001add9626e90_0 .net *"_ivl_14", 0 0, L_000001add9664480;  1 drivers
v000001add9627070_0 .net *"_ivl_19", 0 0, L_000001add965f9d0;  1 drivers
v000001add9627110_0 .net *"_ivl_2", 0 0, L_000001add9663ed0;  1 drivers
v000001add962a500_0 .net *"_ivl_23", 0 0, L_000001add965dbd0;  1 drivers
v000001add962ab40_0 .net *"_ivl_27", 0 0, L_000001add965ea30;  1 drivers
v000001add962a1e0_0 .net *"_ivl_28", 0 0, L_000001add9664560;  1 drivers
v000001add962bcc0_0 .net *"_ivl_33", 0 0, L_000001add965dd10;  1 drivers
v000001add9629ec0_0 .net *"_ivl_37", 0 0, L_000001add965e850;  1 drivers
v000001add962a320_0 .net *"_ivl_40", 31 0, L_000001add9664a30;  1 drivers
v000001add962b4a0_0 .net *"_ivl_42", 31 0, L_000001add96645d0;  1 drivers
v000001add962ae60_0 .net *"_ivl_44", 31 0, L_000001add9664aa0;  1 drivers
v000001add962b400_0 .net *"_ivl_46", 31 0, L_000001add9664b10;  1 drivers
v000001add962af00_0 .net *"_ivl_48", 31 0, L_000001add96650c0;  1 drivers
v000001add9629c40_0 .net *"_ivl_50", 31 0, L_000001add9665360;  1 drivers
v000001add962aa00_0 .net *"_ivl_7", 0 0, L_000001add965def0;  1 drivers
v000001add962abe0_0 .net *"_ivl_8", 0 0, L_000001add9663f40;  1 drivers
v000001add962aaa0_0 .net "ina", 31 0, v000001add9631ec0_0;  alias, 1 drivers
v000001add962bea0_0 .net "inb", 31 0, L_000001add96eb450;  alias, 1 drivers
v000001add962b040_0 .net "inc", 31 0, v000001add96207c0_0;  alias, 1 drivers
v000001add962a000_0 .net "ind", 31 0, L_000001add965f610;  alias, 1 drivers
v000001add9629ce0_0 .net "out", 31 0, L_000001add96653d0;  alias, 1 drivers
v000001add962ac80_0 .net "s0", 31 0, L_000001add96649c0;  1 drivers
v000001add962bd60_0 .net "s1", 31 0, L_000001add9664410;  1 drivers
v000001add962b540_0 .net "s2", 31 0, L_000001add96644f0;  1 drivers
v000001add962a0a0_0 .net "s3", 31 0, L_000001add9664790;  1 drivers
v000001add962bb80_0 .net "sel", 1 0, L_000001add96619b0;  alias, 1 drivers
L_000001add965e8f0 .part L_000001add96619b0, 1, 1;
LS_000001add965fcf0_0_0 .concat [ 1 1 1 1], L_000001add9663ed0, L_000001add9663ed0, L_000001add9663ed0, L_000001add9663ed0;
LS_000001add965fcf0_0_4 .concat [ 1 1 1 1], L_000001add9663ed0, L_000001add9663ed0, L_000001add9663ed0, L_000001add9663ed0;
LS_000001add965fcf0_0_8 .concat [ 1 1 1 1], L_000001add9663ed0, L_000001add9663ed0, L_000001add9663ed0, L_000001add9663ed0;
LS_000001add965fcf0_0_12 .concat [ 1 1 1 1], L_000001add9663ed0, L_000001add9663ed0, L_000001add9663ed0, L_000001add9663ed0;
LS_000001add965fcf0_0_16 .concat [ 1 1 1 1], L_000001add9663ed0, L_000001add9663ed0, L_000001add9663ed0, L_000001add9663ed0;
LS_000001add965fcf0_0_20 .concat [ 1 1 1 1], L_000001add9663ed0, L_000001add9663ed0, L_000001add9663ed0, L_000001add9663ed0;
LS_000001add965fcf0_0_24 .concat [ 1 1 1 1], L_000001add9663ed0, L_000001add9663ed0, L_000001add9663ed0, L_000001add9663ed0;
LS_000001add965fcf0_0_28 .concat [ 1 1 1 1], L_000001add9663ed0, L_000001add9663ed0, L_000001add9663ed0, L_000001add9663ed0;
LS_000001add965fcf0_1_0 .concat [ 4 4 4 4], LS_000001add965fcf0_0_0, LS_000001add965fcf0_0_4, LS_000001add965fcf0_0_8, LS_000001add965fcf0_0_12;
LS_000001add965fcf0_1_4 .concat [ 4 4 4 4], LS_000001add965fcf0_0_16, LS_000001add965fcf0_0_20, LS_000001add965fcf0_0_24, LS_000001add965fcf0_0_28;
L_000001add965fcf0 .concat [ 16 16 0 0], LS_000001add965fcf0_1_0, LS_000001add965fcf0_1_4;
L_000001add965def0 .part L_000001add96619b0, 0, 1;
LS_000001add965e210_0_0 .concat [ 1 1 1 1], L_000001add9663f40, L_000001add9663f40, L_000001add9663f40, L_000001add9663f40;
LS_000001add965e210_0_4 .concat [ 1 1 1 1], L_000001add9663f40, L_000001add9663f40, L_000001add9663f40, L_000001add9663f40;
LS_000001add965e210_0_8 .concat [ 1 1 1 1], L_000001add9663f40, L_000001add9663f40, L_000001add9663f40, L_000001add9663f40;
LS_000001add965e210_0_12 .concat [ 1 1 1 1], L_000001add9663f40, L_000001add9663f40, L_000001add9663f40, L_000001add9663f40;
LS_000001add965e210_0_16 .concat [ 1 1 1 1], L_000001add9663f40, L_000001add9663f40, L_000001add9663f40, L_000001add9663f40;
LS_000001add965e210_0_20 .concat [ 1 1 1 1], L_000001add9663f40, L_000001add9663f40, L_000001add9663f40, L_000001add9663f40;
LS_000001add965e210_0_24 .concat [ 1 1 1 1], L_000001add9663f40, L_000001add9663f40, L_000001add9663f40, L_000001add9663f40;
LS_000001add965e210_0_28 .concat [ 1 1 1 1], L_000001add9663f40, L_000001add9663f40, L_000001add9663f40, L_000001add9663f40;
LS_000001add965e210_1_0 .concat [ 4 4 4 4], LS_000001add965e210_0_0, LS_000001add965e210_0_4, LS_000001add965e210_0_8, LS_000001add965e210_0_12;
LS_000001add965e210_1_4 .concat [ 4 4 4 4], LS_000001add965e210_0_16, LS_000001add965e210_0_20, LS_000001add965e210_0_24, LS_000001add965e210_0_28;
L_000001add965e210 .concat [ 16 16 0 0], LS_000001add965e210_1_0, LS_000001add965e210_1_4;
L_000001add965ddb0 .part L_000001add96619b0, 1, 1;
LS_000001add965fc50_0_0 .concat [ 1 1 1 1], L_000001add9664480, L_000001add9664480, L_000001add9664480, L_000001add9664480;
LS_000001add965fc50_0_4 .concat [ 1 1 1 1], L_000001add9664480, L_000001add9664480, L_000001add9664480, L_000001add9664480;
LS_000001add965fc50_0_8 .concat [ 1 1 1 1], L_000001add9664480, L_000001add9664480, L_000001add9664480, L_000001add9664480;
LS_000001add965fc50_0_12 .concat [ 1 1 1 1], L_000001add9664480, L_000001add9664480, L_000001add9664480, L_000001add9664480;
LS_000001add965fc50_0_16 .concat [ 1 1 1 1], L_000001add9664480, L_000001add9664480, L_000001add9664480, L_000001add9664480;
LS_000001add965fc50_0_20 .concat [ 1 1 1 1], L_000001add9664480, L_000001add9664480, L_000001add9664480, L_000001add9664480;
LS_000001add965fc50_0_24 .concat [ 1 1 1 1], L_000001add9664480, L_000001add9664480, L_000001add9664480, L_000001add9664480;
LS_000001add965fc50_0_28 .concat [ 1 1 1 1], L_000001add9664480, L_000001add9664480, L_000001add9664480, L_000001add9664480;
LS_000001add965fc50_1_0 .concat [ 4 4 4 4], LS_000001add965fc50_0_0, LS_000001add965fc50_0_4, LS_000001add965fc50_0_8, LS_000001add965fc50_0_12;
LS_000001add965fc50_1_4 .concat [ 4 4 4 4], LS_000001add965fc50_0_16, LS_000001add965fc50_0_20, LS_000001add965fc50_0_24, LS_000001add965fc50_0_28;
L_000001add965fc50 .concat [ 16 16 0 0], LS_000001add965fc50_1_0, LS_000001add965fc50_1_4;
L_000001add965f9d0 .part L_000001add96619b0, 0, 1;
LS_000001add965f390_0_0 .concat [ 1 1 1 1], L_000001add965f9d0, L_000001add965f9d0, L_000001add965f9d0, L_000001add965f9d0;
LS_000001add965f390_0_4 .concat [ 1 1 1 1], L_000001add965f9d0, L_000001add965f9d0, L_000001add965f9d0, L_000001add965f9d0;
LS_000001add965f390_0_8 .concat [ 1 1 1 1], L_000001add965f9d0, L_000001add965f9d0, L_000001add965f9d0, L_000001add965f9d0;
LS_000001add965f390_0_12 .concat [ 1 1 1 1], L_000001add965f9d0, L_000001add965f9d0, L_000001add965f9d0, L_000001add965f9d0;
LS_000001add965f390_0_16 .concat [ 1 1 1 1], L_000001add965f9d0, L_000001add965f9d0, L_000001add965f9d0, L_000001add965f9d0;
LS_000001add965f390_0_20 .concat [ 1 1 1 1], L_000001add965f9d0, L_000001add965f9d0, L_000001add965f9d0, L_000001add965f9d0;
LS_000001add965f390_0_24 .concat [ 1 1 1 1], L_000001add965f9d0, L_000001add965f9d0, L_000001add965f9d0, L_000001add965f9d0;
LS_000001add965f390_0_28 .concat [ 1 1 1 1], L_000001add965f9d0, L_000001add965f9d0, L_000001add965f9d0, L_000001add965f9d0;
LS_000001add965f390_1_0 .concat [ 4 4 4 4], LS_000001add965f390_0_0, LS_000001add965f390_0_4, LS_000001add965f390_0_8, LS_000001add965f390_0_12;
LS_000001add965f390_1_4 .concat [ 4 4 4 4], LS_000001add965f390_0_16, LS_000001add965f390_0_20, LS_000001add965f390_0_24, LS_000001add965f390_0_28;
L_000001add965f390 .concat [ 16 16 0 0], LS_000001add965f390_1_0, LS_000001add965f390_1_4;
L_000001add965dbd0 .part L_000001add96619b0, 1, 1;
LS_000001add965f430_0_0 .concat [ 1 1 1 1], L_000001add965dbd0, L_000001add965dbd0, L_000001add965dbd0, L_000001add965dbd0;
LS_000001add965f430_0_4 .concat [ 1 1 1 1], L_000001add965dbd0, L_000001add965dbd0, L_000001add965dbd0, L_000001add965dbd0;
LS_000001add965f430_0_8 .concat [ 1 1 1 1], L_000001add965dbd0, L_000001add965dbd0, L_000001add965dbd0, L_000001add965dbd0;
LS_000001add965f430_0_12 .concat [ 1 1 1 1], L_000001add965dbd0, L_000001add965dbd0, L_000001add965dbd0, L_000001add965dbd0;
LS_000001add965f430_0_16 .concat [ 1 1 1 1], L_000001add965dbd0, L_000001add965dbd0, L_000001add965dbd0, L_000001add965dbd0;
LS_000001add965f430_0_20 .concat [ 1 1 1 1], L_000001add965dbd0, L_000001add965dbd0, L_000001add965dbd0, L_000001add965dbd0;
LS_000001add965f430_0_24 .concat [ 1 1 1 1], L_000001add965dbd0, L_000001add965dbd0, L_000001add965dbd0, L_000001add965dbd0;
LS_000001add965f430_0_28 .concat [ 1 1 1 1], L_000001add965dbd0, L_000001add965dbd0, L_000001add965dbd0, L_000001add965dbd0;
LS_000001add965f430_1_0 .concat [ 4 4 4 4], LS_000001add965f430_0_0, LS_000001add965f430_0_4, LS_000001add965f430_0_8, LS_000001add965f430_0_12;
LS_000001add965f430_1_4 .concat [ 4 4 4 4], LS_000001add965f430_0_16, LS_000001add965f430_0_20, LS_000001add965f430_0_24, LS_000001add965f430_0_28;
L_000001add965f430 .concat [ 16 16 0 0], LS_000001add965f430_1_0, LS_000001add965f430_1_4;
L_000001add965ea30 .part L_000001add96619b0, 0, 1;
LS_000001add965de50_0_0 .concat [ 1 1 1 1], L_000001add9664560, L_000001add9664560, L_000001add9664560, L_000001add9664560;
LS_000001add965de50_0_4 .concat [ 1 1 1 1], L_000001add9664560, L_000001add9664560, L_000001add9664560, L_000001add9664560;
LS_000001add965de50_0_8 .concat [ 1 1 1 1], L_000001add9664560, L_000001add9664560, L_000001add9664560, L_000001add9664560;
LS_000001add965de50_0_12 .concat [ 1 1 1 1], L_000001add9664560, L_000001add9664560, L_000001add9664560, L_000001add9664560;
LS_000001add965de50_0_16 .concat [ 1 1 1 1], L_000001add9664560, L_000001add9664560, L_000001add9664560, L_000001add9664560;
LS_000001add965de50_0_20 .concat [ 1 1 1 1], L_000001add9664560, L_000001add9664560, L_000001add9664560, L_000001add9664560;
LS_000001add965de50_0_24 .concat [ 1 1 1 1], L_000001add9664560, L_000001add9664560, L_000001add9664560, L_000001add9664560;
LS_000001add965de50_0_28 .concat [ 1 1 1 1], L_000001add9664560, L_000001add9664560, L_000001add9664560, L_000001add9664560;
LS_000001add965de50_1_0 .concat [ 4 4 4 4], LS_000001add965de50_0_0, LS_000001add965de50_0_4, LS_000001add965de50_0_8, LS_000001add965de50_0_12;
LS_000001add965de50_1_4 .concat [ 4 4 4 4], LS_000001add965de50_0_16, LS_000001add965de50_0_20, LS_000001add965de50_0_24, LS_000001add965de50_0_28;
L_000001add965de50 .concat [ 16 16 0 0], LS_000001add965de50_1_0, LS_000001add965de50_1_4;
L_000001add965dd10 .part L_000001add96619b0, 1, 1;
LS_000001add965fd90_0_0 .concat [ 1 1 1 1], L_000001add965dd10, L_000001add965dd10, L_000001add965dd10, L_000001add965dd10;
LS_000001add965fd90_0_4 .concat [ 1 1 1 1], L_000001add965dd10, L_000001add965dd10, L_000001add965dd10, L_000001add965dd10;
LS_000001add965fd90_0_8 .concat [ 1 1 1 1], L_000001add965dd10, L_000001add965dd10, L_000001add965dd10, L_000001add965dd10;
LS_000001add965fd90_0_12 .concat [ 1 1 1 1], L_000001add965dd10, L_000001add965dd10, L_000001add965dd10, L_000001add965dd10;
LS_000001add965fd90_0_16 .concat [ 1 1 1 1], L_000001add965dd10, L_000001add965dd10, L_000001add965dd10, L_000001add965dd10;
LS_000001add965fd90_0_20 .concat [ 1 1 1 1], L_000001add965dd10, L_000001add965dd10, L_000001add965dd10, L_000001add965dd10;
LS_000001add965fd90_0_24 .concat [ 1 1 1 1], L_000001add965dd10, L_000001add965dd10, L_000001add965dd10, L_000001add965dd10;
LS_000001add965fd90_0_28 .concat [ 1 1 1 1], L_000001add965dd10, L_000001add965dd10, L_000001add965dd10, L_000001add965dd10;
LS_000001add965fd90_1_0 .concat [ 4 4 4 4], LS_000001add965fd90_0_0, LS_000001add965fd90_0_4, LS_000001add965fd90_0_8, LS_000001add965fd90_0_12;
LS_000001add965fd90_1_4 .concat [ 4 4 4 4], LS_000001add965fd90_0_16, LS_000001add965fd90_0_20, LS_000001add965fd90_0_24, LS_000001add965fd90_0_28;
L_000001add965fd90 .concat [ 16 16 0 0], LS_000001add965fd90_1_0, LS_000001add965fd90_1_4;
L_000001add965e850 .part L_000001add96619b0, 0, 1;
LS_000001add965e3f0_0_0 .concat [ 1 1 1 1], L_000001add965e850, L_000001add965e850, L_000001add965e850, L_000001add965e850;
LS_000001add965e3f0_0_4 .concat [ 1 1 1 1], L_000001add965e850, L_000001add965e850, L_000001add965e850, L_000001add965e850;
LS_000001add965e3f0_0_8 .concat [ 1 1 1 1], L_000001add965e850, L_000001add965e850, L_000001add965e850, L_000001add965e850;
LS_000001add965e3f0_0_12 .concat [ 1 1 1 1], L_000001add965e850, L_000001add965e850, L_000001add965e850, L_000001add965e850;
LS_000001add965e3f0_0_16 .concat [ 1 1 1 1], L_000001add965e850, L_000001add965e850, L_000001add965e850, L_000001add965e850;
LS_000001add965e3f0_0_20 .concat [ 1 1 1 1], L_000001add965e850, L_000001add965e850, L_000001add965e850, L_000001add965e850;
LS_000001add965e3f0_0_24 .concat [ 1 1 1 1], L_000001add965e850, L_000001add965e850, L_000001add965e850, L_000001add965e850;
LS_000001add965e3f0_0_28 .concat [ 1 1 1 1], L_000001add965e850, L_000001add965e850, L_000001add965e850, L_000001add965e850;
LS_000001add965e3f0_1_0 .concat [ 4 4 4 4], LS_000001add965e3f0_0_0, LS_000001add965e3f0_0_4, LS_000001add965e3f0_0_8, LS_000001add965e3f0_0_12;
LS_000001add965e3f0_1_4 .concat [ 4 4 4 4], LS_000001add965e3f0_0_16, LS_000001add965e3f0_0_20, LS_000001add965e3f0_0_24, LS_000001add965e3f0_0_28;
L_000001add965e3f0 .concat [ 16 16 0 0], LS_000001add965e3f0_1_0, LS_000001add965e3f0_1_4;
S_000001add9420a00 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001add942daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001add96649c0 .functor AND 32, L_000001add965fcf0, L_000001add965e210, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001add9627bb0_0 .net "in1", 31 0, L_000001add965fcf0;  1 drivers
v000001add9627c50_0 .net "in2", 31 0, L_000001add965e210;  1 drivers
v000001add9626cb0_0 .net "out", 31 0, L_000001add96649c0;  alias, 1 drivers
S_000001add9420b90 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001add942daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001add9664410 .functor AND 32, L_000001add965fc50, L_000001add965f390, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001add96276b0_0 .net "in1", 31 0, L_000001add965fc50;  1 drivers
v000001add9627cf0_0 .net "in2", 31 0, L_000001add965f390;  1 drivers
v000001add9627610_0 .net "out", 31 0, L_000001add9664410;  alias, 1 drivers
S_000001add93cc4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001add942daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001add96644f0 .functor AND 32, L_000001add965f430, L_000001add965de50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001add9626a30_0 .net "in1", 31 0, L_000001add965f430;  1 drivers
v000001add9627d90_0 .net "in2", 31 0, L_000001add965de50;  1 drivers
v000001add9626d50_0 .net "out", 31 0, L_000001add96644f0;  alias, 1 drivers
S_000001add9628900 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001add942daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001add9664790 .functor AND 32, L_000001add965fd90, L_000001add965e3f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001add9627570_0 .net "in1", 31 0, L_000001add965fd90;  1 drivers
v000001add9627ed0_0 .net "in2", 31 0, L_000001add965e3f0;  1 drivers
v000001add9627f70_0 .net "out", 31 0, L_000001add9664790;  alias, 1 drivers
S_000001add96293f0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001add942d960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001add95aaab0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001add96651a0 .functor NOT 1, L_000001add965d8b0, C4<0>, C4<0>, C4<0>;
L_000001add9665130 .functor NOT 1, L_000001add965f110, C4<0>, C4<0>, C4<0>;
L_000001add9665210 .functor NOT 1, L_000001add965e490, C4<0>, C4<0>, C4<0>;
L_000001add96ca530 .functor NOT 1, L_000001add965e530, C4<0>, C4<0>, C4<0>;
L_000001add96caa70 .functor AND 32, L_000001add9665280, v000001add9630e80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001add96cb6b0 .functor AND 32, L_000001add96652f0, L_000001add96eb450, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001add96cad80 .functor OR 32, L_000001add96caa70, L_000001add96cb6b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001add96c9ff0 .functor AND 32, L_000001add959f060, v000001add96207c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001add96ca220 .functor OR 32, L_000001add96cad80, L_000001add96c9ff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001add96caf40 .functor AND 32, L_000001add96c9ea0, L_000001add965f610, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001add96cae60 .functor OR 32, L_000001add96ca220, L_000001add96caf40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001add962bf40_0 .net *"_ivl_1", 0 0, L_000001add965d8b0;  1 drivers
v000001add962a780_0 .net *"_ivl_13", 0 0, L_000001add965e490;  1 drivers
v000001add962afa0_0 .net *"_ivl_14", 0 0, L_000001add9665210;  1 drivers
v000001add962a280_0 .net *"_ivl_19", 0 0, L_000001add965ff70;  1 drivers
v000001add962bfe0_0 .net *"_ivl_2", 0 0, L_000001add96651a0;  1 drivers
v000001add9629f60_0 .net *"_ivl_23", 0 0, L_000001add965e030;  1 drivers
v000001add962a3c0_0 .net *"_ivl_27", 0 0, L_000001add965e530;  1 drivers
v000001add962b720_0 .net *"_ivl_28", 0 0, L_000001add96ca530;  1 drivers
v000001add962b0e0_0 .net *"_ivl_33", 0 0, L_000001add965e0d0;  1 drivers
v000001add9629e20_0 .net *"_ivl_37", 0 0, L_000001add965e5d0;  1 drivers
v000001add962a140_0 .net *"_ivl_40", 31 0, L_000001add96caa70;  1 drivers
v000001add962b180_0 .net *"_ivl_42", 31 0, L_000001add96cb6b0;  1 drivers
v000001add962b7c0_0 .net *"_ivl_44", 31 0, L_000001add96cad80;  1 drivers
v000001add962adc0_0 .net *"_ivl_46", 31 0, L_000001add96c9ff0;  1 drivers
v000001add962b220_0 .net *"_ivl_48", 31 0, L_000001add96ca220;  1 drivers
v000001add962c080_0 .net *"_ivl_50", 31 0, L_000001add96caf40;  1 drivers
v000001add962b2c0_0 .net *"_ivl_7", 0 0, L_000001add965f110;  1 drivers
v000001add962a460_0 .net *"_ivl_8", 0 0, L_000001add9665130;  1 drivers
v000001add9629920_0 .net "ina", 31 0, v000001add9630e80_0;  alias, 1 drivers
v000001add962b360_0 .net "inb", 31 0, L_000001add96eb450;  alias, 1 drivers
v000001add962a8c0_0 .net "inc", 31 0, v000001add96207c0_0;  alias, 1 drivers
v000001add962a960_0 .net "ind", 31 0, L_000001add965f610;  alias, 1 drivers
v000001add962b860_0 .net "out", 31 0, L_000001add96cae60;  alias, 1 drivers
v000001add96299c0_0 .net "s0", 31 0, L_000001add9665280;  1 drivers
v000001add962b900_0 .net "s1", 31 0, L_000001add96652f0;  1 drivers
v000001add962ba40_0 .net "s2", 31 0, L_000001add959f060;  1 drivers
v000001add962bae0_0 .net "s3", 31 0, L_000001add96c9ea0;  1 drivers
v000001add9629a60_0 .net "sel", 1 0, L_000001add9662950;  alias, 1 drivers
L_000001add965d8b0 .part L_000001add9662950, 1, 1;
LS_000001add965df90_0_0 .concat [ 1 1 1 1], L_000001add96651a0, L_000001add96651a0, L_000001add96651a0, L_000001add96651a0;
LS_000001add965df90_0_4 .concat [ 1 1 1 1], L_000001add96651a0, L_000001add96651a0, L_000001add96651a0, L_000001add96651a0;
LS_000001add965df90_0_8 .concat [ 1 1 1 1], L_000001add96651a0, L_000001add96651a0, L_000001add96651a0, L_000001add96651a0;
LS_000001add965df90_0_12 .concat [ 1 1 1 1], L_000001add96651a0, L_000001add96651a0, L_000001add96651a0, L_000001add96651a0;
LS_000001add965df90_0_16 .concat [ 1 1 1 1], L_000001add96651a0, L_000001add96651a0, L_000001add96651a0, L_000001add96651a0;
LS_000001add965df90_0_20 .concat [ 1 1 1 1], L_000001add96651a0, L_000001add96651a0, L_000001add96651a0, L_000001add96651a0;
LS_000001add965df90_0_24 .concat [ 1 1 1 1], L_000001add96651a0, L_000001add96651a0, L_000001add96651a0, L_000001add96651a0;
LS_000001add965df90_0_28 .concat [ 1 1 1 1], L_000001add96651a0, L_000001add96651a0, L_000001add96651a0, L_000001add96651a0;
LS_000001add965df90_1_0 .concat [ 4 4 4 4], LS_000001add965df90_0_0, LS_000001add965df90_0_4, LS_000001add965df90_0_8, LS_000001add965df90_0_12;
LS_000001add965df90_1_4 .concat [ 4 4 4 4], LS_000001add965df90_0_16, LS_000001add965df90_0_20, LS_000001add965df90_0_24, LS_000001add965df90_0_28;
L_000001add965df90 .concat [ 16 16 0 0], LS_000001add965df90_1_0, LS_000001add965df90_1_4;
L_000001add965f110 .part L_000001add9662950, 0, 1;
LS_000001add965fe30_0_0 .concat [ 1 1 1 1], L_000001add9665130, L_000001add9665130, L_000001add9665130, L_000001add9665130;
LS_000001add965fe30_0_4 .concat [ 1 1 1 1], L_000001add9665130, L_000001add9665130, L_000001add9665130, L_000001add9665130;
LS_000001add965fe30_0_8 .concat [ 1 1 1 1], L_000001add9665130, L_000001add9665130, L_000001add9665130, L_000001add9665130;
LS_000001add965fe30_0_12 .concat [ 1 1 1 1], L_000001add9665130, L_000001add9665130, L_000001add9665130, L_000001add9665130;
LS_000001add965fe30_0_16 .concat [ 1 1 1 1], L_000001add9665130, L_000001add9665130, L_000001add9665130, L_000001add9665130;
LS_000001add965fe30_0_20 .concat [ 1 1 1 1], L_000001add9665130, L_000001add9665130, L_000001add9665130, L_000001add9665130;
LS_000001add965fe30_0_24 .concat [ 1 1 1 1], L_000001add9665130, L_000001add9665130, L_000001add9665130, L_000001add9665130;
LS_000001add965fe30_0_28 .concat [ 1 1 1 1], L_000001add9665130, L_000001add9665130, L_000001add9665130, L_000001add9665130;
LS_000001add965fe30_1_0 .concat [ 4 4 4 4], LS_000001add965fe30_0_0, LS_000001add965fe30_0_4, LS_000001add965fe30_0_8, LS_000001add965fe30_0_12;
LS_000001add965fe30_1_4 .concat [ 4 4 4 4], LS_000001add965fe30_0_16, LS_000001add965fe30_0_20, LS_000001add965fe30_0_24, LS_000001add965fe30_0_28;
L_000001add965fe30 .concat [ 16 16 0 0], LS_000001add965fe30_1_0, LS_000001add965fe30_1_4;
L_000001add965e490 .part L_000001add9662950, 1, 1;
LS_000001add965fed0_0_0 .concat [ 1 1 1 1], L_000001add9665210, L_000001add9665210, L_000001add9665210, L_000001add9665210;
LS_000001add965fed0_0_4 .concat [ 1 1 1 1], L_000001add9665210, L_000001add9665210, L_000001add9665210, L_000001add9665210;
LS_000001add965fed0_0_8 .concat [ 1 1 1 1], L_000001add9665210, L_000001add9665210, L_000001add9665210, L_000001add9665210;
LS_000001add965fed0_0_12 .concat [ 1 1 1 1], L_000001add9665210, L_000001add9665210, L_000001add9665210, L_000001add9665210;
LS_000001add965fed0_0_16 .concat [ 1 1 1 1], L_000001add9665210, L_000001add9665210, L_000001add9665210, L_000001add9665210;
LS_000001add965fed0_0_20 .concat [ 1 1 1 1], L_000001add9665210, L_000001add9665210, L_000001add9665210, L_000001add9665210;
LS_000001add965fed0_0_24 .concat [ 1 1 1 1], L_000001add9665210, L_000001add9665210, L_000001add9665210, L_000001add9665210;
LS_000001add965fed0_0_28 .concat [ 1 1 1 1], L_000001add9665210, L_000001add9665210, L_000001add9665210, L_000001add9665210;
LS_000001add965fed0_1_0 .concat [ 4 4 4 4], LS_000001add965fed0_0_0, LS_000001add965fed0_0_4, LS_000001add965fed0_0_8, LS_000001add965fed0_0_12;
LS_000001add965fed0_1_4 .concat [ 4 4 4 4], LS_000001add965fed0_0_16, LS_000001add965fed0_0_20, LS_000001add965fed0_0_24, LS_000001add965fed0_0_28;
L_000001add965fed0 .concat [ 16 16 0 0], LS_000001add965fed0_1_0, LS_000001add965fed0_1_4;
L_000001add965ff70 .part L_000001add9662950, 0, 1;
LS_000001add965ed50_0_0 .concat [ 1 1 1 1], L_000001add965ff70, L_000001add965ff70, L_000001add965ff70, L_000001add965ff70;
LS_000001add965ed50_0_4 .concat [ 1 1 1 1], L_000001add965ff70, L_000001add965ff70, L_000001add965ff70, L_000001add965ff70;
LS_000001add965ed50_0_8 .concat [ 1 1 1 1], L_000001add965ff70, L_000001add965ff70, L_000001add965ff70, L_000001add965ff70;
LS_000001add965ed50_0_12 .concat [ 1 1 1 1], L_000001add965ff70, L_000001add965ff70, L_000001add965ff70, L_000001add965ff70;
LS_000001add965ed50_0_16 .concat [ 1 1 1 1], L_000001add965ff70, L_000001add965ff70, L_000001add965ff70, L_000001add965ff70;
LS_000001add965ed50_0_20 .concat [ 1 1 1 1], L_000001add965ff70, L_000001add965ff70, L_000001add965ff70, L_000001add965ff70;
LS_000001add965ed50_0_24 .concat [ 1 1 1 1], L_000001add965ff70, L_000001add965ff70, L_000001add965ff70, L_000001add965ff70;
LS_000001add965ed50_0_28 .concat [ 1 1 1 1], L_000001add965ff70, L_000001add965ff70, L_000001add965ff70, L_000001add965ff70;
LS_000001add965ed50_1_0 .concat [ 4 4 4 4], LS_000001add965ed50_0_0, LS_000001add965ed50_0_4, LS_000001add965ed50_0_8, LS_000001add965ed50_0_12;
LS_000001add965ed50_1_4 .concat [ 4 4 4 4], LS_000001add965ed50_0_16, LS_000001add965ed50_0_20, LS_000001add965ed50_0_24, LS_000001add965ed50_0_28;
L_000001add965ed50 .concat [ 16 16 0 0], LS_000001add965ed50_1_0, LS_000001add965ed50_1_4;
L_000001add965e030 .part L_000001add9662950, 1, 1;
LS_000001add965e2b0_0_0 .concat [ 1 1 1 1], L_000001add965e030, L_000001add965e030, L_000001add965e030, L_000001add965e030;
LS_000001add965e2b0_0_4 .concat [ 1 1 1 1], L_000001add965e030, L_000001add965e030, L_000001add965e030, L_000001add965e030;
LS_000001add965e2b0_0_8 .concat [ 1 1 1 1], L_000001add965e030, L_000001add965e030, L_000001add965e030, L_000001add965e030;
LS_000001add965e2b0_0_12 .concat [ 1 1 1 1], L_000001add965e030, L_000001add965e030, L_000001add965e030, L_000001add965e030;
LS_000001add965e2b0_0_16 .concat [ 1 1 1 1], L_000001add965e030, L_000001add965e030, L_000001add965e030, L_000001add965e030;
LS_000001add965e2b0_0_20 .concat [ 1 1 1 1], L_000001add965e030, L_000001add965e030, L_000001add965e030, L_000001add965e030;
LS_000001add965e2b0_0_24 .concat [ 1 1 1 1], L_000001add965e030, L_000001add965e030, L_000001add965e030, L_000001add965e030;
LS_000001add965e2b0_0_28 .concat [ 1 1 1 1], L_000001add965e030, L_000001add965e030, L_000001add965e030, L_000001add965e030;
LS_000001add965e2b0_1_0 .concat [ 4 4 4 4], LS_000001add965e2b0_0_0, LS_000001add965e2b0_0_4, LS_000001add965e2b0_0_8, LS_000001add965e2b0_0_12;
LS_000001add965e2b0_1_4 .concat [ 4 4 4 4], LS_000001add965e2b0_0_16, LS_000001add965e2b0_0_20, LS_000001add965e2b0_0_24, LS_000001add965e2b0_0_28;
L_000001add965e2b0 .concat [ 16 16 0 0], LS_000001add965e2b0_1_0, LS_000001add965e2b0_1_4;
L_000001add965e530 .part L_000001add9662950, 0, 1;
LS_000001add965e350_0_0 .concat [ 1 1 1 1], L_000001add96ca530, L_000001add96ca530, L_000001add96ca530, L_000001add96ca530;
LS_000001add965e350_0_4 .concat [ 1 1 1 1], L_000001add96ca530, L_000001add96ca530, L_000001add96ca530, L_000001add96ca530;
LS_000001add965e350_0_8 .concat [ 1 1 1 1], L_000001add96ca530, L_000001add96ca530, L_000001add96ca530, L_000001add96ca530;
LS_000001add965e350_0_12 .concat [ 1 1 1 1], L_000001add96ca530, L_000001add96ca530, L_000001add96ca530, L_000001add96ca530;
LS_000001add965e350_0_16 .concat [ 1 1 1 1], L_000001add96ca530, L_000001add96ca530, L_000001add96ca530, L_000001add96ca530;
LS_000001add965e350_0_20 .concat [ 1 1 1 1], L_000001add96ca530, L_000001add96ca530, L_000001add96ca530, L_000001add96ca530;
LS_000001add965e350_0_24 .concat [ 1 1 1 1], L_000001add96ca530, L_000001add96ca530, L_000001add96ca530, L_000001add96ca530;
LS_000001add965e350_0_28 .concat [ 1 1 1 1], L_000001add96ca530, L_000001add96ca530, L_000001add96ca530, L_000001add96ca530;
LS_000001add965e350_1_0 .concat [ 4 4 4 4], LS_000001add965e350_0_0, LS_000001add965e350_0_4, LS_000001add965e350_0_8, LS_000001add965e350_0_12;
LS_000001add965e350_1_4 .concat [ 4 4 4 4], LS_000001add965e350_0_16, LS_000001add965e350_0_20, LS_000001add965e350_0_24, LS_000001add965e350_0_28;
L_000001add965e350 .concat [ 16 16 0 0], LS_000001add965e350_1_0, LS_000001add965e350_1_4;
L_000001add965e0d0 .part L_000001add9662950, 1, 1;
LS_000001add965f250_0_0 .concat [ 1 1 1 1], L_000001add965e0d0, L_000001add965e0d0, L_000001add965e0d0, L_000001add965e0d0;
LS_000001add965f250_0_4 .concat [ 1 1 1 1], L_000001add965e0d0, L_000001add965e0d0, L_000001add965e0d0, L_000001add965e0d0;
LS_000001add965f250_0_8 .concat [ 1 1 1 1], L_000001add965e0d0, L_000001add965e0d0, L_000001add965e0d0, L_000001add965e0d0;
LS_000001add965f250_0_12 .concat [ 1 1 1 1], L_000001add965e0d0, L_000001add965e0d0, L_000001add965e0d0, L_000001add965e0d0;
LS_000001add965f250_0_16 .concat [ 1 1 1 1], L_000001add965e0d0, L_000001add965e0d0, L_000001add965e0d0, L_000001add965e0d0;
LS_000001add965f250_0_20 .concat [ 1 1 1 1], L_000001add965e0d0, L_000001add965e0d0, L_000001add965e0d0, L_000001add965e0d0;
LS_000001add965f250_0_24 .concat [ 1 1 1 1], L_000001add965e0d0, L_000001add965e0d0, L_000001add965e0d0, L_000001add965e0d0;
LS_000001add965f250_0_28 .concat [ 1 1 1 1], L_000001add965e0d0, L_000001add965e0d0, L_000001add965e0d0, L_000001add965e0d0;
LS_000001add965f250_1_0 .concat [ 4 4 4 4], LS_000001add965f250_0_0, LS_000001add965f250_0_4, LS_000001add965f250_0_8, LS_000001add965f250_0_12;
LS_000001add965f250_1_4 .concat [ 4 4 4 4], LS_000001add965f250_0_16, LS_000001add965f250_0_20, LS_000001add965f250_0_24, LS_000001add965f250_0_28;
L_000001add965f250 .concat [ 16 16 0 0], LS_000001add965f250_1_0, LS_000001add965f250_1_4;
L_000001add965e5d0 .part L_000001add9662950, 0, 1;
LS_000001add965e670_0_0 .concat [ 1 1 1 1], L_000001add965e5d0, L_000001add965e5d0, L_000001add965e5d0, L_000001add965e5d0;
LS_000001add965e670_0_4 .concat [ 1 1 1 1], L_000001add965e5d0, L_000001add965e5d0, L_000001add965e5d0, L_000001add965e5d0;
LS_000001add965e670_0_8 .concat [ 1 1 1 1], L_000001add965e5d0, L_000001add965e5d0, L_000001add965e5d0, L_000001add965e5d0;
LS_000001add965e670_0_12 .concat [ 1 1 1 1], L_000001add965e5d0, L_000001add965e5d0, L_000001add965e5d0, L_000001add965e5d0;
LS_000001add965e670_0_16 .concat [ 1 1 1 1], L_000001add965e5d0, L_000001add965e5d0, L_000001add965e5d0, L_000001add965e5d0;
LS_000001add965e670_0_20 .concat [ 1 1 1 1], L_000001add965e5d0, L_000001add965e5d0, L_000001add965e5d0, L_000001add965e5d0;
LS_000001add965e670_0_24 .concat [ 1 1 1 1], L_000001add965e5d0, L_000001add965e5d0, L_000001add965e5d0, L_000001add965e5d0;
LS_000001add965e670_0_28 .concat [ 1 1 1 1], L_000001add965e5d0, L_000001add965e5d0, L_000001add965e5d0, L_000001add965e5d0;
LS_000001add965e670_1_0 .concat [ 4 4 4 4], LS_000001add965e670_0_0, LS_000001add965e670_0_4, LS_000001add965e670_0_8, LS_000001add965e670_0_12;
LS_000001add965e670_1_4 .concat [ 4 4 4 4], LS_000001add965e670_0_16, LS_000001add965e670_0_20, LS_000001add965e670_0_24, LS_000001add965e670_0_28;
L_000001add965e670 .concat [ 16 16 0 0], LS_000001add965e670_1_0, LS_000001add965e670_1_4;
S_000001add9629580 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001add96293f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001add9665280 .functor AND 32, L_000001add965df90, L_000001add965fe30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001add962b5e0_0 .net "in1", 31 0, L_000001add965df90;  1 drivers
v000001add962a5a0_0 .net "in2", 31 0, L_000001add965fe30;  1 drivers
v000001add9629d80_0 .net "out", 31 0, L_000001add9665280;  alias, 1 drivers
S_000001add9629710 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001add96293f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001add96652f0 .functor AND 32, L_000001add965fed0, L_000001add965ed50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001add9629ba0_0 .net "in1", 31 0, L_000001add965fed0;  1 drivers
v000001add962b9a0_0 .net "in2", 31 0, L_000001add965ed50;  1 drivers
v000001add962a820_0 .net "out", 31 0, L_000001add96652f0;  alias, 1 drivers
S_000001add9628db0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001add96293f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001add959f060 .functor AND 32, L_000001add965e2b0, L_000001add965e350, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001add962ad20_0 .net "in1", 31 0, L_000001add965e2b0;  1 drivers
v000001add962b680_0 .net "in2", 31 0, L_000001add965e350;  1 drivers
v000001add962a640_0 .net "out", 31 0, L_000001add959f060;  alias, 1 drivers
S_000001add9628a90 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001add96293f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001add96c9ea0 .functor AND 32, L_000001add965f250, L_000001add965e670, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001add962bc20_0 .net "in1", 31 0, L_000001add965f250;  1 drivers
v000001add962a6e0_0 .net "in2", 31 0, L_000001add965e670;  1 drivers
v000001add962be00_0 .net "out", 31 0, L_000001add96c9ea0;  alias, 1 drivers
S_000001add9628f40 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001add942d960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001add95aabb0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001add96cb170 .functor NOT 1, L_000001add965e170, C4<0>, C4<0>, C4<0>;
L_000001add96c9dc0 .functor NOT 1, L_000001add965e710, C4<0>, C4<0>, C4<0>;
L_000001add96ca4c0 .functor NOT 1, L_000001add965ead0, C4<0>, C4<0>, C4<0>;
L_000001add96ca450 .functor NOT 1, L_000001add9660010, C4<0>, C4<0>, C4<0>;
L_000001add96cb720 .functor AND 32, L_000001add96ca300, v000001add9631100_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001add96c9e30 .functor AND 32, L_000001add96cac30, L_000001add96eb450, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001add96ca7d0 .functor OR 32, L_000001add96cb720, L_000001add96c9e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001add96cb480 .functor AND 32, L_000001add96caca0, v000001add96207c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001add96ca990 .functor OR 32, L_000001add96ca7d0, L_000001add96cb480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001add96ca290 .functor AND 32, L_000001add96ca060, L_000001add965f610, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001add96cb560 .functor OR 32, L_000001add96ca990, L_000001add96ca290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001add962d020_0 .net *"_ivl_1", 0 0, L_000001add965e170;  1 drivers
v000001add962ce40_0 .net *"_ivl_13", 0 0, L_000001add965ead0;  1 drivers
v000001add962c300_0 .net *"_ivl_14", 0 0, L_000001add96ca4c0;  1 drivers
v000001add962d0c0_0 .net *"_ivl_19", 0 0, L_000001add965ef30;  1 drivers
v000001add962d340_0 .net *"_ivl_2", 0 0, L_000001add96cb170;  1 drivers
v000001add962d160_0 .net *"_ivl_23", 0 0, L_000001add965ec10;  1 drivers
v000001add962c9e0_0 .net *"_ivl_27", 0 0, L_000001add9660010;  1 drivers
v000001add962d200_0 .net *"_ivl_28", 0 0, L_000001add96ca450;  1 drivers
v000001add962d2a0_0 .net *"_ivl_33", 0 0, L_000001add965ee90;  1 drivers
v000001add962c580_0 .net *"_ivl_37", 0 0, L_000001add965d950;  1 drivers
v000001add962cbc0_0 .net *"_ivl_40", 31 0, L_000001add96cb720;  1 drivers
v000001add962d480_0 .net *"_ivl_42", 31 0, L_000001add96c9e30;  1 drivers
v000001add962d5c0_0 .net *"_ivl_44", 31 0, L_000001add96ca7d0;  1 drivers
v000001add962d660_0 .net *"_ivl_46", 31 0, L_000001add96cb480;  1 drivers
v000001add962d700_0 .net *"_ivl_48", 31 0, L_000001add96ca990;  1 drivers
v000001add962c1c0_0 .net *"_ivl_50", 31 0, L_000001add96ca290;  1 drivers
v000001add962d7a0_0 .net *"_ivl_7", 0 0, L_000001add965e710;  1 drivers
v000001add962c120_0 .net *"_ivl_8", 0 0, L_000001add96c9dc0;  1 drivers
v000001add962c4e0_0 .net "ina", 31 0, v000001add9631100_0;  alias, 1 drivers
v000001add962c260_0 .net "inb", 31 0, L_000001add96eb450;  alias, 1 drivers
v000001add962c440_0 .net "inc", 31 0, v000001add96207c0_0;  alias, 1 drivers
v000001add962cc60_0 .net "ind", 31 0, L_000001add965f610;  alias, 1 drivers
v000001add962c940_0 .net "out", 31 0, L_000001add96cb560;  alias, 1 drivers
v000001add962ca80_0 .net "s0", 31 0, L_000001add96ca300;  1 drivers
v000001add962cb20_0 .net "s1", 31 0, L_000001add96cac30;  1 drivers
v000001add962cda0_0 .net "s2", 31 0, L_000001add96caca0;  1 drivers
v000001add9630200_0 .net "s3", 31 0, L_000001add96ca060;  1 drivers
v000001add962fb20_0 .net "sel", 1 0, L_000001add9662db0;  alias, 1 drivers
L_000001add965e170 .part L_000001add9662db0, 1, 1;
LS_000001add965e990_0_0 .concat [ 1 1 1 1], L_000001add96cb170, L_000001add96cb170, L_000001add96cb170, L_000001add96cb170;
LS_000001add965e990_0_4 .concat [ 1 1 1 1], L_000001add96cb170, L_000001add96cb170, L_000001add96cb170, L_000001add96cb170;
LS_000001add965e990_0_8 .concat [ 1 1 1 1], L_000001add96cb170, L_000001add96cb170, L_000001add96cb170, L_000001add96cb170;
LS_000001add965e990_0_12 .concat [ 1 1 1 1], L_000001add96cb170, L_000001add96cb170, L_000001add96cb170, L_000001add96cb170;
LS_000001add965e990_0_16 .concat [ 1 1 1 1], L_000001add96cb170, L_000001add96cb170, L_000001add96cb170, L_000001add96cb170;
LS_000001add965e990_0_20 .concat [ 1 1 1 1], L_000001add96cb170, L_000001add96cb170, L_000001add96cb170, L_000001add96cb170;
LS_000001add965e990_0_24 .concat [ 1 1 1 1], L_000001add96cb170, L_000001add96cb170, L_000001add96cb170, L_000001add96cb170;
LS_000001add965e990_0_28 .concat [ 1 1 1 1], L_000001add96cb170, L_000001add96cb170, L_000001add96cb170, L_000001add96cb170;
LS_000001add965e990_1_0 .concat [ 4 4 4 4], LS_000001add965e990_0_0, LS_000001add965e990_0_4, LS_000001add965e990_0_8, LS_000001add965e990_0_12;
LS_000001add965e990_1_4 .concat [ 4 4 4 4], LS_000001add965e990_0_16, LS_000001add965e990_0_20, LS_000001add965e990_0_24, LS_000001add965e990_0_28;
L_000001add965e990 .concat [ 16 16 0 0], LS_000001add965e990_1_0, LS_000001add965e990_1_4;
L_000001add965e710 .part L_000001add9662db0, 0, 1;
LS_000001add965e7b0_0_0 .concat [ 1 1 1 1], L_000001add96c9dc0, L_000001add96c9dc0, L_000001add96c9dc0, L_000001add96c9dc0;
LS_000001add965e7b0_0_4 .concat [ 1 1 1 1], L_000001add96c9dc0, L_000001add96c9dc0, L_000001add96c9dc0, L_000001add96c9dc0;
LS_000001add965e7b0_0_8 .concat [ 1 1 1 1], L_000001add96c9dc0, L_000001add96c9dc0, L_000001add96c9dc0, L_000001add96c9dc0;
LS_000001add965e7b0_0_12 .concat [ 1 1 1 1], L_000001add96c9dc0, L_000001add96c9dc0, L_000001add96c9dc0, L_000001add96c9dc0;
LS_000001add965e7b0_0_16 .concat [ 1 1 1 1], L_000001add96c9dc0, L_000001add96c9dc0, L_000001add96c9dc0, L_000001add96c9dc0;
LS_000001add965e7b0_0_20 .concat [ 1 1 1 1], L_000001add96c9dc0, L_000001add96c9dc0, L_000001add96c9dc0, L_000001add96c9dc0;
LS_000001add965e7b0_0_24 .concat [ 1 1 1 1], L_000001add96c9dc0, L_000001add96c9dc0, L_000001add96c9dc0, L_000001add96c9dc0;
LS_000001add965e7b0_0_28 .concat [ 1 1 1 1], L_000001add96c9dc0, L_000001add96c9dc0, L_000001add96c9dc0, L_000001add96c9dc0;
LS_000001add965e7b0_1_0 .concat [ 4 4 4 4], LS_000001add965e7b0_0_0, LS_000001add965e7b0_0_4, LS_000001add965e7b0_0_8, LS_000001add965e7b0_0_12;
LS_000001add965e7b0_1_4 .concat [ 4 4 4 4], LS_000001add965e7b0_0_16, LS_000001add965e7b0_0_20, LS_000001add965e7b0_0_24, LS_000001add965e7b0_0_28;
L_000001add965e7b0 .concat [ 16 16 0 0], LS_000001add965e7b0_1_0, LS_000001add965e7b0_1_4;
L_000001add965ead0 .part L_000001add9662db0, 1, 1;
LS_000001add965f1b0_0_0 .concat [ 1 1 1 1], L_000001add96ca4c0, L_000001add96ca4c0, L_000001add96ca4c0, L_000001add96ca4c0;
LS_000001add965f1b0_0_4 .concat [ 1 1 1 1], L_000001add96ca4c0, L_000001add96ca4c0, L_000001add96ca4c0, L_000001add96ca4c0;
LS_000001add965f1b0_0_8 .concat [ 1 1 1 1], L_000001add96ca4c0, L_000001add96ca4c0, L_000001add96ca4c0, L_000001add96ca4c0;
LS_000001add965f1b0_0_12 .concat [ 1 1 1 1], L_000001add96ca4c0, L_000001add96ca4c0, L_000001add96ca4c0, L_000001add96ca4c0;
LS_000001add965f1b0_0_16 .concat [ 1 1 1 1], L_000001add96ca4c0, L_000001add96ca4c0, L_000001add96ca4c0, L_000001add96ca4c0;
LS_000001add965f1b0_0_20 .concat [ 1 1 1 1], L_000001add96ca4c0, L_000001add96ca4c0, L_000001add96ca4c0, L_000001add96ca4c0;
LS_000001add965f1b0_0_24 .concat [ 1 1 1 1], L_000001add96ca4c0, L_000001add96ca4c0, L_000001add96ca4c0, L_000001add96ca4c0;
LS_000001add965f1b0_0_28 .concat [ 1 1 1 1], L_000001add96ca4c0, L_000001add96ca4c0, L_000001add96ca4c0, L_000001add96ca4c0;
LS_000001add965f1b0_1_0 .concat [ 4 4 4 4], LS_000001add965f1b0_0_0, LS_000001add965f1b0_0_4, LS_000001add965f1b0_0_8, LS_000001add965f1b0_0_12;
LS_000001add965f1b0_1_4 .concat [ 4 4 4 4], LS_000001add965f1b0_0_16, LS_000001add965f1b0_0_20, LS_000001add965f1b0_0_24, LS_000001add965f1b0_0_28;
L_000001add965f1b0 .concat [ 16 16 0 0], LS_000001add965f1b0_1_0, LS_000001add965f1b0_1_4;
L_000001add965ef30 .part L_000001add9662db0, 0, 1;
LS_000001add965eb70_0_0 .concat [ 1 1 1 1], L_000001add965ef30, L_000001add965ef30, L_000001add965ef30, L_000001add965ef30;
LS_000001add965eb70_0_4 .concat [ 1 1 1 1], L_000001add965ef30, L_000001add965ef30, L_000001add965ef30, L_000001add965ef30;
LS_000001add965eb70_0_8 .concat [ 1 1 1 1], L_000001add965ef30, L_000001add965ef30, L_000001add965ef30, L_000001add965ef30;
LS_000001add965eb70_0_12 .concat [ 1 1 1 1], L_000001add965ef30, L_000001add965ef30, L_000001add965ef30, L_000001add965ef30;
LS_000001add965eb70_0_16 .concat [ 1 1 1 1], L_000001add965ef30, L_000001add965ef30, L_000001add965ef30, L_000001add965ef30;
LS_000001add965eb70_0_20 .concat [ 1 1 1 1], L_000001add965ef30, L_000001add965ef30, L_000001add965ef30, L_000001add965ef30;
LS_000001add965eb70_0_24 .concat [ 1 1 1 1], L_000001add965ef30, L_000001add965ef30, L_000001add965ef30, L_000001add965ef30;
LS_000001add965eb70_0_28 .concat [ 1 1 1 1], L_000001add965ef30, L_000001add965ef30, L_000001add965ef30, L_000001add965ef30;
LS_000001add965eb70_1_0 .concat [ 4 4 4 4], LS_000001add965eb70_0_0, LS_000001add965eb70_0_4, LS_000001add965eb70_0_8, LS_000001add965eb70_0_12;
LS_000001add965eb70_1_4 .concat [ 4 4 4 4], LS_000001add965eb70_0_16, LS_000001add965eb70_0_20, LS_000001add965eb70_0_24, LS_000001add965eb70_0_28;
L_000001add965eb70 .concat [ 16 16 0 0], LS_000001add965eb70_1_0, LS_000001add965eb70_1_4;
L_000001add965ec10 .part L_000001add9662db0, 1, 1;
LS_000001add965ecb0_0_0 .concat [ 1 1 1 1], L_000001add965ec10, L_000001add965ec10, L_000001add965ec10, L_000001add965ec10;
LS_000001add965ecb0_0_4 .concat [ 1 1 1 1], L_000001add965ec10, L_000001add965ec10, L_000001add965ec10, L_000001add965ec10;
LS_000001add965ecb0_0_8 .concat [ 1 1 1 1], L_000001add965ec10, L_000001add965ec10, L_000001add965ec10, L_000001add965ec10;
LS_000001add965ecb0_0_12 .concat [ 1 1 1 1], L_000001add965ec10, L_000001add965ec10, L_000001add965ec10, L_000001add965ec10;
LS_000001add965ecb0_0_16 .concat [ 1 1 1 1], L_000001add965ec10, L_000001add965ec10, L_000001add965ec10, L_000001add965ec10;
LS_000001add965ecb0_0_20 .concat [ 1 1 1 1], L_000001add965ec10, L_000001add965ec10, L_000001add965ec10, L_000001add965ec10;
LS_000001add965ecb0_0_24 .concat [ 1 1 1 1], L_000001add965ec10, L_000001add965ec10, L_000001add965ec10, L_000001add965ec10;
LS_000001add965ecb0_0_28 .concat [ 1 1 1 1], L_000001add965ec10, L_000001add965ec10, L_000001add965ec10, L_000001add965ec10;
LS_000001add965ecb0_1_0 .concat [ 4 4 4 4], LS_000001add965ecb0_0_0, LS_000001add965ecb0_0_4, LS_000001add965ecb0_0_8, LS_000001add965ecb0_0_12;
LS_000001add965ecb0_1_4 .concat [ 4 4 4 4], LS_000001add965ecb0_0_16, LS_000001add965ecb0_0_20, LS_000001add965ecb0_0_24, LS_000001add965ecb0_0_28;
L_000001add965ecb0 .concat [ 16 16 0 0], LS_000001add965ecb0_1_0, LS_000001add965ecb0_1_4;
L_000001add9660010 .part L_000001add9662db0, 0, 1;
LS_000001add965edf0_0_0 .concat [ 1 1 1 1], L_000001add96ca450, L_000001add96ca450, L_000001add96ca450, L_000001add96ca450;
LS_000001add965edf0_0_4 .concat [ 1 1 1 1], L_000001add96ca450, L_000001add96ca450, L_000001add96ca450, L_000001add96ca450;
LS_000001add965edf0_0_8 .concat [ 1 1 1 1], L_000001add96ca450, L_000001add96ca450, L_000001add96ca450, L_000001add96ca450;
LS_000001add965edf0_0_12 .concat [ 1 1 1 1], L_000001add96ca450, L_000001add96ca450, L_000001add96ca450, L_000001add96ca450;
LS_000001add965edf0_0_16 .concat [ 1 1 1 1], L_000001add96ca450, L_000001add96ca450, L_000001add96ca450, L_000001add96ca450;
LS_000001add965edf0_0_20 .concat [ 1 1 1 1], L_000001add96ca450, L_000001add96ca450, L_000001add96ca450, L_000001add96ca450;
LS_000001add965edf0_0_24 .concat [ 1 1 1 1], L_000001add96ca450, L_000001add96ca450, L_000001add96ca450, L_000001add96ca450;
LS_000001add965edf0_0_28 .concat [ 1 1 1 1], L_000001add96ca450, L_000001add96ca450, L_000001add96ca450, L_000001add96ca450;
LS_000001add965edf0_1_0 .concat [ 4 4 4 4], LS_000001add965edf0_0_0, LS_000001add965edf0_0_4, LS_000001add965edf0_0_8, LS_000001add965edf0_0_12;
LS_000001add965edf0_1_4 .concat [ 4 4 4 4], LS_000001add965edf0_0_16, LS_000001add965edf0_0_20, LS_000001add965edf0_0_24, LS_000001add965edf0_0_28;
L_000001add965edf0 .concat [ 16 16 0 0], LS_000001add965edf0_1_0, LS_000001add965edf0_1_4;
L_000001add965ee90 .part L_000001add9662db0, 1, 1;
LS_000001add965efd0_0_0 .concat [ 1 1 1 1], L_000001add965ee90, L_000001add965ee90, L_000001add965ee90, L_000001add965ee90;
LS_000001add965efd0_0_4 .concat [ 1 1 1 1], L_000001add965ee90, L_000001add965ee90, L_000001add965ee90, L_000001add965ee90;
LS_000001add965efd0_0_8 .concat [ 1 1 1 1], L_000001add965ee90, L_000001add965ee90, L_000001add965ee90, L_000001add965ee90;
LS_000001add965efd0_0_12 .concat [ 1 1 1 1], L_000001add965ee90, L_000001add965ee90, L_000001add965ee90, L_000001add965ee90;
LS_000001add965efd0_0_16 .concat [ 1 1 1 1], L_000001add965ee90, L_000001add965ee90, L_000001add965ee90, L_000001add965ee90;
LS_000001add965efd0_0_20 .concat [ 1 1 1 1], L_000001add965ee90, L_000001add965ee90, L_000001add965ee90, L_000001add965ee90;
LS_000001add965efd0_0_24 .concat [ 1 1 1 1], L_000001add965ee90, L_000001add965ee90, L_000001add965ee90, L_000001add965ee90;
LS_000001add965efd0_0_28 .concat [ 1 1 1 1], L_000001add965ee90, L_000001add965ee90, L_000001add965ee90, L_000001add965ee90;
LS_000001add965efd0_1_0 .concat [ 4 4 4 4], LS_000001add965efd0_0_0, LS_000001add965efd0_0_4, LS_000001add965efd0_0_8, LS_000001add965efd0_0_12;
LS_000001add965efd0_1_4 .concat [ 4 4 4 4], LS_000001add965efd0_0_16, LS_000001add965efd0_0_20, LS_000001add965efd0_0_24, LS_000001add965efd0_0_28;
L_000001add965efd0 .concat [ 16 16 0 0], LS_000001add965efd0_1_0, LS_000001add965efd0_1_4;
L_000001add965d950 .part L_000001add9662db0, 0, 1;
LS_000001add965f070_0_0 .concat [ 1 1 1 1], L_000001add965d950, L_000001add965d950, L_000001add965d950, L_000001add965d950;
LS_000001add965f070_0_4 .concat [ 1 1 1 1], L_000001add965d950, L_000001add965d950, L_000001add965d950, L_000001add965d950;
LS_000001add965f070_0_8 .concat [ 1 1 1 1], L_000001add965d950, L_000001add965d950, L_000001add965d950, L_000001add965d950;
LS_000001add965f070_0_12 .concat [ 1 1 1 1], L_000001add965d950, L_000001add965d950, L_000001add965d950, L_000001add965d950;
LS_000001add965f070_0_16 .concat [ 1 1 1 1], L_000001add965d950, L_000001add965d950, L_000001add965d950, L_000001add965d950;
LS_000001add965f070_0_20 .concat [ 1 1 1 1], L_000001add965d950, L_000001add965d950, L_000001add965d950, L_000001add965d950;
LS_000001add965f070_0_24 .concat [ 1 1 1 1], L_000001add965d950, L_000001add965d950, L_000001add965d950, L_000001add965d950;
LS_000001add965f070_0_28 .concat [ 1 1 1 1], L_000001add965d950, L_000001add965d950, L_000001add965d950, L_000001add965d950;
LS_000001add965f070_1_0 .concat [ 4 4 4 4], LS_000001add965f070_0_0, LS_000001add965f070_0_4, LS_000001add965f070_0_8, LS_000001add965f070_0_12;
LS_000001add965f070_1_4 .concat [ 4 4 4 4], LS_000001add965f070_0_16, LS_000001add965f070_0_20, LS_000001add965f070_0_24, LS_000001add965f070_0_28;
L_000001add965f070 .concat [ 16 16 0 0], LS_000001add965f070_1_0, LS_000001add965f070_1_4;
S_000001add96290d0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001add9628f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001add96ca300 .functor AND 32, L_000001add965e990, L_000001add965e7b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001add9629b00_0 .net "in1", 31 0, L_000001add965e990;  1 drivers
v000001add962d3e0_0 .net "in2", 31 0, L_000001add965e7b0;  1 drivers
v000001add962cd00_0 .net "out", 31 0, L_000001add96ca300;  alias, 1 drivers
S_000001add9628c20 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001add9628f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001add96cac30 .functor AND 32, L_000001add965f1b0, L_000001add965eb70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001add962c6c0_0 .net "in1", 31 0, L_000001add965f1b0;  1 drivers
v000001add962c620_0 .net "in2", 31 0, L_000001add965eb70;  1 drivers
v000001add962cee0_0 .net "out", 31 0, L_000001add96cac30;  alias, 1 drivers
S_000001add9629260 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001add9628f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001add96caca0 .functor AND 32, L_000001add965ecb0, L_000001add965edf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001add962c760_0 .net "in1", 31 0, L_000001add965ecb0;  1 drivers
v000001add962c800_0 .net "in2", 31 0, L_000001add965edf0;  1 drivers
v000001add962cf80_0 .net "out", 31 0, L_000001add96caca0;  alias, 1 drivers
S_000001add962ebe0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001add9628f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001add96ca060 .functor AND 32, L_000001add965efd0, L_000001add965f070, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001add962c3a0_0 .net "in1", 31 0, L_000001add965efd0;  1 drivers
v000001add962c8a0_0 .net "in2", 31 0, L_000001add965f070;  1 drivers
v000001add962d520_0 .net "out", 31 0, L_000001add96ca060;  alias, 1 drivers
S_000001add962e0f0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 119, 16 1 0, S_000001add937d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001add96338f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001add9633928 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001add9633960 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001add9633998 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001add96339d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001add9633a08 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001add9633a40 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001add9633a78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001add9633ab0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001add9633ae8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001add9633b20 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001add9633b58 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001add9633b90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001add9633bc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001add9633c00 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001add9633c38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001add9633c70 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001add9633ca8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001add9633ce0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001add9633d18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001add9633d50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001add9633d88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001add9633dc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001add9633df8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001add9633e30 .param/l "xori" 0 9 12, C4<001110000000>;
v000001add9631740_0 .var "EX1_PC", 31 0;
v000001add96319c0_0 .var "EX1_PFC", 31 0;
v000001add9630e80_0 .var "EX1_forward_to_B", 31 0;
v000001add96303e0_0 .var "EX1_is_beq", 0 0;
v000001add9631b00_0 .var "EX1_is_bne", 0 0;
v000001add9630840_0 .var "EX1_is_jal", 0 0;
v000001add9630980_0 .var "EX1_is_jr", 0 0;
v000001add96305c0_0 .var "EX1_is_oper2_immed", 0 0;
v000001add9630660_0 .var "EX1_memread", 0 0;
v000001add9631240_0 .var "EX1_memwrite", 0 0;
v000001add9631e20_0 .var "EX1_opcode", 11 0;
v000001add9630700_0 .var "EX1_predicted", 0 0;
v000001add962fe40_0 .var "EX1_rd_ind", 4 0;
v000001add962fbc0_0 .var "EX1_rd_indzero", 0 0;
v000001add96307a0_0 .var "EX1_regwrite", 0 0;
v000001add9631ec0_0 .var "EX1_rs1", 31 0;
v000001add9631f60_0 .var "EX1_rs1_ind", 4 0;
v000001add9631100_0 .var "EX1_rs2", 31 0;
v000001add96311a0_0 .var "EX1_rs2_ind", 4 0;
v000001add9632000_0 .net "FLUSH", 0 0, v000001add963a210_0;  alias, 1 drivers
v000001add9630d40_0 .net "ID_PC", 31 0, v000001add9638730_0;  alias, 1 drivers
v000001add962fd00_0 .net "ID_PFC_to_EX", 31 0, L_000001add965d090;  alias, 1 drivers
v000001add962fee0_0 .net "ID_forward_to_B", 31 0, L_000001add965d310;  alias, 1 drivers
v000001add96312e0_0 .net "ID_is_beq", 0 0, L_000001add965d4f0;  alias, 1 drivers
v000001add9631880_0 .net "ID_is_bne", 0 0, L_000001add965c550;  alias, 1 drivers
v000001add962fc60_0 .net "ID_is_jal", 0 0, L_000001add965d450;  alias, 1 drivers
v000001add9630020_0 .net "ID_is_jr", 0 0, L_000001add965c5f0;  alias, 1 drivers
v000001add9631c40_0 .net "ID_is_oper2_immed", 0 0, L_000001add96634c0;  alias, 1 drivers
v000001add9630f20_0 .net "ID_memread", 0 0, L_000001add965cb90;  alias, 1 drivers
v000001add9630a20_0 .net "ID_memwrite", 0 0, L_000001add965cf50;  alias, 1 drivers
v000001add9630ac0_0 .net "ID_opcode", 11 0, v000001add9653bd0_0;  alias, 1 drivers
v000001add9631ce0_0 .net "ID_predicted", 0 0, v000001add9639f90_0;  alias, 1 drivers
v000001add962fda0_0 .net "ID_rd_ind", 4 0, v000001add9654350_0;  alias, 1 drivers
v000001add9630b60_0 .net "ID_rd_indzero", 0 0, L_000001add965d1d0;  1 drivers
v000001add9631d80_0 .net "ID_regwrite", 0 0, L_000001add965cd70;  alias, 1 drivers
v000001add96300c0_0 .net "ID_rs1", 31 0, v000001add9635530_0;  alias, 1 drivers
v000001add9630c00_0 .net "ID_rs1_ind", 4 0, v000001add9655610_0;  alias, 1 drivers
v000001add962f940_0 .net "ID_rs2", 31 0, v000001add9636430_0;  alias, 1 drivers
v000001add9630ca0_0 .net "ID_rs2_ind", 4 0, v000001add96543f0_0;  alias, 1 drivers
v000001add9630fc0_0 .net "clk", 0 0, L_000001add9663e60;  1 drivers
v000001add9631060_0 .net "rst", 0 0, v000001add96617d0_0;  alias, 1 drivers
E_000001add95aaff0 .event posedge, v000001add9621d00_0, v000001add9630fc0_0;
S_000001add962e8c0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 141, 16 102 0, S_000001add937d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001add9633e70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001add9633ea8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001add9633ee0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001add9633f18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001add9633f50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001add9633f88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001add9633fc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001add9633ff8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001add9634030 .param/l "j" 0 9 19, C4<000010000000>;
P_000001add9634068 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001add96340a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001add96340d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001add9634110 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001add9634148 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001add9634180 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001add96341b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001add96341f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001add9634228 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001add9634260 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001add9634298 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001add96342d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001add9634308 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001add9634340 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001add9634378 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001add96343b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001add962f9e0_0 .net "EX1_ALU_OPER1", 31 0, L_000001add96653d0;  alias, 1 drivers
v000001add9631380_0 .net "EX1_ALU_OPER2", 31 0, L_000001add96cae60;  alias, 1 drivers
v000001add9631420_0 .net "EX1_PC", 31 0, v000001add9631740_0;  alias, 1 drivers
v000001add962fa80_0 .net "EX1_PFC_to_IF", 31 0, L_000001add965f570;  alias, 1 drivers
v000001add9630160_0 .net "EX1_forward_to_B", 31 0, v000001add9630e80_0;  alias, 1 drivers
v000001add9633180_0 .net "EX1_is_beq", 0 0, v000001add96303e0_0;  alias, 1 drivers
v000001add9633220_0 .net "EX1_is_bne", 0 0, v000001add9631b00_0;  alias, 1 drivers
v000001add96326e0_0 .net "EX1_is_jal", 0 0, v000001add9630840_0;  alias, 1 drivers
v000001add9632960_0 .net "EX1_is_jr", 0 0, v000001add9630980_0;  alias, 1 drivers
v000001add9633040_0 .net "EX1_is_oper2_immed", 0 0, v000001add96305c0_0;  alias, 1 drivers
v000001add9632b40_0 .net "EX1_memread", 0 0, v000001add9630660_0;  alias, 1 drivers
v000001add96330e0_0 .net "EX1_memwrite", 0 0, v000001add9631240_0;  alias, 1 drivers
v000001add96332c0_0 .net "EX1_opcode", 11 0, v000001add9631e20_0;  alias, 1 drivers
v000001add9632280_0 .net "EX1_predicted", 0 0, v000001add9630700_0;  alias, 1 drivers
v000001add9632f00_0 .net "EX1_rd_ind", 4 0, v000001add962fe40_0;  alias, 1 drivers
v000001add9633360_0 .net "EX1_rd_indzero", 0 0, v000001add962fbc0_0;  alias, 1 drivers
v000001add9632aa0_0 .net "EX1_regwrite", 0 0, v000001add96307a0_0;  alias, 1 drivers
v000001add9633400_0 .net "EX1_rs1", 31 0, v000001add9631ec0_0;  alias, 1 drivers
v000001add9632be0_0 .net "EX1_rs1_ind", 4 0, v000001add9631f60_0;  alias, 1 drivers
v000001add96334a0_0 .net "EX1_rs2_ind", 4 0, v000001add96311a0_0;  alias, 1 drivers
v000001add9632c80_0 .net "EX1_rs2_out", 31 0, L_000001add96cb560;  alias, 1 drivers
v000001add9632500_0 .var "EX2_ALU_OPER1", 31 0;
v000001add96335e0_0 .var "EX2_ALU_OPER2", 31 0;
v000001add9632d20_0 .var "EX2_PC", 31 0;
v000001add9632320_0 .var "EX2_PFC_to_IF", 31 0;
v000001add9632780_0 .var "EX2_forward_to_B", 31 0;
v000001add96323c0_0 .var "EX2_is_beq", 0 0;
v000001add9633540_0 .var "EX2_is_bne", 0 0;
v000001add9632640_0 .var "EX2_is_jal", 0 0;
v000001add9633680_0 .var "EX2_is_jr", 0 0;
v000001add96325a0_0 .var "EX2_is_oper2_immed", 0 0;
v000001add9633720_0 .var "EX2_memread", 0 0;
v000001add9632fa0_0 .var "EX2_memwrite", 0 0;
v000001add9632dc0_0 .var "EX2_opcode", 11 0;
v000001add96337c0_0 .var "EX2_predicted", 0 0;
v000001add9632820_0 .var "EX2_rd_ind", 4 0;
v000001add9632140_0 .var "EX2_rd_indzero", 0 0;
v000001add9632460_0 .var "EX2_regwrite", 0 0;
v000001add96328c0_0 .var "EX2_rs1", 31 0;
v000001add9632e60_0 .var "EX2_rs1_ind", 4 0;
v000001add96321e0_0 .var "EX2_rs2_ind", 4 0;
v000001add9632a00_0 .var "EX2_rs2_out", 31 0;
v000001add963b750_0 .net "FLUSH", 0 0, v000001add963a490_0;  alias, 1 drivers
v000001add963a7b0_0 .net "clk", 0 0, L_000001add96ca0d0;  1 drivers
v000001add963a850_0 .net "rst", 0 0, v000001add96617d0_0;  alias, 1 drivers
E_000001add95aac30 .event posedge, v000001add9621d00_0, v000001add963a7b0_0;
S_000001add962f3b0 .scope module, "id_stage" "ID_stage" 3 91, 17 2 0, S_000001add937d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001add963c400 .param/l "add" 0 9 6, C4<000000100000>;
P_000001add963c438 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001add963c470 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001add963c4a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001add963c4e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001add963c518 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001add963c550 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001add963c588 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001add963c5c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001add963c5f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001add963c630 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001add963c668 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001add963c6a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001add963c6d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001add963c710 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001add963c748 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001add963c780 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001add963c7b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001add963c7f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001add963c828 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001add963c860 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001add963c898 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001add963c8d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001add963c908 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001add963c940 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001add96641e0 .functor OR 1, L_000001add965d4f0, L_000001add965c550, C4<0>, C4<0>;
L_000001add9663610 .functor AND 1, L_000001add96641e0, L_000001add9663a70, C4<1>, C4<1>;
L_000001add9664090 .functor OR 1, L_000001add965d4f0, L_000001add965c550, C4<0>, C4<0>;
L_000001add9664020 .functor AND 1, L_000001add9664090, L_000001add9663a70, C4<1>, C4<1>;
L_000001add9664fe0 .functor OR 1, L_000001add965d4f0, L_000001add965c550, C4<0>, C4<0>;
L_000001add96642c0 .functor AND 1, L_000001add9664fe0, v000001add9639f90_0, C4<1>, C4<1>;
v000001add9636ed0_0 .net "EX1_memread", 0 0, v000001add9630660_0;  alias, 1 drivers
v000001add96387d0_0 .net "EX1_opcode", 11 0, v000001add9631e20_0;  alias, 1 drivers
v000001add9637330_0 .net "EX1_rd_ind", 4 0, v000001add962fe40_0;  alias, 1 drivers
v000001add9638eb0_0 .net "EX1_rd_indzero", 0 0, v000001add962fbc0_0;  alias, 1 drivers
v000001add96391d0_0 .net "EX2_memread", 0 0, v000001add9633720_0;  alias, 1 drivers
v000001add9638190_0 .net "EX2_opcode", 11 0, v000001add9632dc0_0;  alias, 1 drivers
v000001add96380f0_0 .net "EX2_rd_ind", 4 0, v000001add9632820_0;  alias, 1 drivers
v000001add9637dd0_0 .net "EX2_rd_indzero", 0 0, v000001add9632140_0;  alias, 1 drivers
v000001add9638550_0 .net "ID_EX1_flush", 0 0, v000001add963a210_0;  alias, 1 drivers
v000001add9638050_0 .net "ID_EX2_flush", 0 0, v000001add963a490_0;  alias, 1 drivers
v000001add9638410_0 .net "ID_is_beq", 0 0, L_000001add965d4f0;  alias, 1 drivers
v000001add9637150_0 .net "ID_is_bne", 0 0, L_000001add965c550;  alias, 1 drivers
v000001add9636d90_0 .net "ID_is_j", 0 0, L_000001add965c730;  alias, 1 drivers
v000001add9637970_0 .net "ID_is_jal", 0 0, L_000001add965d450;  alias, 1 drivers
v000001add96375b0_0 .net "ID_is_jr", 0 0, L_000001add965c5f0;  alias, 1 drivers
v000001add9638870_0 .net "ID_opcode", 11 0, v000001add9653bd0_0;  alias, 1 drivers
v000001add9637010_0 .net "ID_rs1_ind", 4 0, v000001add9655610_0;  alias, 1 drivers
v000001add9637e70_0 .net "ID_rs2_ind", 4 0, v000001add96543f0_0;  alias, 1 drivers
v000001add96393b0_0 .net "IF_ID_flush", 0 0, v000001add963c1f0_0;  alias, 1 drivers
v000001add9636f70_0 .net "IF_ID_write", 0 0, v000001add963c150_0;  alias, 1 drivers
v000001add9638910_0 .net "PC_src", 2 0, L_000001add965bdd0;  alias, 1 drivers
v000001add96373d0_0 .net "PFC_to_EX", 31 0, L_000001add965d090;  alias, 1 drivers
v000001add9638f50_0 .net "PFC_to_IF", 31 0, L_000001add965c370;  alias, 1 drivers
v000001add9638230_0 .net "WB_rd_ind", 4 0, v000001add9657eb0_0;  alias, 1 drivers
v000001add9637470_0 .net "Wrong_prediction", 0 0, L_000001add96cba30;  alias, 1 drivers
v000001add9639310_0 .net *"_ivl_11", 0 0, L_000001add9664020;  1 drivers
v000001add96385f0_0 .net *"_ivl_13", 9 0, L_000001add965b150;  1 drivers
v000001add96370b0_0 .net *"_ivl_15", 9 0, L_000001add965c2d0;  1 drivers
v000001add96371f0_0 .net *"_ivl_16", 9 0, L_000001add965b330;  1 drivers
v000001add9638690_0 .net *"_ivl_19", 9 0, L_000001add965b3d0;  1 drivers
v000001add9637650_0 .net *"_ivl_20", 9 0, L_000001add965d630;  1 drivers
v000001add9637290_0 .net *"_ivl_25", 0 0, L_000001add9664fe0;  1 drivers
v000001add9638ff0_0 .net *"_ivl_27", 0 0, L_000001add96642c0;  1 drivers
v000001add96382d0_0 .net *"_ivl_29", 9 0, L_000001add965bab0;  1 drivers
v000001add9637510_0 .net *"_ivl_3", 0 0, L_000001add96641e0;  1 drivers
L_000001add96801f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001add9638a50_0 .net/2u *"_ivl_30", 9 0, L_000001add96801f0;  1 drivers
v000001add9636c50_0 .net *"_ivl_32", 9 0, L_000001add965cff0;  1 drivers
v000001add96376f0_0 .net *"_ivl_35", 9 0, L_000001add965d3b0;  1 drivers
v000001add9638b90_0 .net *"_ivl_37", 9 0, L_000001add965d6d0;  1 drivers
v000001add9637f10_0 .net *"_ivl_38", 9 0, L_000001add965c190;  1 drivers
v000001add9638cd0_0 .net *"_ivl_40", 9 0, L_000001add965ba10;  1 drivers
L_000001add9680238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001add9638c30_0 .net/2s *"_ivl_45", 21 0, L_000001add9680238;  1 drivers
L_000001add9680280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001add9637b50_0 .net/2s *"_ivl_50", 21 0, L_000001add9680280;  1 drivers
v000001add9637790_0 .net *"_ivl_9", 0 0, L_000001add9664090;  1 drivers
v000001add96389b0_0 .net "clk", 0 0, L_000001add95a0100;  alias, 1 drivers
v000001add9637830_0 .net "forward_to_B", 31 0, L_000001add965d310;  alias, 1 drivers
v000001add9639130_0 .net "imm", 31 0, v000001add9635c10_0;  1 drivers
v000001add96378d0_0 .net "inst", 31 0, v000001add96384b0_0;  alias, 1 drivers
v000001add9638af0_0 .net "is_branch_and_taken", 0 0, L_000001add9663610;  alias, 1 drivers
v000001add9636e30_0 .net "is_oper2_immed", 0 0, L_000001add96634c0;  alias, 1 drivers
v000001add9637a10_0 .net "mem_read", 0 0, L_000001add965cb90;  alias, 1 drivers
v000001add9639270_0 .net "mem_write", 0 0, L_000001add965cf50;  alias, 1 drivers
v000001add9637ab0_0 .net "pc", 31 0, v000001add9638730_0;  alias, 1 drivers
v000001add9638d70_0 .net "pc_write", 0 0, v000001add963be30_0;  alias, 1 drivers
v000001add9638370_0 .net "predicted", 0 0, L_000001add9663a70;  1 drivers
v000001add9638e10_0 .net "predicted_to_EX", 0 0, v000001add9639f90_0;  alias, 1 drivers
v000001add9637bf0_0 .net "reg_write", 0 0, L_000001add965cd70;  alias, 1 drivers
v000001add9637c90_0 .net "reg_write_from_wb", 0 0, v000001add9656d30_0;  alias, 1 drivers
v000001add9639090_0 .net "rs1", 31 0, v000001add9635530_0;  alias, 1 drivers
v000001add9636cf0_0 .net "rs2", 31 0, v000001add9636430_0;  alias, 1 drivers
v000001add9637d30_0 .net "rst", 0 0, v000001add96617d0_0;  alias, 1 drivers
v000001add9637fb0_0 .net "wr_reg_data", 31 0, L_000001add96eb450;  alias, 1 drivers
L_000001add965d310 .functor MUXZ 32, v000001add9636430_0, v000001add9635c10_0, L_000001add96634c0, C4<>;
L_000001add965b150 .part v000001add9638730_0, 0, 10;
L_000001add965c2d0 .part v000001add96384b0_0, 0, 10;
L_000001add965b330 .arith/sum 10, L_000001add965b150, L_000001add965c2d0;
L_000001add965b3d0 .part v000001add96384b0_0, 0, 10;
L_000001add965d630 .functor MUXZ 10, L_000001add965b3d0, L_000001add965b330, L_000001add9664020, C4<>;
L_000001add965bab0 .part v000001add9638730_0, 0, 10;
L_000001add965cff0 .arith/sum 10, L_000001add965bab0, L_000001add96801f0;
L_000001add965d3b0 .part v000001add9638730_0, 0, 10;
L_000001add965d6d0 .part v000001add96384b0_0, 0, 10;
L_000001add965c190 .arith/sum 10, L_000001add965d3b0, L_000001add965d6d0;
L_000001add965ba10 .functor MUXZ 10, L_000001add965c190, L_000001add965cff0, L_000001add96642c0, C4<>;
L_000001add965c370 .concat8 [ 10 22 0 0], L_000001add965d630, L_000001add9680238;
L_000001add965d090 .concat8 [ 10 22 0 0], L_000001add965ba10, L_000001add9680280;
S_000001add962ed70 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001add962f3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001add963c980 .param/l "add" 0 9 6, C4<000000100000>;
P_000001add963c9b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001add963c9f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001add963ca28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001add963ca60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001add963ca98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001add963cad0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001add963cb08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001add963cb40 .param/l "j" 0 9 19, C4<000010000000>;
P_000001add963cb78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001add963cbb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001add963cbe8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001add963cc20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001add963cc58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001add963cc90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001add963ccc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001add963cd00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001add963cd38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001add963cd70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001add963cda8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001add963cde0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001add963ce18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001add963ce50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001add963ce88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001add963cec0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001add9664bf0 .functor OR 1, L_000001add9663a70, L_000001add965ceb0, C4<0>, C4<0>;
L_000001add9663fb0 .functor OR 1, L_000001add9664bf0, L_000001add965bd30, C4<0>, C4<0>;
v000001add963a350_0 .net "EX1_opcode", 11 0, v000001add9631e20_0;  alias, 1 drivers
v000001add9639630_0 .net "EX2_opcode", 11 0, v000001add9632dc0_0;  alias, 1 drivers
v000001add963bb10_0 .net "ID_opcode", 11 0, v000001add9653bd0_0;  alias, 1 drivers
v000001add963ba70_0 .net "PC_src", 2 0, L_000001add965bdd0;  alias, 1 drivers
v000001add96398b0_0 .net "Wrong_prediction", 0 0, L_000001add96cba30;  alias, 1 drivers
L_000001add96803e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001add963acb0_0 .net/2u *"_ivl_0", 2 0, L_000001add96803e8;  1 drivers
v000001add963aa30_0 .net *"_ivl_10", 0 0, L_000001add965b6f0;  1 drivers
L_000001add9680508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001add96399f0_0 .net/2u *"_ivl_12", 2 0, L_000001add9680508;  1 drivers
L_000001add9680550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001add963ab70_0 .net/2u *"_ivl_14", 11 0, L_000001add9680550;  1 drivers
v000001add9639a90_0 .net *"_ivl_16", 0 0, L_000001add965ceb0;  1 drivers
v000001add963bbb0_0 .net *"_ivl_19", 0 0, L_000001add9664bf0;  1 drivers
L_000001add9680430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001add963b070_0 .net/2u *"_ivl_2", 11 0, L_000001add9680430;  1 drivers
L_000001add9680598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001add963b570_0 .net/2u *"_ivl_20", 11 0, L_000001add9680598;  1 drivers
v000001add963a530_0 .net *"_ivl_22", 0 0, L_000001add965bd30;  1 drivers
v000001add9639450_0 .net *"_ivl_25", 0 0, L_000001add9663fb0;  1 drivers
L_000001add96805e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001add963a0d0_0 .net/2u *"_ivl_26", 2 0, L_000001add96805e0;  1 drivers
L_000001add9680628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001add963a3f0_0 .net/2u *"_ivl_28", 2 0, L_000001add9680628;  1 drivers
v000001add963b110_0 .net *"_ivl_30", 2 0, L_000001add965b470;  1 drivers
v000001add9639b30_0 .net *"_ivl_32", 2 0, L_000001add965d270;  1 drivers
v000001add963b250_0 .net *"_ivl_34", 2 0, L_000001add965b650;  1 drivers
v000001add963a2b0_0 .net *"_ivl_4", 0 0, L_000001add965c410;  1 drivers
L_000001add9680478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001add963b610_0 .net/2u *"_ivl_6", 2 0, L_000001add9680478;  1 drivers
L_000001add96804c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001add963ad50_0 .net/2u *"_ivl_8", 11 0, L_000001add96804c0;  1 drivers
v000001add963adf0_0 .net "clk", 0 0, L_000001add95a0100;  alias, 1 drivers
v000001add9639bd0_0 .net "predicted", 0 0, L_000001add9663a70;  alias, 1 drivers
v000001add963b6b0_0 .net "predicted_to_EX", 0 0, v000001add9639f90_0;  alias, 1 drivers
v000001add963aad0_0 .net "rst", 0 0, v000001add96617d0_0;  alias, 1 drivers
v000001add963b2f0_0 .net "state", 1 0, v000001add9639d10_0;  1 drivers
L_000001add965c410 .cmp/eq 12, v000001add9653bd0_0, L_000001add9680430;
L_000001add965b6f0 .cmp/eq 12, v000001add9631e20_0, L_000001add96804c0;
L_000001add965ceb0 .cmp/eq 12, v000001add9653bd0_0, L_000001add9680550;
L_000001add965bd30 .cmp/eq 12, v000001add9653bd0_0, L_000001add9680598;
L_000001add965b470 .functor MUXZ 3, L_000001add9680628, L_000001add96805e0, L_000001add9663fb0, C4<>;
L_000001add965d270 .functor MUXZ 3, L_000001add965b470, L_000001add9680508, L_000001add965b6f0, C4<>;
L_000001add965b650 .functor MUXZ 3, L_000001add965d270, L_000001add9680478, L_000001add965c410, C4<>;
L_000001add965bdd0 .functor MUXZ 3, L_000001add965b650, L_000001add96803e8, L_000001add96cba30, C4<>;
S_000001add962ea50 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001add962ed70;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001add963cf00 .param/l "add" 0 9 6, C4<000000100000>;
P_000001add963cf38 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001add963cf70 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001add963cfa8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001add963cfe0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001add963d018 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001add963d050 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001add963d088 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001add963d0c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001add963d0f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001add963d130 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001add963d168 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001add963d1a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001add963d1d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001add963d210 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001add963d248 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001add963d280 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001add963d2b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001add963d2f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001add963d328 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001add963d360 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001add963d398 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001add963d3d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001add963d408 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001add963d440 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001add9663ca0 .functor OR 1, L_000001add965ccd0, L_000001add965c910, C4<0>, C4<0>;
L_000001add9663680 .functor OR 1, L_000001add965b290, L_000001add965bb50, C4<0>, C4<0>;
L_000001add9663a00 .functor AND 1, L_000001add9663ca0, L_000001add9663680, C4<1>, C4<1>;
L_000001add96635a0 .functor NOT 1, L_000001add9663a00, C4<0>, C4<0>, C4<0>;
L_000001add9663d10 .functor OR 1, v000001add96617d0_0, L_000001add96635a0, C4<0>, C4<0>;
L_000001add9663a70 .functor NOT 1, L_000001add9663d10, C4<0>, C4<0>, C4<0>;
v000001add963a030_0 .net "EX_opcode", 11 0, v000001add9632dc0_0;  alias, 1 drivers
v000001add9639810_0 .net "ID_opcode", 11 0, v000001add9653bd0_0;  alias, 1 drivers
v000001add963b1b0_0 .net "Wrong_prediction", 0 0, L_000001add96cba30;  alias, 1 drivers
L_000001add96802c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001add963a8f0_0 .net/2u *"_ivl_0", 11 0, L_000001add96802c8;  1 drivers
L_000001add9680358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001add963b390_0 .net/2u *"_ivl_10", 1 0, L_000001add9680358;  1 drivers
v000001add963afd0_0 .net *"_ivl_12", 0 0, L_000001add965b290;  1 drivers
L_000001add96803a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001add963b4d0_0 .net/2u *"_ivl_14", 1 0, L_000001add96803a0;  1 drivers
v000001add963b430_0 .net *"_ivl_16", 0 0, L_000001add965bb50;  1 drivers
v000001add963a670_0 .net *"_ivl_19", 0 0, L_000001add9663680;  1 drivers
v000001add9639ef0_0 .net *"_ivl_2", 0 0, L_000001add965ccd0;  1 drivers
v000001add9639db0_0 .net *"_ivl_21", 0 0, L_000001add9663a00;  1 drivers
v000001add9639e50_0 .net *"_ivl_22", 0 0, L_000001add96635a0;  1 drivers
v000001add963b930_0 .net *"_ivl_25", 0 0, L_000001add9663d10;  1 drivers
L_000001add9680310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001add963a710_0 .net/2u *"_ivl_4", 11 0, L_000001add9680310;  1 drivers
v000001add9639950_0 .net *"_ivl_6", 0 0, L_000001add965c910;  1 drivers
v000001add9639590_0 .net *"_ivl_9", 0 0, L_000001add9663ca0;  1 drivers
v000001add963a990_0 .net "clk", 0 0, L_000001add95a0100;  alias, 1 drivers
v000001add963b9d0_0 .net "predicted", 0 0, L_000001add9663a70;  alias, 1 drivers
v000001add9639f90_0 .var "predicted_to_EX", 0 0;
v000001add963b7f0_0 .net "rst", 0 0, v000001add96617d0_0;  alias, 1 drivers
v000001add9639d10_0 .var "state", 1 0;
E_000001add95aac70 .event posedge, v000001add963a990_0, v000001add9621d00_0;
L_000001add965ccd0 .cmp/eq 12, v000001add9653bd0_0, L_000001add96802c8;
L_000001add965c910 .cmp/eq 12, v000001add9653bd0_0, L_000001add9680310;
L_000001add965b290 .cmp/eq 2, v000001add9639d10_0, L_000001add9680358;
L_000001add965bb50 .cmp/eq 2, v000001add9639d10_0, L_000001add96803a0;
S_000001add962f540 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001add962f3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001add96474a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001add96474d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001add9647510 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001add9647548 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001add9647580 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001add96475b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001add96475f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001add9647628 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001add9647660 .param/l "j" 0 9 19, C4<000010000000>;
P_000001add9647698 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001add96476d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001add9647708 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001add9647740 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001add9647778 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001add96477b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001add96477e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001add9647820 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001add9647858 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001add9647890 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001add96478c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001add9647900 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001add9647938 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001add9647970 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001add96479a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001add96479e0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001add963b890_0 .net "EX1_memread", 0 0, v000001add9630660_0;  alias, 1 drivers
v000001add96394f0_0 .net "EX1_rd_ind", 4 0, v000001add962fe40_0;  alias, 1 drivers
v000001add963ae90_0 .net "EX1_rd_indzero", 0 0, v000001add962fbc0_0;  alias, 1 drivers
v000001add9639c70_0 .net "EX2_memread", 0 0, v000001add9633720_0;  alias, 1 drivers
v000001add96396d0_0 .net "EX2_rd_ind", 4 0, v000001add9632820_0;  alias, 1 drivers
v000001add963a170_0 .net "EX2_rd_indzero", 0 0, v000001add9632140_0;  alias, 1 drivers
v000001add963a210_0 .var "ID_EX1_flush", 0 0;
v000001add963a490_0 .var "ID_EX2_flush", 0 0;
v000001add963ac10_0 .net "ID_opcode", 11 0, v000001add9653bd0_0;  alias, 1 drivers
v000001add963a5d0_0 .net "ID_rs1_ind", 4 0, v000001add9655610_0;  alias, 1 drivers
v000001add963af30_0 .net "ID_rs2_ind", 4 0, v000001add96543f0_0;  alias, 1 drivers
v000001add963c150_0 .var "IF_ID_Write", 0 0;
v000001add963c1f0_0 .var "IF_ID_flush", 0 0;
v000001add963be30_0 .var "PC_Write", 0 0;
v000001add963bed0_0 .net "Wrong_prediction", 0 0, L_000001add96cba30;  alias, 1 drivers
E_000001add95ab730/0 .event anyedge, v000001add9626b70_0, v000001add9630660_0, v000001add962fbc0_0, v000001add9630c00_0;
E_000001add95ab730/1 .event anyedge, v000001add962fe40_0, v000001add9630ca0_0, v000001add95443d0_0, v000001add9632140_0;
E_000001add95ab730/2 .event anyedge, v000001add9622660_0, v000001add9630ac0_0;
E_000001add95ab730 .event/or E_000001add95ab730/0, E_000001add95ab730/1, E_000001add95ab730/2;
S_000001add962ef00 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001add962f3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001add9647a20 .param/l "add" 0 9 6, C4<000000100000>;
P_000001add9647a58 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001add9647a90 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001add9647ac8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001add9647b00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001add9647b38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001add9647b70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001add9647ba8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001add9647be0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001add9647c18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001add9647c50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001add9647c88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001add9647cc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001add9647cf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001add9647d30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001add9647d68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001add9647da0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001add9647dd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001add9647e10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001add9647e48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001add9647e80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001add9647eb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001add9647ef0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001add9647f28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001add9647f60 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001add9664100 .functor OR 1, L_000001add965b790, L_000001add965b830, C4<0>, C4<0>;
L_000001add9663d80 .functor OR 1, L_000001add9664100, L_000001add965c050, C4<0>, C4<0>;
L_000001add96643a0 .functor OR 1, L_000001add9663d80, L_000001add965d590, C4<0>, C4<0>;
L_000001add9664f70 .functor OR 1, L_000001add96643a0, L_000001add965bf10, C4<0>, C4<0>;
L_000001add9664e90 .functor OR 1, L_000001add9664f70, L_000001add965b8d0, C4<0>, C4<0>;
L_000001add9665050 .functor OR 1, L_000001add9664e90, L_000001add965c0f0, C4<0>, C4<0>;
L_000001add96646b0 .functor OR 1, L_000001add9665050, L_000001add965c4b0, C4<0>, C4<0>;
L_000001add96634c0 .functor OR 1, L_000001add96646b0, L_000001add965c7d0, C4<0>, C4<0>;
L_000001add9664c60 .functor OR 1, L_000001add965cc30, L_000001add965c870, C4<0>, C4<0>;
L_000001add9664950 .functor OR 1, L_000001add9664c60, L_000001add965c9b0, C4<0>, C4<0>;
L_000001add9663530 .functor OR 1, L_000001add9664950, L_000001add965ca50, C4<0>, C4<0>;
L_000001add9663760 .functor OR 1, L_000001add9663530, L_000001add965caf0, C4<0>, C4<0>;
v000001add963c290_0 .net "ID_opcode", 11 0, v000001add9653bd0_0;  alias, 1 drivers
L_000001add9680670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001add963c330_0 .net/2u *"_ivl_0", 11 0, L_000001add9680670;  1 drivers
L_000001add9680700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001add963bf70_0 .net/2u *"_ivl_10", 11 0, L_000001add9680700;  1 drivers
L_000001add9680bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001add963bd90_0 .net/2u *"_ivl_102", 11 0, L_000001add9680bc8;  1 drivers
L_000001add9680c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001add963c0b0_0 .net/2u *"_ivl_106", 11 0, L_000001add9680c10;  1 drivers
v000001add963c010_0 .net *"_ivl_12", 0 0, L_000001add965c050;  1 drivers
v000001add963bcf0_0 .net *"_ivl_15", 0 0, L_000001add9663d80;  1 drivers
L_000001add9680748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001add963bc50_0 .net/2u *"_ivl_16", 11 0, L_000001add9680748;  1 drivers
v000001add96358f0_0 .net *"_ivl_18", 0 0, L_000001add965d590;  1 drivers
v000001add96369d0_0 .net *"_ivl_2", 0 0, L_000001add965b790;  1 drivers
v000001add9634db0_0 .net *"_ivl_21", 0 0, L_000001add96643a0;  1 drivers
L_000001add9680790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001add96367f0_0 .net/2u *"_ivl_22", 11 0, L_000001add9680790;  1 drivers
v000001add9635990_0 .net *"_ivl_24", 0 0, L_000001add965bf10;  1 drivers
v000001add9635fd0_0 .net *"_ivl_27", 0 0, L_000001add9664f70;  1 drivers
L_000001add96807d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001add9636750_0 .net/2u *"_ivl_28", 11 0, L_000001add96807d8;  1 drivers
v000001add96366b0_0 .net *"_ivl_30", 0 0, L_000001add965b8d0;  1 drivers
v000001add9634b30_0 .net *"_ivl_33", 0 0, L_000001add9664e90;  1 drivers
L_000001add9680820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001add9635df0_0 .net/2u *"_ivl_34", 11 0, L_000001add9680820;  1 drivers
v000001add9634590_0 .net *"_ivl_36", 0 0, L_000001add965c0f0;  1 drivers
v000001add9636bb0_0 .net *"_ivl_39", 0 0, L_000001add9665050;  1 drivers
L_000001add96806b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001add9635a30_0 .net/2u *"_ivl_4", 11 0, L_000001add96806b8;  1 drivers
L_000001add9680868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001add9636a70_0 .net/2u *"_ivl_40", 11 0, L_000001add9680868;  1 drivers
v000001add96348b0_0 .net *"_ivl_42", 0 0, L_000001add965c4b0;  1 drivers
v000001add96361b0_0 .net *"_ivl_45", 0 0, L_000001add96646b0;  1 drivers
L_000001add96808b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001add9635d50_0 .net/2u *"_ivl_46", 11 0, L_000001add96808b0;  1 drivers
v000001add9635e90_0 .net *"_ivl_48", 0 0, L_000001add965c7d0;  1 drivers
L_000001add96808f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001add9634bd0_0 .net/2u *"_ivl_52", 11 0, L_000001add96808f8;  1 drivers
L_000001add9680940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001add9634a90_0 .net/2u *"_ivl_56", 11 0, L_000001add9680940;  1 drivers
v000001add9634810_0 .net *"_ivl_6", 0 0, L_000001add965b830;  1 drivers
L_000001add9680988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001add9636b10_0 .net/2u *"_ivl_60", 11 0, L_000001add9680988;  1 drivers
L_000001add96809d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001add9636250_0 .net/2u *"_ivl_64", 11 0, L_000001add96809d0;  1 drivers
L_000001add9680a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001add9634630_0 .net/2u *"_ivl_68", 11 0, L_000001add9680a18;  1 drivers
L_000001add9680a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001add9635ad0_0 .net/2u *"_ivl_72", 11 0, L_000001add9680a60;  1 drivers
v000001add9634950_0 .net *"_ivl_74", 0 0, L_000001add965cc30;  1 drivers
L_000001add9680aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001add96362f0_0 .net/2u *"_ivl_76", 11 0, L_000001add9680aa8;  1 drivers
v000001add9634450_0 .net *"_ivl_78", 0 0, L_000001add965c870;  1 drivers
v000001add9634e50_0 .net *"_ivl_81", 0 0, L_000001add9664c60;  1 drivers
L_000001add9680af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001add9634770_0 .net/2u *"_ivl_82", 11 0, L_000001add9680af0;  1 drivers
v000001add9635b70_0 .net *"_ivl_84", 0 0, L_000001add965c9b0;  1 drivers
v000001add96355d0_0 .net *"_ivl_87", 0 0, L_000001add9664950;  1 drivers
L_000001add9680b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001add9634ef0_0 .net/2u *"_ivl_88", 11 0, L_000001add9680b38;  1 drivers
v000001add9636390_0 .net *"_ivl_9", 0 0, L_000001add9664100;  1 drivers
v000001add9635350_0 .net *"_ivl_90", 0 0, L_000001add965ca50;  1 drivers
v000001add96353f0_0 .net *"_ivl_93", 0 0, L_000001add9663530;  1 drivers
L_000001add9680b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001add9634f90_0 .net/2u *"_ivl_94", 11 0, L_000001add9680b80;  1 drivers
v000001add9636070_0 .net *"_ivl_96", 0 0, L_000001add965caf0;  1 drivers
v000001add9635f30_0 .net *"_ivl_99", 0 0, L_000001add9663760;  1 drivers
v000001add9636930_0 .net "is_beq", 0 0, L_000001add965d4f0;  alias, 1 drivers
v000001add9635670_0 .net "is_bne", 0 0, L_000001add965c550;  alias, 1 drivers
v000001add96349f0_0 .net "is_j", 0 0, L_000001add965c730;  alias, 1 drivers
v000001add9636110_0 .net "is_jal", 0 0, L_000001add965d450;  alias, 1 drivers
v000001add96346d0_0 .net "is_jr", 0 0, L_000001add965c5f0;  alias, 1 drivers
v000001add9635030_0 .net "is_oper2_immed", 0 0, L_000001add96634c0;  alias, 1 drivers
v000001add96344f0_0 .net "memread", 0 0, L_000001add965cb90;  alias, 1 drivers
v000001add96350d0_0 .net "memwrite", 0 0, L_000001add965cf50;  alias, 1 drivers
v000001add9636890_0 .net "regwrite", 0 0, L_000001add965cd70;  alias, 1 drivers
L_000001add965b790 .cmp/eq 12, v000001add9653bd0_0, L_000001add9680670;
L_000001add965b830 .cmp/eq 12, v000001add9653bd0_0, L_000001add96806b8;
L_000001add965c050 .cmp/eq 12, v000001add9653bd0_0, L_000001add9680700;
L_000001add965d590 .cmp/eq 12, v000001add9653bd0_0, L_000001add9680748;
L_000001add965bf10 .cmp/eq 12, v000001add9653bd0_0, L_000001add9680790;
L_000001add965b8d0 .cmp/eq 12, v000001add9653bd0_0, L_000001add96807d8;
L_000001add965c0f0 .cmp/eq 12, v000001add9653bd0_0, L_000001add9680820;
L_000001add965c4b0 .cmp/eq 12, v000001add9653bd0_0, L_000001add9680868;
L_000001add965c7d0 .cmp/eq 12, v000001add9653bd0_0, L_000001add96808b0;
L_000001add965d4f0 .cmp/eq 12, v000001add9653bd0_0, L_000001add96808f8;
L_000001add965c550 .cmp/eq 12, v000001add9653bd0_0, L_000001add9680940;
L_000001add965c5f0 .cmp/eq 12, v000001add9653bd0_0, L_000001add9680988;
L_000001add965d450 .cmp/eq 12, v000001add9653bd0_0, L_000001add96809d0;
L_000001add965c730 .cmp/eq 12, v000001add9653bd0_0, L_000001add9680a18;
L_000001add965cc30 .cmp/eq 12, v000001add9653bd0_0, L_000001add9680a60;
L_000001add965c870 .cmp/eq 12, v000001add9653bd0_0, L_000001add9680aa8;
L_000001add965c9b0 .cmp/eq 12, v000001add9653bd0_0, L_000001add9680af0;
L_000001add965ca50 .cmp/eq 12, v000001add9653bd0_0, L_000001add9680b38;
L_000001add965caf0 .cmp/eq 12, v000001add9653bd0_0, L_000001add9680b80;
L_000001add965cd70 .reduce/nor L_000001add9663760;
L_000001add965cb90 .cmp/eq 12, v000001add9653bd0_0, L_000001add9680bc8;
L_000001add965cf50 .cmp/eq 12, v000001add9653bd0_0, L_000001add9680c10;
S_000001add962f6d0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001add962f3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001add9647fa0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001add9647fd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001add9648010 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001add9648048 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001add9648080 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001add96480b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001add96480f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001add9648128 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001add9648160 .param/l "j" 0 9 19, C4<000010000000>;
P_000001add9648198 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001add96481d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001add9648208 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001add9648240 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001add9648278 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001add96482b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001add96482e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001add9648320 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001add9648358 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001add9648390 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001add96483c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001add9648400 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001add9648438 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001add9648470 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001add96484a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001add96484e0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001add9635c10_0 .var "Immed", 31 0;
v000001add9634c70_0 .net "Inst", 31 0, v000001add96384b0_0;  alias, 1 drivers
v000001add9635cb0_0 .net "opcode", 11 0, v000001add9653bd0_0;  alias, 1 drivers
E_000001add95ab7f0 .event anyedge, v000001add9630ac0_0, v000001add9634c70_0;
S_000001add962f090 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001add962f3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001add9635530_0 .var "Read_data1", 31 0;
v000001add9636430_0 .var "Read_data2", 31 0;
v000001add96364d0_0 .net "Read_reg1", 4 0, v000001add9655610_0;  alias, 1 drivers
v000001add9635210_0 .net "Read_reg2", 4 0, v000001add96543f0_0;  alias, 1 drivers
v000001add9636570_0 .net "Write_data", 31 0, L_000001add96eb450;  alias, 1 drivers
v000001add96352b0_0 .net "Write_en", 0 0, v000001add9656d30_0;  alias, 1 drivers
v000001add9635710_0 .net "Write_reg", 4 0, v000001add9657eb0_0;  alias, 1 drivers
v000001add96357b0_0 .net "clk", 0 0, L_000001add95a0100;  alias, 1 drivers
v000001add9635490_0 .var/i "i", 31 0;
v000001add9636610 .array "reg_file", 0 31, 31 0;
v000001add9635850_0 .net "rst", 0 0, v000001add96617d0_0;  alias, 1 drivers
E_000001add95ab8b0 .event posedge, v000001add963a990_0;
S_000001add962dc40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001add962f090;
 .timescale 0 0;
v000001add9635170_0 .var/i "i", 31 0;
S_000001add962f220 .scope module, "if_id_buffer" "IF_ID_buffer" 3 87, 24 1 0, S_000001add937d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001add9648520 .param/l "add" 0 9 6, C4<000000100000>;
P_000001add9648558 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001add9648590 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001add96485c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001add9648600 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001add9648638 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001add9648670 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001add96486a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001add96486e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001add9648718 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001add9648750 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001add9648788 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001add96487c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001add96487f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001add9648830 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001add9648868 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001add96488a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001add96488d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001add9648910 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001add9648948 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001add9648980 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001add96489b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001add96489f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001add9648a28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001add9648a60 .param/l "xori" 0 9 12, C4<001110000000>;
v000001add96384b0_0 .var "ID_INST", 31 0;
v000001add9638730_0 .var "ID_PC", 31 0;
v000001add9653bd0_0 .var "ID_opcode", 11 0;
v000001add9654350_0 .var "ID_rd_ind", 4 0;
v000001add9655610_0 .var "ID_rs1_ind", 4 0;
v000001add96543f0_0 .var "ID_rs2_ind", 4 0;
v000001add9654fd0_0 .net "IF_FLUSH", 0 0, v000001add963c1f0_0;  alias, 1 drivers
v000001add9654490_0 .net "IF_INST", 31 0, L_000001add9663c30;  alias, 1 drivers
v000001add96545d0_0 .net "IF_PC", 31 0, v000001add9655070_0;  alias, 1 drivers
v000001add96556b0_0 .net "clk", 0 0, L_000001add9664720;  1 drivers
v000001add9653a90_0 .net "if_id_Write", 0 0, v000001add963c150_0;  alias, 1 drivers
v000001add96536d0_0 .net "rst", 0 0, v000001add96617d0_0;  alias, 1 drivers
E_000001add95aaa70 .event posedge, v000001add9621d00_0, v000001add96556b0_0;
S_000001add962d920 .scope module, "if_stage" "IF_stage" 3 84, 25 1 0, S_000001add937d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001add9655d90_0 .net "EX1_PFC", 31 0, L_000001add965f570;  alias, 1 drivers
v000001add9656650_0 .net "EX2_PFC", 31 0, v000001add9632320_0;  alias, 1 drivers
v000001add9657af0_0 .net "ID_PFC", 31 0, L_000001add965c370;  alias, 1 drivers
v000001add9657870_0 .net "PC_src", 2 0, L_000001add965bdd0;  alias, 1 drivers
v000001add9656150_0 .net "PC_write", 0 0, v000001add963be30_0;  alias, 1 drivers
L_000001add9680088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001add9657730_0 .net/2u *"_ivl_0", 31 0, L_000001add9680088;  1 drivers
v000001add9655b10_0 .net "clk", 0 0, L_000001add95a0100;  alias, 1 drivers
v000001add9657ff0_0 .net "inst", 31 0, L_000001add9663c30;  alias, 1 drivers
v000001add9656790_0 .net "inst_mem_in", 31 0, v000001add9655070_0;  alias, 1 drivers
v000001add9655c50_0 .net "pc_reg_in", 31 0, L_000001add9664870;  1 drivers
v000001add9656830_0 .net "rst", 0 0, v000001add96617d0_0;  alias, 1 drivers
L_000001add965c690 .arith/sum 32, v000001add9655070_0, L_000001add9680088;
S_000001add962dab0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001add962d920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001add9663c30 .functor BUFZ 32, L_000001add965bc90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001add9654c10_0 .net "Data_Out", 31 0, L_000001add9663c30;  alias, 1 drivers
v000001add9653770 .array "InstMem", 0 1023, 31 0;
v000001add9653810_0 .net *"_ivl_0", 31 0, L_000001add965bc90;  1 drivers
v000001add9654030_0 .net *"_ivl_3", 9 0, L_000001add965bbf0;  1 drivers
v000001add9653590_0 .net *"_ivl_4", 11 0, L_000001add965ce10;  1 drivers
L_000001add96801a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001add9655570_0 .net *"_ivl_7", 1 0, L_000001add96801a8;  1 drivers
v000001add9655890_0 .net "addr", 31 0, v000001add9655070_0;  alias, 1 drivers
v000001add9654530_0 .net "clk", 0 0, L_000001add95a0100;  alias, 1 drivers
v000001add9653f90_0 .var/i "i", 31 0;
L_000001add965bc90 .array/port v000001add9653770, L_000001add965ce10;
L_000001add965bbf0 .part v000001add9655070_0, 0, 10;
L_000001add965ce10 .concat [ 10 2 0 0], L_000001add965bbf0, L_000001add96801a8;
S_000001add962ddd0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001add962d920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001add95ab070 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001add96552f0_0 .net "DataIn", 31 0, L_000001add9664870;  alias, 1 drivers
v000001add9655070_0 .var "DataOut", 31 0;
v000001add9654f30_0 .net "PC_Write", 0 0, v000001add963be30_0;  alias, 1 drivers
v000001add9653310_0 .net "clk", 0 0, L_000001add95a0100;  alias, 1 drivers
v000001add96557f0_0 .net "rst", 0 0, v000001add96617d0_0;  alias, 1 drivers
S_000001add962e280 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001add962d920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001add95aae70 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001add95a06b0 .functor NOT 1, L_000001add9662a90, C4<0>, C4<0>, C4<0>;
L_000001add95a0790 .functor NOT 1, L_000001add9662e50, C4<0>, C4<0>, C4<0>;
L_000001add95a0480 .functor AND 1, L_000001add95a06b0, L_000001add95a0790, C4<1>, C4<1>;
L_000001add953cb80 .functor NOT 1, L_000001add9662c70, C4<0>, C4<0>, C4<0>;
L_000001add953ccd0 .functor AND 1, L_000001add95a0480, L_000001add953cb80, C4<1>, C4<1>;
L_000001add953c250 .functor AND 32, L_000001add9662ef0, L_000001add965c690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001add953c4f0 .functor NOT 1, L_000001add9662d10, C4<0>, C4<0>, C4<0>;
L_000001add9664db0 .functor NOT 1, L_000001add96629f0, C4<0>, C4<0>, C4<0>;
L_000001add96648e0 .functor AND 1, L_000001add953c4f0, L_000001add9664db0, C4<1>, C4<1>;
L_000001add9664d40 .functor AND 1, L_000001add96648e0, L_000001add9662bd0, C4<1>, C4<1>;
L_000001add9664800 .functor AND 32, L_000001add9662f90, L_000001add965c370, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001add9664cd0 .functor OR 32, L_000001add953c250, L_000001add9664800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001add9664640 .functor NOT 1, L_000001add9662b30, C4<0>, C4<0>, C4<0>;
L_000001add9663bc0 .functor AND 1, L_000001add9664640, L_000001add96628b0, C4<1>, C4<1>;
L_000001add96636f0 .functor NOT 1, L_000001add965b510, C4<0>, C4<0>, C4<0>;
L_000001add9663ae0 .functor AND 1, L_000001add9663bc0, L_000001add96636f0, C4<1>, C4<1>;
L_000001add9664330 .functor AND 32, L_000001add965d770, v000001add9655070_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001add9664b80 .functor OR 32, L_000001add9664cd0, L_000001add9664330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001add9663840 .functor NOT 1, L_000001add965bfb0, C4<0>, C4<0>, C4<0>;
L_000001add9664170 .functor AND 1, L_000001add9663840, L_000001add965b0b0, C4<1>, C4<1>;
L_000001add9664f00 .functor AND 1, L_000001add9664170, L_000001add965be70, C4<1>, C4<1>;
L_000001add9664250 .functor AND 32, L_000001add965b970, L_000001add965f570, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001add9664e20 .functor OR 32, L_000001add9664b80, L_000001add9664250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001add9663df0 .functor NOT 1, L_000001add965d810, C4<0>, C4<0>, C4<0>;
L_000001add96637d0 .functor AND 1, L_000001add965b1f0, L_000001add9663df0, C4<1>, C4<1>;
L_000001add96638b0 .functor NOT 1, L_000001add965c230, C4<0>, C4<0>, C4<0>;
L_000001add9663920 .functor AND 1, L_000001add96637d0, L_000001add96638b0, C4<1>, C4<1>;
L_000001add9663990 .functor AND 32, L_000001add965b5b0, v000001add9632320_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001add9664870 .functor OR 32, L_000001add9664e20, L_000001add9663990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001add9655390_0 .net *"_ivl_1", 0 0, L_000001add9662a90;  1 drivers
v000001add9654e90_0 .net *"_ivl_11", 0 0, L_000001add9662c70;  1 drivers
v000001add9654670_0 .net *"_ivl_12", 0 0, L_000001add953cb80;  1 drivers
v000001add9655750_0 .net *"_ivl_14", 0 0, L_000001add953ccd0;  1 drivers
v000001add9655110_0 .net *"_ivl_16", 31 0, L_000001add9662ef0;  1 drivers
v000001add9655a70_0 .net *"_ivl_18", 31 0, L_000001add953c250;  1 drivers
v000001add9653d10_0 .net *"_ivl_2", 0 0, L_000001add95a06b0;  1 drivers
v000001add96540d0_0 .net *"_ivl_21", 0 0, L_000001add9662d10;  1 drivers
v000001add9654170_0 .net *"_ivl_22", 0 0, L_000001add953c4f0;  1 drivers
v000001add9654710_0 .net *"_ivl_25", 0 0, L_000001add96629f0;  1 drivers
v000001add96538b0_0 .net *"_ivl_26", 0 0, L_000001add9664db0;  1 drivers
v000001add9654a30_0 .net *"_ivl_28", 0 0, L_000001add96648e0;  1 drivers
v000001add96547b0_0 .net *"_ivl_31", 0 0, L_000001add9662bd0;  1 drivers
v000001add9655930_0 .net *"_ivl_32", 0 0, L_000001add9664d40;  1 drivers
v000001add96551b0_0 .net *"_ivl_34", 31 0, L_000001add9662f90;  1 drivers
v000001add9653950_0 .net *"_ivl_36", 31 0, L_000001add9664800;  1 drivers
v000001add9654210_0 .net *"_ivl_38", 31 0, L_000001add9664cd0;  1 drivers
v000001add96534f0_0 .net *"_ivl_41", 0 0, L_000001add9662b30;  1 drivers
v000001add96559d0_0 .net *"_ivl_42", 0 0, L_000001add9664640;  1 drivers
v000001add9655250_0 .net *"_ivl_45", 0 0, L_000001add96628b0;  1 drivers
v000001add9653630_0 .net *"_ivl_46", 0 0, L_000001add9663bc0;  1 drivers
v000001add9655430_0 .net *"_ivl_49", 0 0, L_000001add965b510;  1 drivers
v000001add96542b0_0 .net *"_ivl_5", 0 0, L_000001add9662e50;  1 drivers
v000001add9653c70_0 .net *"_ivl_50", 0 0, L_000001add96636f0;  1 drivers
v000001add96554d0_0 .net *"_ivl_52", 0 0, L_000001add9663ae0;  1 drivers
v000001add96548f0_0 .net *"_ivl_54", 31 0, L_000001add965d770;  1 drivers
v000001add96533b0_0 .net *"_ivl_56", 31 0, L_000001add9664330;  1 drivers
v000001add9653450_0 .net *"_ivl_58", 31 0, L_000001add9664b80;  1 drivers
v000001add96539f0_0 .net *"_ivl_6", 0 0, L_000001add95a0790;  1 drivers
v000001add9654990_0 .net *"_ivl_61", 0 0, L_000001add965bfb0;  1 drivers
v000001add9654ad0_0 .net *"_ivl_62", 0 0, L_000001add9663840;  1 drivers
v000001add9653b30_0 .net *"_ivl_65", 0 0, L_000001add965b0b0;  1 drivers
v000001add9653db0_0 .net *"_ivl_66", 0 0, L_000001add9664170;  1 drivers
v000001add9653e50_0 .net *"_ivl_69", 0 0, L_000001add965be70;  1 drivers
v000001add9654b70_0 .net *"_ivl_70", 0 0, L_000001add9664f00;  1 drivers
v000001add9653ef0_0 .net *"_ivl_72", 31 0, L_000001add965b970;  1 drivers
v000001add9654cb0_0 .net *"_ivl_74", 31 0, L_000001add9664250;  1 drivers
v000001add9654d50_0 .net *"_ivl_76", 31 0, L_000001add9664e20;  1 drivers
v000001add9654df0_0 .net *"_ivl_79", 0 0, L_000001add965b1f0;  1 drivers
v000001add9656bf0_0 .net *"_ivl_8", 0 0, L_000001add95a0480;  1 drivers
v000001add9656dd0_0 .net *"_ivl_81", 0 0, L_000001add965d810;  1 drivers
v000001add9656470_0 .net *"_ivl_82", 0 0, L_000001add9663df0;  1 drivers
v000001add96577d0_0 .net *"_ivl_84", 0 0, L_000001add96637d0;  1 drivers
v000001add9657690_0 .net *"_ivl_87", 0 0, L_000001add965c230;  1 drivers
v000001add96572d0_0 .net *"_ivl_88", 0 0, L_000001add96638b0;  1 drivers
v000001add96575f0_0 .net *"_ivl_90", 0 0, L_000001add9663920;  1 drivers
v000001add9657190_0 .net *"_ivl_92", 31 0, L_000001add965b5b0;  1 drivers
v000001add9656510_0 .net *"_ivl_94", 31 0, L_000001add9663990;  1 drivers
v000001add9656fb0_0 .net "ina", 31 0, L_000001add965c690;  1 drivers
v000001add96581d0_0 .net "inb", 31 0, L_000001add965c370;  alias, 1 drivers
v000001add9657050_0 .net "inc", 31 0, v000001add9655070_0;  alias, 1 drivers
v000001add9655ed0_0 .net "ind", 31 0, L_000001add965f570;  alias, 1 drivers
v000001add9656010_0 .net "ine", 31 0, v000001add9632320_0;  alias, 1 drivers
L_000001add96800d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001add9657410_0 .net "inf", 31 0, L_000001add96800d0;  1 drivers
L_000001add9680118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001add96565b0_0 .net "ing", 31 0, L_000001add9680118;  1 drivers
L_000001add9680160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001add96560b0_0 .net "inh", 31 0, L_000001add9680160;  1 drivers
v000001add96566f0_0 .net "out", 31 0, L_000001add9664870;  alias, 1 drivers
v000001add96563d0_0 .net "sel", 2 0, L_000001add965bdd0;  alias, 1 drivers
L_000001add9662a90 .part L_000001add965bdd0, 2, 1;
L_000001add9662e50 .part L_000001add965bdd0, 1, 1;
L_000001add9662c70 .part L_000001add965bdd0, 0, 1;
LS_000001add9662ef0_0_0 .concat [ 1 1 1 1], L_000001add953ccd0, L_000001add953ccd0, L_000001add953ccd0, L_000001add953ccd0;
LS_000001add9662ef0_0_4 .concat [ 1 1 1 1], L_000001add953ccd0, L_000001add953ccd0, L_000001add953ccd0, L_000001add953ccd0;
LS_000001add9662ef0_0_8 .concat [ 1 1 1 1], L_000001add953ccd0, L_000001add953ccd0, L_000001add953ccd0, L_000001add953ccd0;
LS_000001add9662ef0_0_12 .concat [ 1 1 1 1], L_000001add953ccd0, L_000001add953ccd0, L_000001add953ccd0, L_000001add953ccd0;
LS_000001add9662ef0_0_16 .concat [ 1 1 1 1], L_000001add953ccd0, L_000001add953ccd0, L_000001add953ccd0, L_000001add953ccd0;
LS_000001add9662ef0_0_20 .concat [ 1 1 1 1], L_000001add953ccd0, L_000001add953ccd0, L_000001add953ccd0, L_000001add953ccd0;
LS_000001add9662ef0_0_24 .concat [ 1 1 1 1], L_000001add953ccd0, L_000001add953ccd0, L_000001add953ccd0, L_000001add953ccd0;
LS_000001add9662ef0_0_28 .concat [ 1 1 1 1], L_000001add953ccd0, L_000001add953ccd0, L_000001add953ccd0, L_000001add953ccd0;
LS_000001add9662ef0_1_0 .concat [ 4 4 4 4], LS_000001add9662ef0_0_0, LS_000001add9662ef0_0_4, LS_000001add9662ef0_0_8, LS_000001add9662ef0_0_12;
LS_000001add9662ef0_1_4 .concat [ 4 4 4 4], LS_000001add9662ef0_0_16, LS_000001add9662ef0_0_20, LS_000001add9662ef0_0_24, LS_000001add9662ef0_0_28;
L_000001add9662ef0 .concat [ 16 16 0 0], LS_000001add9662ef0_1_0, LS_000001add9662ef0_1_4;
L_000001add9662d10 .part L_000001add965bdd0, 2, 1;
L_000001add96629f0 .part L_000001add965bdd0, 1, 1;
L_000001add9662bd0 .part L_000001add965bdd0, 0, 1;
LS_000001add9662f90_0_0 .concat [ 1 1 1 1], L_000001add9664d40, L_000001add9664d40, L_000001add9664d40, L_000001add9664d40;
LS_000001add9662f90_0_4 .concat [ 1 1 1 1], L_000001add9664d40, L_000001add9664d40, L_000001add9664d40, L_000001add9664d40;
LS_000001add9662f90_0_8 .concat [ 1 1 1 1], L_000001add9664d40, L_000001add9664d40, L_000001add9664d40, L_000001add9664d40;
LS_000001add9662f90_0_12 .concat [ 1 1 1 1], L_000001add9664d40, L_000001add9664d40, L_000001add9664d40, L_000001add9664d40;
LS_000001add9662f90_0_16 .concat [ 1 1 1 1], L_000001add9664d40, L_000001add9664d40, L_000001add9664d40, L_000001add9664d40;
LS_000001add9662f90_0_20 .concat [ 1 1 1 1], L_000001add9664d40, L_000001add9664d40, L_000001add9664d40, L_000001add9664d40;
LS_000001add9662f90_0_24 .concat [ 1 1 1 1], L_000001add9664d40, L_000001add9664d40, L_000001add9664d40, L_000001add9664d40;
LS_000001add9662f90_0_28 .concat [ 1 1 1 1], L_000001add9664d40, L_000001add9664d40, L_000001add9664d40, L_000001add9664d40;
LS_000001add9662f90_1_0 .concat [ 4 4 4 4], LS_000001add9662f90_0_0, LS_000001add9662f90_0_4, LS_000001add9662f90_0_8, LS_000001add9662f90_0_12;
LS_000001add9662f90_1_4 .concat [ 4 4 4 4], LS_000001add9662f90_0_16, LS_000001add9662f90_0_20, LS_000001add9662f90_0_24, LS_000001add9662f90_0_28;
L_000001add9662f90 .concat [ 16 16 0 0], LS_000001add9662f90_1_0, LS_000001add9662f90_1_4;
L_000001add9662b30 .part L_000001add965bdd0, 2, 1;
L_000001add96628b0 .part L_000001add965bdd0, 1, 1;
L_000001add965b510 .part L_000001add965bdd0, 0, 1;
LS_000001add965d770_0_0 .concat [ 1 1 1 1], L_000001add9663ae0, L_000001add9663ae0, L_000001add9663ae0, L_000001add9663ae0;
LS_000001add965d770_0_4 .concat [ 1 1 1 1], L_000001add9663ae0, L_000001add9663ae0, L_000001add9663ae0, L_000001add9663ae0;
LS_000001add965d770_0_8 .concat [ 1 1 1 1], L_000001add9663ae0, L_000001add9663ae0, L_000001add9663ae0, L_000001add9663ae0;
LS_000001add965d770_0_12 .concat [ 1 1 1 1], L_000001add9663ae0, L_000001add9663ae0, L_000001add9663ae0, L_000001add9663ae0;
LS_000001add965d770_0_16 .concat [ 1 1 1 1], L_000001add9663ae0, L_000001add9663ae0, L_000001add9663ae0, L_000001add9663ae0;
LS_000001add965d770_0_20 .concat [ 1 1 1 1], L_000001add9663ae0, L_000001add9663ae0, L_000001add9663ae0, L_000001add9663ae0;
LS_000001add965d770_0_24 .concat [ 1 1 1 1], L_000001add9663ae0, L_000001add9663ae0, L_000001add9663ae0, L_000001add9663ae0;
LS_000001add965d770_0_28 .concat [ 1 1 1 1], L_000001add9663ae0, L_000001add9663ae0, L_000001add9663ae0, L_000001add9663ae0;
LS_000001add965d770_1_0 .concat [ 4 4 4 4], LS_000001add965d770_0_0, LS_000001add965d770_0_4, LS_000001add965d770_0_8, LS_000001add965d770_0_12;
LS_000001add965d770_1_4 .concat [ 4 4 4 4], LS_000001add965d770_0_16, LS_000001add965d770_0_20, LS_000001add965d770_0_24, LS_000001add965d770_0_28;
L_000001add965d770 .concat [ 16 16 0 0], LS_000001add965d770_1_0, LS_000001add965d770_1_4;
L_000001add965bfb0 .part L_000001add965bdd0, 2, 1;
L_000001add965b0b0 .part L_000001add965bdd0, 1, 1;
L_000001add965be70 .part L_000001add965bdd0, 0, 1;
LS_000001add965b970_0_0 .concat [ 1 1 1 1], L_000001add9664f00, L_000001add9664f00, L_000001add9664f00, L_000001add9664f00;
LS_000001add965b970_0_4 .concat [ 1 1 1 1], L_000001add9664f00, L_000001add9664f00, L_000001add9664f00, L_000001add9664f00;
LS_000001add965b970_0_8 .concat [ 1 1 1 1], L_000001add9664f00, L_000001add9664f00, L_000001add9664f00, L_000001add9664f00;
LS_000001add965b970_0_12 .concat [ 1 1 1 1], L_000001add9664f00, L_000001add9664f00, L_000001add9664f00, L_000001add9664f00;
LS_000001add965b970_0_16 .concat [ 1 1 1 1], L_000001add9664f00, L_000001add9664f00, L_000001add9664f00, L_000001add9664f00;
LS_000001add965b970_0_20 .concat [ 1 1 1 1], L_000001add9664f00, L_000001add9664f00, L_000001add9664f00, L_000001add9664f00;
LS_000001add965b970_0_24 .concat [ 1 1 1 1], L_000001add9664f00, L_000001add9664f00, L_000001add9664f00, L_000001add9664f00;
LS_000001add965b970_0_28 .concat [ 1 1 1 1], L_000001add9664f00, L_000001add9664f00, L_000001add9664f00, L_000001add9664f00;
LS_000001add965b970_1_0 .concat [ 4 4 4 4], LS_000001add965b970_0_0, LS_000001add965b970_0_4, LS_000001add965b970_0_8, LS_000001add965b970_0_12;
LS_000001add965b970_1_4 .concat [ 4 4 4 4], LS_000001add965b970_0_16, LS_000001add965b970_0_20, LS_000001add965b970_0_24, LS_000001add965b970_0_28;
L_000001add965b970 .concat [ 16 16 0 0], LS_000001add965b970_1_0, LS_000001add965b970_1_4;
L_000001add965b1f0 .part L_000001add965bdd0, 2, 1;
L_000001add965d810 .part L_000001add965bdd0, 1, 1;
L_000001add965c230 .part L_000001add965bdd0, 0, 1;
LS_000001add965b5b0_0_0 .concat [ 1 1 1 1], L_000001add9663920, L_000001add9663920, L_000001add9663920, L_000001add9663920;
LS_000001add965b5b0_0_4 .concat [ 1 1 1 1], L_000001add9663920, L_000001add9663920, L_000001add9663920, L_000001add9663920;
LS_000001add965b5b0_0_8 .concat [ 1 1 1 1], L_000001add9663920, L_000001add9663920, L_000001add9663920, L_000001add9663920;
LS_000001add965b5b0_0_12 .concat [ 1 1 1 1], L_000001add9663920, L_000001add9663920, L_000001add9663920, L_000001add9663920;
LS_000001add965b5b0_0_16 .concat [ 1 1 1 1], L_000001add9663920, L_000001add9663920, L_000001add9663920, L_000001add9663920;
LS_000001add965b5b0_0_20 .concat [ 1 1 1 1], L_000001add9663920, L_000001add9663920, L_000001add9663920, L_000001add9663920;
LS_000001add965b5b0_0_24 .concat [ 1 1 1 1], L_000001add9663920, L_000001add9663920, L_000001add9663920, L_000001add9663920;
LS_000001add965b5b0_0_28 .concat [ 1 1 1 1], L_000001add9663920, L_000001add9663920, L_000001add9663920, L_000001add9663920;
LS_000001add965b5b0_1_0 .concat [ 4 4 4 4], LS_000001add965b5b0_0_0, LS_000001add965b5b0_0_4, LS_000001add965b5b0_0_8, LS_000001add965b5b0_0_12;
LS_000001add965b5b0_1_4 .concat [ 4 4 4 4], LS_000001add965b5b0_0_16, LS_000001add965b5b0_0_20, LS_000001add965b5b0_0_24, LS_000001add965b5b0_0_28;
L_000001add965b5b0 .concat [ 16 16 0 0], LS_000001add965b5b0_1_0, LS_000001add965b5b0_1_4;
S_000001add962df60 .scope module, "mem_stage" "MEM_stage" 3 182, 29 3 0, S_000001add937d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001add96561f0_0 .net "Write_Data", 31 0, v000001add96202c0_0;  alias, 1 drivers
v000001add9657e10_0 .net "addr", 31 0, v000001add96207c0_0;  alias, 1 drivers
v000001add96579b0_0 .net "clk", 0 0, L_000001add95a0100;  alias, 1 drivers
v000001add9657c30_0 .net "mem_out", 31 0, v000001add9658270_0;  alias, 1 drivers
v000001add9656ab0_0 .net "mem_read", 0 0, v000001add9622520_0;  alias, 1 drivers
v000001add96568d0_0 .net "mem_write", 0 0, v000001add9621260_0;  alias, 1 drivers
S_000001add962e410 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001add962df60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001add9656a10 .array "DataMem", 1023 0, 31 0;
v000001add9655e30_0 .net "Data_In", 31 0, v000001add96202c0_0;  alias, 1 drivers
v000001add9658270_0 .var "Data_Out", 31 0;
v000001add9658130_0 .net "Write_en", 0 0, v000001add9621260_0;  alias, 1 drivers
v000001add9657d70_0 .net "addr", 31 0, v000001add96207c0_0;  alias, 1 drivers
v000001add9657910_0 .net "clk", 0 0, L_000001add95a0100;  alias, 1 drivers
v000001add9657370_0 .var/i "i", 31 0;
S_000001add962e5a0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 186, 31 2 0, S_000001add937d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001add965aad0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001add965ab08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001add965ab40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001add965ab78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001add965abb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001add965abe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001add965ac20 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001add965ac58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001add965ac90 .param/l "j" 0 9 19, C4<000010000000>;
P_000001add965acc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001add965ad00 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001add965ad38 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001add965ad70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001add965ada8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001add965ade0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001add965ae18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001add965ae50 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001add965ae88 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001add965aec0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001add965aef8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001add965af30 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001add965af68 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001add965afa0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001add965afd8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001add965b010 .param/l "xori" 0 9 12, C4<001110000000>;
v000001add9657a50_0 .net "MEM_ALU_OUT", 31 0, v000001add96207c0_0;  alias, 1 drivers
v000001add9656970_0 .net "MEM_Data_mem_out", 31 0, v000001add9658270_0;  alias, 1 drivers
v000001add9657230_0 .net "MEM_memread", 0 0, v000001add9622520_0;  alias, 1 drivers
v000001add9656290_0 .net "MEM_opcode", 11 0, v000001add9620e00_0;  alias, 1 drivers
v000001add9655f70_0 .net "MEM_rd_ind", 4 0, v000001add9620360_0;  alias, 1 drivers
v000001add9656f10_0 .net "MEM_rd_indzero", 0 0, v000001add96223e0_0;  alias, 1 drivers
v000001add9657f50_0 .net "MEM_regwrite", 0 0, v000001add9621080_0;  alias, 1 drivers
v000001add9657b90_0 .var "WB_ALU_OUT", 31 0;
v000001add9656b50_0 .var "WB_Data_mem_out", 31 0;
v000001add9657cd0_0 .var "WB_memread", 0 0;
v000001add9657eb0_0 .var "WB_rd_ind", 4 0;
v000001add9656c90_0 .var "WB_rd_indzero", 0 0;
v000001add9656d30_0 .var "WB_regwrite", 0 0;
v000001add9656e70_0 .net "clk", 0 0, L_000001add96cb950;  1 drivers
v000001add96570f0_0 .var "hlt", 0 0;
v000001add9655bb0_0 .net "rst", 0 0, v000001add96617d0_0;  alias, 1 drivers
E_000001add95ab0b0 .event posedge, v000001add9621d00_0, v000001add9656e70_0;
S_000001add962e730 .scope module, "wb_stage" "WB_stage" 3 194, 32 3 0, S_000001add937d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001add96cbaa0 .functor AND 32, v000001add9656b50_0, L_000001add96d41d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001add96cb9c0 .functor NOT 1, v000001add9657cd0_0, C4<0>, C4<0>, C4<0>;
L_000001add96cbb10 .functor AND 32, v000001add9657b90_0, L_000001add96d2bf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001add96eb450 .functor OR 32, L_000001add96cbaa0, L_000001add96cbb10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001add9658090_0 .net "Write_Data_RegFile", 31 0, L_000001add96eb450;  alias, 1 drivers
v000001add96574b0_0 .net *"_ivl_0", 31 0, L_000001add96d41d0;  1 drivers
v000001add9656330_0 .net *"_ivl_2", 31 0, L_000001add96cbaa0;  1 drivers
v000001add9655cf0_0 .net *"_ivl_4", 0 0, L_000001add96cb9c0;  1 drivers
v000001add9657550_0 .net *"_ivl_6", 31 0, L_000001add96d2bf0;  1 drivers
v000001add96584f0_0 .net *"_ivl_8", 31 0, L_000001add96cbb10;  1 drivers
v000001add9658590_0 .net "alu_out", 31 0, v000001add9657b90_0;  alias, 1 drivers
v000001add9658630_0 .net "mem_out", 31 0, v000001add9656b50_0;  alias, 1 drivers
v000001add9658770_0 .net "mem_read", 0 0, v000001add9657cd0_0;  alias, 1 drivers
LS_000001add96d41d0_0_0 .concat [ 1 1 1 1], v000001add9657cd0_0, v000001add9657cd0_0, v000001add9657cd0_0, v000001add9657cd0_0;
LS_000001add96d41d0_0_4 .concat [ 1 1 1 1], v000001add9657cd0_0, v000001add9657cd0_0, v000001add9657cd0_0, v000001add9657cd0_0;
LS_000001add96d41d0_0_8 .concat [ 1 1 1 1], v000001add9657cd0_0, v000001add9657cd0_0, v000001add9657cd0_0, v000001add9657cd0_0;
LS_000001add96d41d0_0_12 .concat [ 1 1 1 1], v000001add9657cd0_0, v000001add9657cd0_0, v000001add9657cd0_0, v000001add9657cd0_0;
LS_000001add96d41d0_0_16 .concat [ 1 1 1 1], v000001add9657cd0_0, v000001add9657cd0_0, v000001add9657cd0_0, v000001add9657cd0_0;
LS_000001add96d41d0_0_20 .concat [ 1 1 1 1], v000001add9657cd0_0, v000001add9657cd0_0, v000001add9657cd0_0, v000001add9657cd0_0;
LS_000001add96d41d0_0_24 .concat [ 1 1 1 1], v000001add9657cd0_0, v000001add9657cd0_0, v000001add9657cd0_0, v000001add9657cd0_0;
LS_000001add96d41d0_0_28 .concat [ 1 1 1 1], v000001add9657cd0_0, v000001add9657cd0_0, v000001add9657cd0_0, v000001add9657cd0_0;
LS_000001add96d41d0_1_0 .concat [ 4 4 4 4], LS_000001add96d41d0_0_0, LS_000001add96d41d0_0_4, LS_000001add96d41d0_0_8, LS_000001add96d41d0_0_12;
LS_000001add96d41d0_1_4 .concat [ 4 4 4 4], LS_000001add96d41d0_0_16, LS_000001add96d41d0_0_20, LS_000001add96d41d0_0_24, LS_000001add96d41d0_0_28;
L_000001add96d41d0 .concat [ 16 16 0 0], LS_000001add96d41d0_1_0, LS_000001add96d41d0_1_4;
LS_000001add96d2bf0_0_0 .concat [ 1 1 1 1], L_000001add96cb9c0, L_000001add96cb9c0, L_000001add96cb9c0, L_000001add96cb9c0;
LS_000001add96d2bf0_0_4 .concat [ 1 1 1 1], L_000001add96cb9c0, L_000001add96cb9c0, L_000001add96cb9c0, L_000001add96cb9c0;
LS_000001add96d2bf0_0_8 .concat [ 1 1 1 1], L_000001add96cb9c0, L_000001add96cb9c0, L_000001add96cb9c0, L_000001add96cb9c0;
LS_000001add96d2bf0_0_12 .concat [ 1 1 1 1], L_000001add96cb9c0, L_000001add96cb9c0, L_000001add96cb9c0, L_000001add96cb9c0;
LS_000001add96d2bf0_0_16 .concat [ 1 1 1 1], L_000001add96cb9c0, L_000001add96cb9c0, L_000001add96cb9c0, L_000001add96cb9c0;
LS_000001add96d2bf0_0_20 .concat [ 1 1 1 1], L_000001add96cb9c0, L_000001add96cb9c0, L_000001add96cb9c0, L_000001add96cb9c0;
LS_000001add96d2bf0_0_24 .concat [ 1 1 1 1], L_000001add96cb9c0, L_000001add96cb9c0, L_000001add96cb9c0, L_000001add96cb9c0;
LS_000001add96d2bf0_0_28 .concat [ 1 1 1 1], L_000001add96cb9c0, L_000001add96cb9c0, L_000001add96cb9c0, L_000001add96cb9c0;
LS_000001add96d2bf0_1_0 .concat [ 4 4 4 4], LS_000001add96d2bf0_0_0, LS_000001add96d2bf0_0_4, LS_000001add96d2bf0_0_8, LS_000001add96d2bf0_0_12;
LS_000001add96d2bf0_1_4 .concat [ 4 4 4 4], LS_000001add96d2bf0_0_16, LS_000001add96d2bf0_0_20, LS_000001add96d2bf0_0_24, LS_000001add96d2bf0_0_28;
L_000001add96d2bf0 .concat [ 16 16 0 0], LS_000001add96d2bf0_1_0, LS_000001add96d2bf0_1_4;
    .scope S_000001add962ddd0;
T_0 ;
    %wait E_000001add95aac70;
    %load/vec4 v000001add96557f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001add9655070_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001add9654f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001add96552f0_0;
    %assign/vec4 v000001add9655070_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001add962dab0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001add9653f90_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001add9653f90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001add9653f90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %load/vec4 v000001add9653f90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001add9653f90_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9653770, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001add962f220;
T_2 ;
    %wait E_000001add95aaa70;
    %load/vec4 v000001add96536d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001add9638730_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add96384b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001add9654350_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001add96543f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001add9655610_0, 0;
    %assign/vec4 v000001add9653bd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001add9653a90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001add9654fd0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001add9638730_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add96384b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001add9654350_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001add96543f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001add9655610_0, 0;
    %assign/vec4 v000001add9653bd0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001add9653a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001add9654490_0;
    %assign/vec4 v000001add96384b0_0, 0;
    %load/vec4 v000001add96545d0_0;
    %assign/vec4 v000001add9638730_0, 0;
    %load/vec4 v000001add9654490_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001add96543f0_0, 0;
    %load/vec4 v000001add9654490_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001add9653bd0_0, 4, 5;
    %load/vec4 v000001add9654490_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001add9654490_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001add9653bd0_0, 4, 5;
    %load/vec4 v000001add9654490_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001add9654490_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001add9654490_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001add9654490_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001add9654490_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001add9654490_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001add9655610_0, 0;
    %load/vec4 v000001add9654490_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001add9654490_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001add9654350_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001add9654490_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001add9654350_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001add9654490_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001add9654350_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001add962f090;
T_3 ;
    %wait E_000001add95aac70;
    %load/vec4 v000001add9635850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001add9635490_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001add9635490_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001add9635490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9636610, 0, 4;
    %load/vec4 v000001add9635490_0;
    %addi 1, 0, 32;
    %store/vec4 v000001add9635490_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001add9635710_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001add96352b0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001add9636570_0;
    %load/vec4 v000001add9635710_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9636610, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9636610, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001add962f090;
T_4 ;
    %wait E_000001add95ab8b0;
    %load/vec4 v000001add9635710_0;
    %load/vec4 v000001add96364d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001add9635710_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001add96352b0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001add9636570_0;
    %assign/vec4 v000001add9635530_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001add96364d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001add9636610, 4;
    %assign/vec4 v000001add9635530_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001add962f090;
T_5 ;
    %wait E_000001add95ab8b0;
    %load/vec4 v000001add9635710_0;
    %load/vec4 v000001add9635210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001add9635710_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001add96352b0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001add9636570_0;
    %assign/vec4 v000001add9636430_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001add9635210_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001add9636610, 4;
    %assign/vec4 v000001add9636430_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001add962f090;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001add962dc40;
    %jmp t_0;
    .scope S_000001add962dc40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001add9635170_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001add9635170_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001add9635170_0;
    %ix/getv/s 4, v000001add9635170_0;
    %load/vec4a v000001add9636610, 4;
    %ix/getv/s 4, v000001add9635170_0;
    %load/vec4a v000001add9636610, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001add9635170_0;
    %addi 1, 0, 32;
    %store/vec4 v000001add9635170_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001add962f090;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001add962f6d0;
T_7 ;
    %wait E_000001add95ab7f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001add9635c10_0, 0, 32;
    %load/vec4 v000001add9635cb0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001add9635cb0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001add9634c70_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001add9635c10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001add9635cb0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001add9635cb0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001add9635cb0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001add9634c70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001add9635c10_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001add9635cb0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001add9635cb0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001add9635cb0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001add9635cb0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001add9635cb0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001add9635cb0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001add9634c70_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001add9634c70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001add9635c10_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001add962ea50;
T_8 ;
    %wait E_000001add95aac70;
    %load/vec4 v000001add963b7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001add9639d10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001add963a030_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001add963a030_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001add9639d10_0;
    %load/vec4 v000001add963b1b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001add9639d10_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001add9639d10_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001add9639d10_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001add9639d10_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001add9639d10_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001add9639d10_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001add962ea50;
T_9 ;
    %wait E_000001add95aac70;
    %load/vec4 v000001add963b7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001add9639f90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001add963b9d0_0;
    %assign/vec4 v000001add9639f90_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001add962f540;
T_10 ;
    %wait E_000001add95ab730;
    %load/vec4 v000001add963bed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001add963be30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001add963c150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001add963c1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001add963a210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001add963a490_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001add963b890_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001add963ae90_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001add963a5d0_0;
    %load/vec4 v000001add96394f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001add963af30_0;
    %load/vec4 v000001add96394f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001add9639c70_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001add963a170_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001add963a5d0_0;
    %load/vec4 v000001add96396d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001add963af30_0;
    %load/vec4 v000001add96396d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001add963be30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001add963c150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001add963c1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001add963a210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001add963a490_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001add963ac10_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001add963be30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001add963c150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001add963c1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001add963a210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001add963a490_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001add963be30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001add963c150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001add963c1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001add963a210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001add963a490_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001add962e0f0;
T_11 ;
    %wait E_000001add95aaff0;
    %load/vec4 v000001add9631060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001add962fbc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add9630e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9630840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9630980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9631b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add96303e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add96305c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9630700_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add96319c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9631240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9630660_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add96307a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add9631100_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add9631ec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add9631740_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001add962fe40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001add96311a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001add9631f60_0, 0;
    %assign/vec4 v000001add9631e20_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001add9632000_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001add9630ac0_0;
    %assign/vec4 v000001add9631e20_0, 0;
    %load/vec4 v000001add9630c00_0;
    %assign/vec4 v000001add9631f60_0, 0;
    %load/vec4 v000001add9630ca0_0;
    %assign/vec4 v000001add96311a0_0, 0;
    %load/vec4 v000001add962fda0_0;
    %assign/vec4 v000001add962fe40_0, 0;
    %load/vec4 v000001add9630d40_0;
    %assign/vec4 v000001add9631740_0, 0;
    %load/vec4 v000001add96300c0_0;
    %assign/vec4 v000001add9631ec0_0, 0;
    %load/vec4 v000001add962f940_0;
    %assign/vec4 v000001add9631100_0, 0;
    %load/vec4 v000001add9631d80_0;
    %assign/vec4 v000001add96307a0_0, 0;
    %load/vec4 v000001add9630f20_0;
    %assign/vec4 v000001add9630660_0, 0;
    %load/vec4 v000001add9630a20_0;
    %assign/vec4 v000001add9631240_0, 0;
    %load/vec4 v000001add962fd00_0;
    %assign/vec4 v000001add96319c0_0, 0;
    %load/vec4 v000001add9631ce0_0;
    %assign/vec4 v000001add9630700_0, 0;
    %load/vec4 v000001add9631c40_0;
    %assign/vec4 v000001add96305c0_0, 0;
    %load/vec4 v000001add96312e0_0;
    %assign/vec4 v000001add96303e0_0, 0;
    %load/vec4 v000001add9631880_0;
    %assign/vec4 v000001add9631b00_0, 0;
    %load/vec4 v000001add9630020_0;
    %assign/vec4 v000001add9630980_0, 0;
    %load/vec4 v000001add962fc60_0;
    %assign/vec4 v000001add9630840_0, 0;
    %load/vec4 v000001add962fee0_0;
    %assign/vec4 v000001add9630e80_0, 0;
    %load/vec4 v000001add9630b60_0;
    %assign/vec4 v000001add962fbc0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001add962fbc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add9630e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9630840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9630980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9631b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add96303e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add96305c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9630700_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add96319c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9631240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9630660_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add96307a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add9631100_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add9631ec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add9631740_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001add962fe40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001add96311a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001add9631f60_0, 0;
    %assign/vec4 v000001add9631e20_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001add962e8c0;
T_12 ;
    %wait E_000001add95aac30;
    %load/vec4 v000001add963a850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001add9632140_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add9632320_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add9632780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9632640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9633680_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9633540_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add96323c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add96325a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add96337c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9632fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9633720_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9632460_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add9632a00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add96328c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add9632d20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001add9632820_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001add96321e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001add9632e60_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001add9632dc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add96335e0_0, 0;
    %assign/vec4 v000001add9632500_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001add963b750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001add962f9e0_0;
    %assign/vec4 v000001add9632500_0, 0;
    %load/vec4 v000001add9631380_0;
    %assign/vec4 v000001add96335e0_0, 0;
    %load/vec4 v000001add96332c0_0;
    %assign/vec4 v000001add9632dc0_0, 0;
    %load/vec4 v000001add9632be0_0;
    %assign/vec4 v000001add9632e60_0, 0;
    %load/vec4 v000001add96334a0_0;
    %assign/vec4 v000001add96321e0_0, 0;
    %load/vec4 v000001add9632f00_0;
    %assign/vec4 v000001add9632820_0, 0;
    %load/vec4 v000001add9631420_0;
    %assign/vec4 v000001add9632d20_0, 0;
    %load/vec4 v000001add9633400_0;
    %assign/vec4 v000001add96328c0_0, 0;
    %load/vec4 v000001add9632c80_0;
    %assign/vec4 v000001add9632a00_0, 0;
    %load/vec4 v000001add9632aa0_0;
    %assign/vec4 v000001add9632460_0, 0;
    %load/vec4 v000001add9632b40_0;
    %assign/vec4 v000001add9633720_0, 0;
    %load/vec4 v000001add96330e0_0;
    %assign/vec4 v000001add9632fa0_0, 0;
    %load/vec4 v000001add9632280_0;
    %assign/vec4 v000001add96337c0_0, 0;
    %load/vec4 v000001add9633040_0;
    %assign/vec4 v000001add96325a0_0, 0;
    %load/vec4 v000001add9633180_0;
    %assign/vec4 v000001add96323c0_0, 0;
    %load/vec4 v000001add9633220_0;
    %assign/vec4 v000001add9633540_0, 0;
    %load/vec4 v000001add9632960_0;
    %assign/vec4 v000001add9633680_0, 0;
    %load/vec4 v000001add96326e0_0;
    %assign/vec4 v000001add9632640_0, 0;
    %load/vec4 v000001add9630160_0;
    %assign/vec4 v000001add9632780_0, 0;
    %load/vec4 v000001add962fa80_0;
    %assign/vec4 v000001add9632320_0, 0;
    %load/vec4 v000001add9633360_0;
    %assign/vec4 v000001add9632140_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001add9632140_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add9632320_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add9632780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9632640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9633680_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9633540_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add96323c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add96325a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add96337c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9632fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9633720_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9632460_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add9632a00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add96328c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add9632d20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001add9632820_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001add96321e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001add9632e60_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001add9632dc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add96335e0_0, 0;
    %assign/vec4 v000001add9632500_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001add93e8450;
T_13 ;
    %wait E_000001add95ab130;
    %load/vec4 v000001add9624230_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001add9624190_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001add9624190_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001add9624190_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001add9624190_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001add9624190_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001add9624190_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001add9624190_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001add9624190_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001add9624190_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001add9624190_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001add9624190_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001add9624190_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001add9624190_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001add9624190_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001add9624190_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001add9624190_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001add9624190_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001add9624190_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001add9624190_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001add9624190_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001add9624190_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001add9624190_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001add93e82c0;
T_14 ;
    %wait E_000001add95ab430;
    %load/vec4 v000001add9625810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001add9625770_0;
    %pad/u 33;
    %load/vec4 v000001add9625d10_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001add9626490_0, 0;
    %assign/vec4 v000001add96258b0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001add9625770_0;
    %pad/u 33;
    %load/vec4 v000001add9625d10_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001add9626490_0, 0;
    %assign/vec4 v000001add96258b0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001add9625770_0;
    %pad/u 33;
    %load/vec4 v000001add9625d10_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001add9626490_0, 0;
    %assign/vec4 v000001add96258b0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001add9625770_0;
    %pad/u 33;
    %load/vec4 v000001add9625d10_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001add9626490_0, 0;
    %assign/vec4 v000001add96258b0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001add9625770_0;
    %pad/u 33;
    %load/vec4 v000001add9625d10_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001add9626490_0, 0;
    %assign/vec4 v000001add96258b0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001add9625770_0;
    %pad/u 33;
    %load/vec4 v000001add9625d10_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001add9626490_0, 0;
    %assign/vec4 v000001add96258b0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001add9625d10_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001add96258b0_0;
    %load/vec4 v000001add9625d10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001add9625770_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001add9625d10_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001add9625d10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001add96258b0_0, 0;
    %load/vec4 v000001add9625770_0;
    %ix/getv 4, v000001add9625d10_0;
    %shiftl 4;
    %assign/vec4 v000001add9626490_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001add9625d10_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001add96258b0_0;
    %load/vec4 v000001add9625d10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001add9625770_0;
    %load/vec4 v000001add9625d10_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001add9625d10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001add96258b0_0, 0;
    %load/vec4 v000001add9625770_0;
    %ix/getv 4, v000001add9625d10_0;
    %shiftr 4;
    %assign/vec4 v000001add9626490_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001add96258b0_0, 0;
    %load/vec4 v000001add9625770_0;
    %load/vec4 v000001add9625d10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001add9626490_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001add96258b0_0, 0;
    %load/vec4 v000001add9625d10_0;
    %load/vec4 v000001add9625770_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001add9626490_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001add93e9b60;
T_15 ;
    %wait E_000001add95ab230;
    %load/vec4 v000001add9621d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001add96223e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9621080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9621260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9622520_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001add9620e00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001add9620360_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add96202c0_0, 0;
    %assign/vec4 v000001add96207c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001add9544150_0;
    %assign/vec4 v000001add96207c0_0, 0;
    %load/vec4 v000001add9621800_0;
    %assign/vec4 v000001add96202c0_0, 0;
    %load/vec4 v000001add9622660_0;
    %assign/vec4 v000001add9620360_0, 0;
    %load/vec4 v000001add952ecb0_0;
    %assign/vec4 v000001add9620e00_0, 0;
    %load/vec4 v000001add95443d0_0;
    %assign/vec4 v000001add9622520_0, 0;
    %load/vec4 v000001add952eb70_0;
    %assign/vec4 v000001add9621260_0, 0;
    %load/vec4 v000001add9621c60_0;
    %assign/vec4 v000001add9621080_0, 0;
    %load/vec4 v000001add9622340_0;
    %assign/vec4 v000001add96223e0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001add962e410;
T_16 ;
    %wait E_000001add95ab8b0;
    %load/vec4 v000001add9658130_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001add9655e30_0;
    %load/vec4 v000001add9657d70_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9656a10, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001add962e410;
T_17 ;
    %wait E_000001add95ab8b0;
    %load/vec4 v000001add9657d70_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001add9656a10, 4;
    %assign/vec4 v000001add9658270_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001add962e410;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001add9657370_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001add9657370_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001add9657370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9656a10, 0, 4;
    %load/vec4 v000001add9657370_0;
    %addi 1, 0, 32;
    %store/vec4 v000001add9657370_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9656a10, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9656a10, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9656a10, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9656a10, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9656a10, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9656a10, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9656a10, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9656a10, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9656a10, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001add9656a10, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001add962e410;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001add9657370_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001add9657370_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001add9657370_0;
    %load/vec4a v000001add9656a10, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001add9657370_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001add9657370_0;
    %addi 1, 0, 32;
    %store/vec4 v000001add9657370_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001add962e5a0;
T_20 ;
    %wait E_000001add95ab0b0;
    %load/vec4 v000001add9655bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001add9656c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add96570f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9656d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001add9657cd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001add9657eb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001add9656b50_0, 0;
    %assign/vec4 v000001add9657b90_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001add9657a50_0;
    %assign/vec4 v000001add9657b90_0, 0;
    %load/vec4 v000001add9656970_0;
    %assign/vec4 v000001add9656b50_0, 0;
    %load/vec4 v000001add9657230_0;
    %assign/vec4 v000001add9657cd0_0, 0;
    %load/vec4 v000001add9655f70_0;
    %assign/vec4 v000001add9657eb0_0, 0;
    %load/vec4 v000001add9657f50_0;
    %assign/vec4 v000001add9656d30_0, 0;
    %load/vec4 v000001add9656f10_0;
    %assign/vec4 v000001add9656c90_0, 0;
    %load/vec4 v000001add9656290_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001add96570f0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001add937d800;
T_21 ;
    %wait E_000001add95ab1f0;
    %load/vec4 v000001add9662270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001add9660dd0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001add9660dd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001add9660dd0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001add93fa010;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001add96614b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001add96617d0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001add93fa010;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001add96614b0_0;
    %inv;
    %assign/vec4 v000001add96614b0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001add93fa010;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./InsertionSort(SiliCore_version)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001add96617d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001add96617d0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001add9660330_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
