# VHDL_UART

The basic UART module in VHDL

# IDE

Xilinx ISE 14.7

# Progress
- [X] Baud Rate Generator
- [X] Baud Rate Generator testbench
- [X] Receiver module
- [X] Receiver textbench
- [X] Transmitter module
- [X] Transmitter testbench
- [X] FIFO module
- [X] FIFO testbench
- [X] UART module
- [X] UART module testbench

# References

* FPGA PROTOTYPING BY VHDL EXAMPLES Xilinx Spartan-3Version
