{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716407841658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716407841659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 16:57:21 2024 " "Processing started: Wed May 22 16:57:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716407841659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716407841659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SpaceInvaders -c SpaceInvaders " "Command: quartus_map --read_settings_files=on --write_settings_files=off SpaceInvaders -c SpaceInvaders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716407841659 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716407841831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716407841832 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "top1.v " "Can't analyze file -- file top1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716407846129 ""}
{ "Warning" "WSGN_SEARCH_FILE" "SpaceInvaders.v 1 1 " "Using design file SpaceInvaders.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SpaceInvaders " "Found entity 1: SpaceInvaders" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716407846158 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716407846158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SpaceInvaders " "Elaborating entity \"SpaceInvaders\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716407846159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SpaceInvaders.v(144) " "Verilog HDL assignment warning at SpaceInvaders.v(144): truncated value with size 32 to match size of target (11)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846160 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SpaceInvaders.v(146) " "Verilog HDL assignment warning at SpaceInvaders.v(146): truncated value with size 32 to match size of target (11)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846160 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SpaceInvaders.v(151) " "Verilog HDL assignment warning at SpaceInvaders.v(151): truncated value with size 32 to match size of target (11)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846160 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SpaceInvaders.v(153) " "Verilog HDL assignment warning at SpaceInvaders.v(153): truncated value with size 32 to match size of target (11)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846160 "|SpaceInvaders"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SpaceInvaders.v(133) " "Verilog HDL Case Statement information at SpaceInvaders.v(133): all case item expressions in this case statement are onehot" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 133 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1716407846160 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 SpaceInvaders.v(163) " "Verilog HDL assignment warning at SpaceInvaders.v(163): truncated value with size 32 to match size of target (19)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846160 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SpaceInvaders.v(191) " "Verilog HDL assignment warning at SpaceInvaders.v(191): truncated value with size 32 to match size of target (12)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846160 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SpaceInvaders.v(192) " "Verilog HDL assignment warning at SpaceInvaders.v(192): truncated value with size 32 to match size of target (7)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846160 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SpaceInvaders.v(193) " "Verilog HDL assignment warning at SpaceInvaders.v(193): truncated value with size 32 to match size of target (7)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846161 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SpaceInvaders.v(197) " "Verilog HDL assignment warning at SpaceInvaders.v(197): truncated value with size 32 to match size of target (7)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846161 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SpaceInvaders.v(198) " "Verilog HDL assignment warning at SpaceInvaders.v(198): truncated value with size 32 to match size of target (7)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846161 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SpaceInvaders.v(204) " "Verilog HDL assignment warning at SpaceInvaders.v(204): truncated value with size 32 to match size of target (7)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846161 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SpaceInvaders.v(205) " "Verilog HDL assignment warning at SpaceInvaders.v(205): truncated value with size 32 to match size of target (7)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846161 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SpaceInvaders.v(231) " "Verilog HDL assignment warning at SpaceInvaders.v(231): truncated value with size 32 to match size of target (12)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846161 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SpaceInvaders.v(232) " "Verilog HDL assignment warning at SpaceInvaders.v(232): truncated value with size 32 to match size of target (7)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846161 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SpaceInvaders.v(233) " "Verilog HDL assignment warning at SpaceInvaders.v(233): truncated value with size 32 to match size of target (7)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846161 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SpaceInvaders.v(237) " "Verilog HDL assignment warning at SpaceInvaders.v(237): truncated value with size 32 to match size of target (7)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846161 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SpaceInvaders.v(238) " "Verilog HDL assignment warning at SpaceInvaders.v(238): truncated value with size 32 to match size of target (7)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846161 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SpaceInvaders.v(244) " "Verilog HDL assignment warning at SpaceInvaders.v(244): truncated value with size 32 to match size of target (7)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846161 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SpaceInvaders.v(245) " "Verilog HDL assignment warning at SpaceInvaders.v(245): truncated value with size 32 to match size of target (7)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846161 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 SpaceInvaders.v(302) " "Verilog HDL assignment warning at SpaceInvaders.v(302): truncated value with size 32 to match size of target (20)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846162 "|SpaceInvaders"}
{ "Warning" "WSGN_SEARCH_FILE" "Inimigo1.v 1 1 " "Using design file Inimigo1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Inimigo1 " "Found entity 1: Inimigo1" {  } { { "Inimigo1.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/Inimigo1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716407846184 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716407846184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inimigo1 Inimigo1:Inimigo1 " "Elaborating entity \"Inimigo1\" for hierarchy \"Inimigo1:Inimigo1\"" {  } { { "SpaceInvaders.v" "Inimigo1" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716407846185 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posX Inimigo1.v(33) " "Verilog HDL Always Construct warning at Inimigo1.v(33): variable \"posX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Inimigo1.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/Inimigo1.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716407846185 "|SpaceInvaders|Inimigo1:Inimigos[0].inimigo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posX Inimigo1.v(36) " "Verilog HDL Always Construct warning at Inimigo1.v(36): variable \"posX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Inimigo1.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/Inimigo1.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716407846185 "|SpaceInvaders|Inimigo1:Inimigos[0].inimigo"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Inimigo1.v(40) " "Verilog HDL Case Statement warning at Inimigo1.v(40): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Inimigo1.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/Inimigo1.v" 40 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1716407846185 "|SpaceInvaders|Inimigo1:Inimigos[0].inimigo"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Inimigo1.v(40) " "Verilog HDL Case Statement warning at Inimigo1.v(40): incomplete case statement has no default case item" {  } { { "Inimigo1.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/Inimigo1.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716407846185 "|SpaceInvaders|Inimigo1:Inimigos[0].inimigo"}
{ "Warning" "WSGN_SEARCH_FILE" "bola2.v 1 1 " "Using design file bola2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bola2 " "Found entity 1: bola2" {  } { { "bola2.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/bola2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716407846190 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716407846190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bola2 bola2:bola " "Elaborating entity \"bola2\" for hierarchy \"bola2:bola\"" {  } { { "SpaceInvaders.v" "bola" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716407846190 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset bola2.v(16) " "Verilog HDL Always Construct warning at bola2.v(16): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bola2.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/bola2.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716407846238 "|SpaceInvaders|bola2:bola"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_X bola2.v(22) " "Verilog HDL Always Construct warning at bola2.v(22): variable \"mem_X\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bola2.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/bola2.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716407846238 "|SpaceInvaders|bola2:bola"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_Y bola2.v(22) " "Verilog HDL Always Construct warning at bola2.v(22): variable \"mem_Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bola2.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/bola2.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716407846238 "|SpaceInvaders|bola2:bola"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v_counter bola2.v(22) " "Verilog HDL Always Construct warning at bola2.v(22): variable \"v_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bola2.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/bola2.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716407846238 "|SpaceInvaders|bola2:bola"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v_counter bola2.v(23) " "Verilog HDL Always Construct warning at bola2.v(23): variable \"v_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bola2.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/bola2.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716407846238 "|SpaceInvaders|bola2:bola"}
{ "Warning" "WSGN_SEARCH_FILE" "vga.v 1 1 " "Using design file vga.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716407846241 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716407846241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga " "Elaborating entity \"vga\" for hierarchy \"vga:vga\"" {  } { { "SpaceInvaders.v" "vga" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716407846241 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ativo vga.v(18) " "Verilog HDL or VHDL warning at vga.v(18): object \"Ativo\" assigned a value but never read" {  } { { "vga.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/vga.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716407846242 "|SpaceInvaders|vga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(25) " "Verilog HDL assignment warning at vga.v(25): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/vga.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846242 "|SpaceInvaders|vga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(28) " "Verilog HDL assignment warning at vga.v(28): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/vga.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846242 "|SpaceInvaders|vga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(40) " "Verilog HDL assignment warning at vga.v(40): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/vga.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846242 "|SpaceInvaders|vga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(41) " "Verilog HDL assignment warning at vga.v(41): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/vga.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846242 "|SpaceInvaders|vga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(42) " "Verilog HDL assignment warning at vga.v(42): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/vga.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846242 "|SpaceInvaders|vga:vga"}
{ "Warning" "WSGN_SEARCH_FILE" "display.v 1 1 " "Using design file display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716407846244 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716407846244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:display1 " "Elaborating entity \"display\" for hierarchy \"display:display1\"" {  } { { "SpaceInvaders.v" "display1" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716407846244 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bin_to_bcd.v 1 1 " "Using design file bin_to_bcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "bin_to_bcd.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/bin_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716407846247 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716407846247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd display:display1\|bin_to_bcd:b2bcd " "Elaborating entity \"bin_to_bcd\" for hierarchy \"display:display1\|bin_to_bcd:b2bcd\"" {  } { { "display.v" "b2bcd" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/display.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716407846247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_bcd.v(14) " "Verilog HDL assignment warning at bin_to_bcd.v(14): truncated value with size 32 to match size of target (4)" {  } { { "bin_to_bcd.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/bin_to_bcd.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846248 "|SpaceInvaders|display:display1|bin_to_bcd:b2bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_bcd.v(17) " "Verilog HDL assignment warning at bin_to_bcd.v(17): truncated value with size 32 to match size of target (4)" {  } { { "bin_to_bcd.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/bin_to_bcd.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846248 "|SpaceInvaders|display:display1|bin_to_bcd:b2bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_bcd.v(20) " "Verilog HDL assignment warning at bin_to_bcd.v(20): truncated value with size 32 to match size of target (4)" {  } { { "bin_to_bcd.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/bin_to_bcd.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716407846248 "|SpaceInvaders|display:display1|bin_to_bcd:b2bcd"}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_display.v 1 1 " "Using design file bcd_display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_display " "Found entity 1: bcd_display" {  } { { "bcd_display.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/bcd_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716407846250 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716407846250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_display display:display1\|bcd_display:u0 " "Elaborating entity \"bcd_display\" for hierarchy \"display:display1\|bcd_display:u0\"" {  } { { "display.v" "u0" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/display.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716407846250 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "first bcd_display.v(9) " "Verilog HDL Always Construct warning at bcd_display.v(9): variable \"first\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_display.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/bcd_display.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716407846251 "|SpaceInvaders|display:display1|bcd_display:u0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd_display.v(10) " "Verilog HDL Case Statement warning at bcd_display.v(10): incomplete case statement has no default case item" {  } { { "bcd_display.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/bcd_display.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716407846251 "|SpaceInvaders|display:display1|bcd_display:u0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd_display.v(23) " "Verilog HDL Case Statement warning at bcd_display.v(23): incomplete case statement has no default case item" {  } { { "bcd_display.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/bcd_display.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716407846251 "|SpaceInvaders|display:display1|bcd_display:u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida bcd_display.v(7) " "Verilog HDL Always Construct warning at bcd_display.v(7): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd_display.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/bcd_display.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716407846251 "|SpaceInvaders|display:display1|bcd_display:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] bcd_display.v(23) " "Inferred latch for \"saida\[0\]\" at bcd_display.v(23)" {  } { { "bcd_display.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/bcd_display.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716407846251 "|SpaceInvaders|display:display1|bcd_display:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] bcd_display.v(23) " "Inferred latch for \"saida\[1\]\" at bcd_display.v(23)" {  } { { "bcd_display.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/bcd_display.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716407846251 "|SpaceInvaders|display:display1|bcd_display:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] bcd_display.v(23) " "Inferred latch for \"saida\[2\]\" at bcd_display.v(23)" {  } { { "bcd_display.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/bcd_display.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716407846251 "|SpaceInvaders|display:display1|bcd_display:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] bcd_display.v(23) " "Inferred latch for \"saida\[3\]\" at bcd_display.v(23)" {  } { { "bcd_display.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/bcd_display.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716407846251 "|SpaceInvaders|display:display1|bcd_display:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] bcd_display.v(23) " "Inferred latch for \"saida\[4\]\" at bcd_display.v(23)" {  } { { "bcd_display.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/bcd_display.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716407846251 "|SpaceInvaders|display:display1|bcd_display:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] bcd_display.v(23) " "Inferred latch for \"saida\[5\]\" at bcd_display.v(23)" {  } { { "bcd_display.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/bcd_display.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716407846251 "|SpaceInvaders|display:display1|bcd_display:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] bcd_display.v(23) " "Inferred latch for \"saida\[6\]\" at bcd_display.v(23)" {  } { { "bcd_display.v" "" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/bcd_display.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716407846251 "|SpaceInvaders|display:display1|bcd_display:u0"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "mem_X_barra Inimigo1 " "Port \"mem_X_barra\" does not exist in macrofunction \"Inimigo1\"" {  } { { "SpaceInvaders.v" "Inimigo1" { Text "/home/ec2022/ra247064/Circuitos Digitais/SpaceInvaders/SpaceInvaders.v" 48 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716407846274 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716407846277 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 52 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1142 " "Peak virtual memory: 1142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716407846315 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 22 16:57:26 2024 " "Processing ended: Wed May 22 16:57:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716407846315 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716407846315 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716407846315 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716407846315 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 52 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 52 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716407846370 ""}
