
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/ilck/veilog7/verilog7/pa.fromNetlist.tcl
# create_project -name verilog7 -dir "D:/ilck/veilog7/verilog7/planAhead_run_1" -part xc3s400pq208-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/ilck/veilog7/verilog7/verilog77.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/ilck/veilog7/verilog7} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "verilog77.ucf" [current_fileset -constrset]
Adding file 'D:/ilck/veilog7/verilog7/verilog77.ucf' to fileset 'constrs_1'
# add_files [list {verilog77.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s400pq208-5
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design verilog77.ngc ...
WARNING:NetListWriters:298 - No output is written to verilog77.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file verilog77.edif ...
ngc2edif: Total memory usage is 94336 kilobytes

Parsing EDIF File [./planAhead_run_1/verilog7.data/cache/verilog77_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/verilog7.data/cache/verilog77_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/pq208/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/pq208/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [D:/ilck/veilog7/verilog7/verilog77.ucf]
Finished Parsing UCF File [D:/ilck/veilog7/verilog7/verilog77.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 1a4eb261
startgroup
set_property package_pin P183 [get_ports {a[1]}]
endgroup
startgroup
set_property package_pin P182 [get_ports {a[0]}]
endgroup
startgroup
set_property package_pin P181 [get_ports {b[1]}]
endgroup
startgroup
set_property package_pin P180 [get_ports {b[0]}]
endgroup
startgroup
set_property package_pin P178 [get_ports {s[1]}]
endgroup
set_property package_pin "" [get_ports [list  {s[0]}]]
startgroup
set_property package_pin P161 [get_ports {s[1]}]
endgroup
startgroup
set_property package_pin P162 [get_ports {s[1]}]
endgroup
startgroup
set_property package_pin P161 [get_ports {s[0]}]
endgroup
startgroup
set_property package_pin P42 [get_ports {o[3]}]
endgroup
startgroup
set_property package_pin P43 [get_ports {o[2]}]
endgroup
set_property package_pin "" [get_ports [list  {o[0]}]]
startgroup
set_property package_pin P44 [get_ports {o[1]}]
endgroup
save_constraints
startgroup
set_property package_pin P45 [get_ports {o[0]}]
endgroup
startgroup
set_property package_pin P43 [get_ports {o[2]}]
endgroup
save_constraints
