
---------- Begin Simulation Statistics ----------
host_inst_rate                                 264012                       # Simulator instruction rate (inst/s)
host_mem_usage                                 403468                       # Number of bytes of host memory used
host_seconds                                    75.75                       # Real time elapsed on the host
host_tick_rate                              319164333                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.024178                       # Number of seconds simulated
sim_ticks                                 24178080500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2851878                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 46203.197839                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 29763.264525                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2356137                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    22904819500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.173830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               495741                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            182064                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9335992000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.109989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          313675                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1670212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 49635.494125                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 35585.564055                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1240199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   21343907735                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.257460                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              430013                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           221076                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   7435140997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.125096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         208937                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 61515.776904                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   6.881465                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           41072                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2526575989                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4522090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 47797.500454                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 32090.983362                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3596336                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     44248727235                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.204718                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                925754                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             403140                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  16771132997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.115569                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           522612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997813                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.760960                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4522090                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 47797.500454                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 32090.983362                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3596336                       # number of overall hits
system.cpu.dcache.overall_miss_latency    44248727235                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.204718                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               925754                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            403140                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  16771132997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.115569                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          522612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 521588                       # number of replacements
system.cpu.dcache.sampled_refs                 522612                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.760960                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3596336                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500267124000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   208529                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        2                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            2                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11595857                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 74631.578947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        67200                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11595800                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        4254000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   57                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      3696000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              55                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               207067.857143                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11595857                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 74631.578947                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        67200                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11595800                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         4254000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    57                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      3696000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               55                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.106279                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             54.414611                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11595857                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 74631.578947                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        67200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11595800                       # number of overall hits
system.cpu.icache.overall_miss_latency        4254000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   57                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      3696000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              55                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     56                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 54.414611                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11595800                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 2                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 91260.679462                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     25286052762                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                277075                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                   208937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     106746.520704                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 98135.820896                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                       156412                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           5606861000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.251392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      52525                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    7635                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      4405317000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.214849                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 44890                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     313733                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       119407.008699                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  112312.345953                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         260970                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             6300272000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.168178                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        52763                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      7725                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5057986500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.143546                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   45035                       # number of ReadReq MSHR misses
system.l2.Writeback_accesses                   208529                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       208529                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.122825                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      522670                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        113091.074007                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   105235.512927                       # average overall mshr miss latency
system.l2.demand_hits                          417382                       # number of demand (read+write) hits
system.l2.demand_miss_latency             11907133000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.201443                       # miss rate for demand accesses
system.l2.demand_misses                        105288                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      15360                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         9463303500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.172049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    89925                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.309441                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.346568                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5069.873843                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5678.171279                       # Average occupied blocks per context
system.l2.overall_accesses                     522670                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       113091.074007                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  94684.894447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         417382                       # number of overall hits
system.l2.overall_miss_latency            11907133000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.201443                       # miss rate for overall accesses
system.l2.overall_misses                       105288                       # number of overall misses
system.l2.overall_mshr_hits                     15360                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       34749356262                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.702164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  367000                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.406345                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        112588                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       321808                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       669245                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           302179                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        45225                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         355252                       # number of replacements
system.l2.sampled_refs                         366219                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10748.045122                       # Cycle average of tags in use
system.l2.total_refs                           411200                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           202708                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2247102                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2245642                       # DTB hits
system.switch_cpus.dtb.data_misses               1460                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1411189                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1410550                       # DTB read hits
system.switch_cpus.dtb.read_misses                639                       # DTB read misses
system.switch_cpus.dtb.write_accesses          835913                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              835092                       # DTB write hits
system.switch_cpus.dtb.write_misses               821                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10001463                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10001461                       # ITB hits
system.switch_cpus.itb.fetch_misses                 2                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 34468170                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2768258                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits          56076                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups        57585                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect          542                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted        57400                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups          57714                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches        53216                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       995785                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     10592677                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.944079                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.452339                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      9010231     85.06%     85.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       132537      1.25%     86.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       105727      1.00%     87.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        76795      0.72%     88.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        75087      0.71%     88.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        74686      0.71%     89.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        66918      0.63%     90.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        54911      0.52%     90.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       995785      9.40%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     10592677                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10000319                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1723297                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2766884                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts          541                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10000319                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2411030                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.388798                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.388798                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4986173                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved          313                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     16167289                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3381058                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2167617                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       454143                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        57828                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3176040                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3171246                       # DTB hits
system.switch_cpus_1.dtb.data_misses             4794                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2239592                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2237516                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             2076                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        936448                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            933730                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2718                       # DTB write misses
system.switch_cpus_1.fetch.Branches             57714                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1594394                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3825050                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         4531                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             16199769                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        400742                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.004156                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1594394                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches        56076                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.166459                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     11046820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.466464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.017553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        8816166     79.81%     79.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          34036      0.31%     80.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          82845      0.75%     80.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          34409      0.31%     81.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         115360      1.04%     82.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          21805      0.20%     82.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          73235      0.66%     83.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          64771      0.59%     83.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1804193     16.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     11046820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2841170                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches          54649                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop                 328                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.872970                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3910427                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1223616                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7102205                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11319376                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.837352                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5947047                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.815048                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11324335                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts          546                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        905600                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2716547                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       592587                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1228268                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12429037                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2686811                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       220661                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12123803                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        13400                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          126                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       454143                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        31975                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       824296                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       993231                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       184669                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          471                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.720047                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.720047                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3043386     24.65%     24.65% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult          315      0.00%     24.66% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     24.66% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2797939     22.67%     47.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     47.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     47.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      2342523     18.98%     66.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       238259      1.93%     68.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2697259     21.85%     90.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1224787      9.92%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12344468                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt      1059958                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.085865                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu            4      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1580      0.15%      0.15% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.15% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.15% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       772437     72.87%     73.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       274486     25.90%     98.92% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     98.92% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        10668      1.01%     99.93% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          783      0.07%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     11046820                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.117468                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.605502                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      6053100     54.79%     54.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1629471     14.75%     69.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1392008     12.60%     82.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       925645      8.38%     90.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       530790      4.80%     95.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       240439      2.18%     97.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       113741      1.03%     98.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       146763      1.33%     99.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        14863      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     11046820                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.888859                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12428709                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12344468                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2428523                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        24137                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       959556                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1594396                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1594394                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               2                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2716547                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1228268                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               13887990                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3337578                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8590498                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       193113                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3847894                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1621609                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        13550                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     22445980                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14259915                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     12279157                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1701585                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       454143                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1705619                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      3688557                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5602700                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 20580                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
