
OpelCAN_PMIC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004580  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08004640  08004640  00014640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004678  08004678  00020020  2**0
                  CONTENTS
  4 .ARM          00000000  08004678  08004678  00020020  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004678  08004678  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004678  08004678  00014678  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800467c  0800467c  0001467c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  20000000  08004680  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006d0  20000020  080046a0  00020020  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006f0  080046a0  000206f0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c2fc  00000000  00000000  0002008b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002312  00000000  00000000  0002c387  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000990  00000000  00000000  0002e6a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000746  00000000  00000000  0002f030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018e69  00000000  00000000  0002f776  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cc55  00000000  00000000  000485df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008b9ce  00000000  00000000  00055234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002020  00000000  00000000  000e0c04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000e2c24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000020 	.word	0x20000020
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004628 	.word	0x08004628

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000024 	.word	0x20000024
 8000104:	08004628 	.word	0x08004628

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <can_tx_set_hcan>:
uint8_t audio_album_len;

void _can_tx_send_msg(CAN_Tx_Msg_t *message);
void _can_tx_send_and_dequeue();

void can_tx_set_hcan(CAN_HandleTypeDef *hcan) {
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b083      	sub	sp, #12
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
	can_tx_hcan = *hcan;
 8000228:	4b0c      	ldr	r3, [pc, #48]	; (800025c <can_tx_set_hcan+0x3c>)
 800022a:	687a      	ldr	r2, [r7, #4]
 800022c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800022e:	c313      	stmia	r3!, {r0, r1, r4}
 8000230:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000232:	c313      	stmia	r3!, {r0, r1, r4}
 8000234:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000236:	c313      	stmia	r3!, {r0, r1, r4}
 8000238:	6812      	ldr	r2, [r2, #0]
 800023a:	601a      	str	r2, [r3, #0]

	TxHeader.ExtId = 0x01;
 800023c:	4b08      	ldr	r3, [pc, #32]	; (8000260 <can_tx_set_hcan+0x40>)
 800023e:	2201      	movs	r2, #1
 8000240:	605a      	str	r2, [r3, #4]
	TxHeader.IDE = CAN_ID_STD;
 8000242:	4b07      	ldr	r3, [pc, #28]	; (8000260 <can_tx_set_hcan+0x40>)
 8000244:	2200      	movs	r2, #0
 8000246:	609a      	str	r2, [r3, #8]
	TxHeader.RTR = CAN_RTR_DATA;
 8000248:	4b05      	ldr	r3, [pc, #20]	; (8000260 <can_tx_set_hcan+0x40>)
 800024a:	2200      	movs	r2, #0
 800024c:	60da      	str	r2, [r3, #12]
	TxHeader.TransmitGlobalTime = DISABLE;
 800024e:	4b04      	ldr	r3, [pc, #16]	; (8000260 <can_tx_set_hcan+0x40>)
 8000250:	2200      	movs	r2, #0
 8000252:	751a      	strb	r2, [r3, #20]
}
 8000254:	46c0      	nop			; (mov r8, r8)
 8000256:	46bd      	mov	sp, r7
 8000258:	b003      	add	sp, #12
 800025a:	bd90      	pop	{r4, r7, pc}
 800025c:	2000003c 	.word	0x2000003c
 8000260:	20000064 	.word	0x20000064

08000264 <can_tx_set_title>:

void can_tx_set_title(uint8_t *buf, uint8_t len) {
 8000264:	b580      	push	{r7, lr}
 8000266:	b082      	sub	sp, #8
 8000268:	af00      	add	r7, sp, #0
 800026a:	6078      	str	r0, [r7, #4]
 800026c:	000a      	movs	r2, r1
 800026e:	1cfb      	adds	r3, r7, #3
 8000270:	701a      	strb	r2, [r3, #0]
	memcpy(audio_title, buf, len);
 8000272:	1cfb      	adds	r3, r7, #3
 8000274:	781a      	ldrb	r2, [r3, #0]
 8000276:	6879      	ldr	r1, [r7, #4]
 8000278:	4b05      	ldr	r3, [pc, #20]	; (8000290 <can_tx_set_title+0x2c>)
 800027a:	0018      	movs	r0, r3
 800027c:	f004 f9ca 	bl	8004614 <memcpy>

	audio_title_len = len;
 8000280:	4b04      	ldr	r3, [pc, #16]	; (8000294 <can_tx_set_title+0x30>)
 8000282:	1cfa      	adds	r2, r7, #3
 8000284:	7812      	ldrb	r2, [r2, #0]
 8000286:	701a      	strb	r2, [r3, #0]
}
 8000288:	46c0      	nop			; (mov r8, r8)
 800028a:	46bd      	mov	sp, r7
 800028c:	b002      	add	sp, #8
 800028e:	bd80      	pop	{r7, pc}
 8000290:	2000020c 	.word	0x2000020c
 8000294:	2000028c 	.word	0x2000028c

08000298 <can_tx_set_artist>:

void can_tx_set_artist(uint8_t *buf, uint8_t len) {
 8000298:	b580      	push	{r7, lr}
 800029a:	b082      	sub	sp, #8
 800029c:	af00      	add	r7, sp, #0
 800029e:	6078      	str	r0, [r7, #4]
 80002a0:	000a      	movs	r2, r1
 80002a2:	1cfb      	adds	r3, r7, #3
 80002a4:	701a      	strb	r2, [r3, #0]
	memcpy(audio_artist, buf, len);
 80002a6:	1cfb      	adds	r3, r7, #3
 80002a8:	781a      	ldrb	r2, [r3, #0]
 80002aa:	6879      	ldr	r1, [r7, #4]
 80002ac:	4b05      	ldr	r3, [pc, #20]	; (80002c4 <can_tx_set_artist+0x2c>)
 80002ae:	0018      	movs	r0, r3
 80002b0:	f004 f9b0 	bl	8004614 <memcpy>

	audio_artist_len = len;
 80002b4:	4b04      	ldr	r3, [pc, #16]	; (80002c8 <can_tx_set_artist+0x30>)
 80002b6:	1cfa      	adds	r2, r7, #3
 80002b8:	7812      	ldrb	r2, [r2, #0]
 80002ba:	701a      	strb	r2, [r3, #0]
}
 80002bc:	46c0      	nop			; (mov r8, r8)
 80002be:	46bd      	mov	sp, r7
 80002c0:	b002      	add	sp, #8
 80002c2:	bd80      	pop	{r7, pc}
 80002c4:	20000290 	.word	0x20000290
 80002c8:	20000310 	.word	0x20000310

080002cc <can_tx_set_album>:

void can_tx_set_album(uint8_t *buf, uint8_t len) {
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b082      	sub	sp, #8
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	6078      	str	r0, [r7, #4]
 80002d4:	000a      	movs	r2, r1
 80002d6:	1cfb      	adds	r3, r7, #3
 80002d8:	701a      	strb	r2, [r3, #0]
	memcpy(audio_album, buf, len);
 80002da:	1cfb      	adds	r3, r7, #3
 80002dc:	781a      	ldrb	r2, [r3, #0]
 80002de:	6879      	ldr	r1, [r7, #4]
 80002e0:	4b05      	ldr	r3, [pc, #20]	; (80002f8 <can_tx_set_album+0x2c>)
 80002e2:	0018      	movs	r0, r3
 80002e4:	f004 f996 	bl	8004614 <memcpy>

	audio_album_len = len;
 80002e8:	4b04      	ldr	r3, [pc, #16]	; (80002fc <can_tx_set_album+0x30>)
 80002ea:	1cfa      	adds	r2, r7, #3
 80002ec:	7812      	ldrb	r2, [r2, #0]
 80002ee:	701a      	strb	r2, [r3, #0]
}
 80002f0:	46c0      	nop			; (mov r8, r8)
 80002f2:	46bd      	mov	sp, r7
 80002f4:	b002      	add	sp, #8
 80002f6:	bd80      	pop	{r7, pc}
 80002f8:	20000314 	.word	0x20000314
 80002fc:	20000394 	.word	0x20000394

08000300 <can_tx_send_packet>:

void can_tx_send_packet(uint32_t id, uint8_t *data, uint8_t len) {
 8000300:	b590      	push	{r4, r7, lr}
 8000302:	b08b      	sub	sp, #44	; 0x2c
 8000304:	af00      	add	r7, sp, #0
 8000306:	60f8      	str	r0, [r7, #12]
 8000308:	60b9      	str	r1, [r7, #8]
 800030a:	1dfb      	adds	r3, r7, #7
 800030c:	701a      	strb	r2, [r3, #0]
	if (can_tx_head == can_tx_tail && can_tx_cts) {
 800030e:	4b33      	ldr	r3, [pc, #204]	; (80003dc <can_tx_send_packet+0xdc>)
 8000310:	781a      	ldrb	r2, [r3, #0]
 8000312:	4b33      	ldr	r3, [pc, #204]	; (80003e0 <can_tx_send_packet+0xe0>)
 8000314:	781b      	ldrb	r3, [r3, #0]
 8000316:	429a      	cmp	r2, r3
 8000318:	d121      	bne.n	800035e <can_tx_send_packet+0x5e>
 800031a:	4b32      	ldr	r3, [pc, #200]	; (80003e4 <can_tx_send_packet+0xe4>)
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	2b00      	cmp	r3, #0
 8000320:	d01d      	beq.n	800035e <can_tx_send_packet+0x5e>
		CAN_Tx_Msg_t msg = { .id = id, .len = len };
 8000322:	2414      	movs	r4, #20
 8000324:	193b      	adds	r3, r7, r4
 8000326:	0018      	movs	r0, r3
 8000328:	2310      	movs	r3, #16
 800032a:	001a      	movs	r2, r3
 800032c:	2100      	movs	r1, #0
 800032e:	f004 f944 	bl	80045ba <memset>
 8000332:	0020      	movs	r0, r4
 8000334:	183b      	adds	r3, r7, r0
 8000336:	68fa      	ldr	r2, [r7, #12]
 8000338:	601a      	str	r2, [r3, #0]
 800033a:	183b      	adds	r3, r7, r0
 800033c:	1dfa      	adds	r2, r7, #7
 800033e:	7812      	ldrb	r2, [r2, #0]
 8000340:	731a      	strb	r2, [r3, #12]

		memcpy(msg.data, data, len);
 8000342:	1dfb      	adds	r3, r7, #7
 8000344:	781a      	ldrb	r2, [r3, #0]
 8000346:	68b9      	ldr	r1, [r7, #8]
 8000348:	0004      	movs	r4, r0
 800034a:	183b      	adds	r3, r7, r0
 800034c:	3304      	adds	r3, #4
 800034e:	0018      	movs	r0, r3
 8000350:	f004 f960 	bl	8004614 <memcpy>

		_can_tx_send_msg(&msg);
 8000354:	193b      	adds	r3, r7, r4
 8000356:	0018      	movs	r0, r3
 8000358:	f000 f872 	bl	8000440 <_can_tx_send_msg>
 800035c:	e03b      	b.n	80003d6 <can_tx_send_packet+0xd6>
		return;
	}

	uint8_t next;

	next = can_tx_head + 1; // next is where head will point to after this write.
 800035e:	4b1f      	ldr	r3, [pc, #124]	; (80003dc <can_tx_send_packet+0xdc>)
 8000360:	781a      	ldrb	r2, [r3, #0]
 8000362:	2127      	movs	r1, #39	; 0x27
 8000364:	187b      	adds	r3, r7, r1
 8000366:	3201      	adds	r2, #1
 8000368:	701a      	strb	r2, [r3, #0]
	if (next >= CAN_MAILBOX_LENGTH)
 800036a:	187b      	adds	r3, r7, r1
 800036c:	781b      	ldrb	r3, [r3, #0]
 800036e:	2b17      	cmp	r3, #23
 8000370:	d902      	bls.n	8000378 <can_tx_send_packet+0x78>
		next = 0;
 8000372:	187b      	adds	r3, r7, r1
 8000374:	2200      	movs	r2, #0
 8000376:	701a      	strb	r2, [r3, #0]

	if (next == can_tx_tail) // if the head + 1 == tail, circular buffer is full
 8000378:	4b19      	ldr	r3, [pc, #100]	; (80003e0 <can_tx_send_packet+0xe0>)
 800037a:	781b      	ldrb	r3, [r3, #0]
 800037c:	2427      	movs	r4, #39	; 0x27
 800037e:	193a      	adds	r2, r7, r4
 8000380:	7812      	ldrb	r2, [r2, #0]
 8000382:	429a      	cmp	r2, r3
 8000384:	d026      	beq.n	80003d4 <can_tx_send_packet+0xd4>
		return;

	can_tx_mailbox[can_tx_head].id = id;
 8000386:	4b15      	ldr	r3, [pc, #84]	; (80003dc <can_tx_send_packet+0xdc>)
 8000388:	781b      	ldrb	r3, [r3, #0]
 800038a:	001a      	movs	r2, r3
 800038c:	4b16      	ldr	r3, [pc, #88]	; (80003e8 <can_tx_send_packet+0xe8>)
 800038e:	0112      	lsls	r2, r2, #4
 8000390:	68f9      	ldr	r1, [r7, #12]
 8000392:	50d1      	str	r1, [r2, r3]
	can_tx_mailbox[can_tx_head].len = len;
 8000394:	4b11      	ldr	r3, [pc, #68]	; (80003dc <can_tx_send_packet+0xdc>)
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	4a13      	ldr	r2, [pc, #76]	; (80003e8 <can_tx_send_packet+0xe8>)
 800039a:	011b      	lsls	r3, r3, #4
 800039c:	18d3      	adds	r3, r2, r3
 800039e:	330c      	adds	r3, #12
 80003a0:	1dfa      	adds	r2, r7, #7
 80003a2:	7812      	ldrb	r2, [r2, #0]
 80003a4:	701a      	strb	r2, [r3, #0]
	memcpy(can_tx_mailbox[can_tx_head].data, data, len);
 80003a6:	4b0d      	ldr	r3, [pc, #52]	; (80003dc <can_tx_send_packet+0xdc>)
 80003a8:	781b      	ldrb	r3, [r3, #0]
 80003aa:	011a      	lsls	r2, r3, #4
 80003ac:	4b0e      	ldr	r3, [pc, #56]	; (80003e8 <can_tx_send_packet+0xe8>)
 80003ae:	18d3      	adds	r3, r2, r3
 80003b0:	1d18      	adds	r0, r3, #4
 80003b2:	1dfb      	adds	r3, r7, #7
 80003b4:	781a      	ldrb	r2, [r3, #0]
 80003b6:	68bb      	ldr	r3, [r7, #8]
 80003b8:	0019      	movs	r1, r3
 80003ba:	f004 f92b 	bl	8004614 <memcpy>

	can_tx_head = next;
 80003be:	4b07      	ldr	r3, [pc, #28]	; (80003dc <can_tx_send_packet+0xdc>)
 80003c0:	193a      	adds	r2, r7, r4
 80003c2:	7812      	ldrb	r2, [r2, #0]
 80003c4:	701a      	strb	r2, [r3, #0]

	if (can_tx_cts) {
 80003c6:	4b07      	ldr	r3, [pc, #28]	; (80003e4 <can_tx_send_packet+0xe4>)
 80003c8:	781b      	ldrb	r3, [r3, #0]
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d003      	beq.n	80003d6 <can_tx_send_packet+0xd6>
		_can_tx_send_and_dequeue();
 80003ce:	f000 f80d 	bl	80003ec <_can_tx_send_and_dequeue>
 80003d2:	e000      	b.n	80003d6 <can_tx_send_packet+0xd6>
		return;
 80003d4:	46c0      	nop			; (mov r8, r8)
	}
}
 80003d6:	46bd      	mov	sp, r7
 80003d8:	b00b      	add	sp, #44	; 0x2c
 80003da:	bd90      	pop	{r4, r7, pc}
 80003dc:	20000208 	.word	0x20000208
 80003e0:	20000209 	.word	0x20000209
 80003e4:	20000000 	.word	0x20000000
 80003e8:	20000088 	.word	0x20000088

080003ec <_can_tx_send_and_dequeue>:

void _can_tx_send_and_dequeue() {
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b082      	sub	sp, #8
 80003f0:	af00      	add	r7, sp, #0
	int next;

	if (can_tx_head == can_tx_tail)  // if the head == tail, we don't have any data
 80003f2:	4b10      	ldr	r3, [pc, #64]	; (8000434 <_can_tx_send_and_dequeue+0x48>)
 80003f4:	781a      	ldrb	r2, [r3, #0]
 80003f6:	4b10      	ldr	r3, [pc, #64]	; (8000438 <_can_tx_send_and_dequeue+0x4c>)
 80003f8:	781b      	ldrb	r3, [r3, #0]
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d015      	beq.n	800042a <_can_tx_send_and_dequeue+0x3e>
		return;

	next = can_tx_tail + 1;  // next is where tail will point to after this read.
 80003fe:	4b0e      	ldr	r3, [pc, #56]	; (8000438 <_can_tx_send_and_dequeue+0x4c>)
 8000400:	781b      	ldrb	r3, [r3, #0]
 8000402:	3301      	adds	r3, #1
 8000404:	607b      	str	r3, [r7, #4]
	if (next >= CAN_MAILBOX_LENGTH)
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	2b17      	cmp	r3, #23
 800040a:	dd01      	ble.n	8000410 <_can_tx_send_and_dequeue+0x24>
		next = 0;
 800040c:	2300      	movs	r3, #0
 800040e:	607b      	str	r3, [r7, #4]

	_can_tx_send_msg(&can_tx_mailbox[can_tx_tail]);  // Read data and then move
 8000410:	4b09      	ldr	r3, [pc, #36]	; (8000438 <_can_tx_send_and_dequeue+0x4c>)
 8000412:	781b      	ldrb	r3, [r3, #0]
 8000414:	011a      	lsls	r2, r3, #4
 8000416:	4b09      	ldr	r3, [pc, #36]	; (800043c <_can_tx_send_and_dequeue+0x50>)
 8000418:	18d3      	adds	r3, r2, r3
 800041a:	0018      	movs	r0, r3
 800041c:	f000 f810 	bl	8000440 <_can_tx_send_msg>
	can_tx_tail = next;
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	b2da      	uxtb	r2, r3
 8000424:	4b04      	ldr	r3, [pc, #16]	; (8000438 <_can_tx_send_and_dequeue+0x4c>)
 8000426:	701a      	strb	r2, [r3, #0]
 8000428:	e000      	b.n	800042c <_can_tx_send_and_dequeue+0x40>
		return;
 800042a:	46c0      	nop			; (mov r8, r8)
}
 800042c:	46bd      	mov	sp, r7
 800042e:	b002      	add	sp, #8
 8000430:	bd80      	pop	{r7, pc}
 8000432:	46c0      	nop			; (mov r8, r8)
 8000434:	20000208 	.word	0x20000208
 8000438:	20000209 	.word	0x20000209
 800043c:	20000088 	.word	0x20000088

08000440 <_can_tx_send_msg>:

void _can_tx_send_msg(CAN_Tx_Msg_t *message) {
 8000440:	b580      	push	{r7, lr}
 8000442:	b082      	sub	sp, #8
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
	can_tx_cts = false;
 8000448:	4b11      	ldr	r3, [pc, #68]	; (8000490 <_can_tx_send_msg+0x50>)
 800044a:	2200      	movs	r2, #0
 800044c:	701a      	strb	r2, [r3, #0]
	TxHeader.StdId = message->id;
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	681a      	ldr	r2, [r3, #0]
 8000452:	4b10      	ldr	r3, [pc, #64]	; (8000494 <_can_tx_send_msg+0x54>)
 8000454:	601a      	str	r2, [r3, #0]
	TxHeader.DLC = message->len;
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	7b1b      	ldrb	r3, [r3, #12]
 800045a:	001a      	movs	r2, r3
 800045c:	4b0d      	ldr	r3, [pc, #52]	; (8000494 <_can_tx_send_msg+0x54>)
 800045e:	611a      	str	r2, [r3, #16]

	memcpy(TxData, message->data, message->len);
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	1d19      	adds	r1, r3, #4
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	7b1b      	ldrb	r3, [r3, #12]
 8000468:	001a      	movs	r2, r3
 800046a:	4b0b      	ldr	r3, [pc, #44]	; (8000498 <_can_tx_send_msg+0x58>)
 800046c:	0018      	movs	r0, r3
 800046e:	f004 f8d1 	bl	8004614 <memcpy>

	if (HAL_CAN_AddTxMessage(&can_tx_hcan, &TxHeader, TxData, &TxMailbox)
 8000472:	4b0a      	ldr	r3, [pc, #40]	; (800049c <_can_tx_send_msg+0x5c>)
 8000474:	4a08      	ldr	r2, [pc, #32]	; (8000498 <_can_tx_send_msg+0x58>)
 8000476:	4907      	ldr	r1, [pc, #28]	; (8000494 <_can_tx_send_msg+0x54>)
 8000478:	4809      	ldr	r0, [pc, #36]	; (80004a0 <_can_tx_send_msg+0x60>)
 800047a:	f001 f8e3 	bl	8001644 <HAL_CAN_AddTxMessage>
 800047e:	1e03      	subs	r3, r0, #0
 8000480:	d001      	beq.n	8000486 <_can_tx_send_msg+0x46>
			!= HAL_OK) {
		Error_Handler();
 8000482:	f000 fc63 	bl	8000d4c <Error_Handler>
	}
}
 8000486:	46c0      	nop			; (mov r8, r8)
 8000488:	46bd      	mov	sp, r7
 800048a:	b002      	add	sp, #8
 800048c:	bd80      	pop	{r7, pc}
 800048e:	46c0      	nop			; (mov r8, r8)
 8000490:	20000000 	.word	0x20000000
 8000494:	20000064 	.word	0x20000064
 8000498:	2000007c 	.word	0x2000007c
 800049c:	20000084 	.word	0x20000084
 80004a0:	2000003c 	.word	0x2000003c

080004a4 <HAL_CAN_TxMailbox0CompleteCallback>:



void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan) {
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b082      	sub	sp, #8
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
	can_tx_cts = true;
 80004ac:	4b04      	ldr	r3, [pc, #16]	; (80004c0 <HAL_CAN_TxMailbox0CompleteCallback+0x1c>)
 80004ae:	2201      	movs	r2, #1
 80004b0:	701a      	strb	r2, [r3, #0]
	_can_tx_send_and_dequeue();
 80004b2:	f7ff ff9b 	bl	80003ec <_can_tx_send_and_dequeue>
}
 80004b6:	46c0      	nop			; (mov r8, r8)
 80004b8:	46bd      	mov	sp, r7
 80004ba:	b002      	add	sp, #8
 80004bc:	bd80      	pop	{r7, pc}
 80004be:	46c0      	nop			; (mov r8, r8)
 80004c0:	20000000 	.word	0x20000000

080004c4 <circ_buf_push_bytes>:
	c->buffer[c->head] = data;  // Load data and then move
	c->head = next;             // head to next data offset.
	return 0;  // return success to indicate successful push.
}

int circ_buf_push_bytes(circ_buf_t *c, uint8_t *data, int size) {
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b08a      	sub	sp, #40	; 0x28
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	60f8      	str	r0, [r7, #12]
 80004cc:	60b9      	str	r1, [r7, #8]
 80004ce:	607a      	str	r2, [r7, #4]
	if (size > c->maxlen) {
 80004d0:	68fb      	ldr	r3, [r7, #12]
 80004d2:	68db      	ldr	r3, [r3, #12]
 80004d4:	687a      	ldr	r2, [r7, #4]
 80004d6:	429a      	cmp	r2, r3
 80004d8:	dd02      	ble.n	80004e0 <circ_buf_push_bytes+0x1c>
		return -1;
 80004da:	2301      	movs	r3, #1
 80004dc:	425b      	negs	r3, r3
 80004de:	e06c      	b.n	80005ba <circ_buf_push_bytes+0xf6>
	}

	int sizeToWrite = size;
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	627b      	str	r3, [r7, #36]	; 0x24

	int maxSize = 0;
 80004e4:	2300      	movs	r3, #0
 80004e6:	623b      	str	r3, [r7, #32]
	if (c->tail > c-> head) {
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	689a      	ldr	r2, [r3, #8]
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	685b      	ldr	r3, [r3, #4]
 80004f0:	429a      	cmp	r2, r3
 80004f2:	dd07      	ble.n	8000504 <circ_buf_push_bytes+0x40>
		maxSize = c->tail - c->head - 1;
 80004f4:	68fb      	ldr	r3, [r7, #12]
 80004f6:	689a      	ldr	r2, [r3, #8]
 80004f8:	68fb      	ldr	r3, [r7, #12]
 80004fa:	685b      	ldr	r3, [r3, #4]
 80004fc:	1ad3      	subs	r3, r2, r3
 80004fe:	3b01      	subs	r3, #1
 8000500:	623b      	str	r3, [r7, #32]
 8000502:	e009      	b.n	8000518 <circ_buf_push_bytes+0x54>
	}
	else {
		maxSize = c->maxlen - c->head + c->tail - 1;
 8000504:	68fb      	ldr	r3, [r7, #12]
 8000506:	68da      	ldr	r2, [r3, #12]
 8000508:	68fb      	ldr	r3, [r7, #12]
 800050a:	685b      	ldr	r3, [r3, #4]
 800050c:	1ad2      	subs	r2, r2, r3
 800050e:	68fb      	ldr	r3, [r7, #12]
 8000510:	689b      	ldr	r3, [r3, #8]
 8000512:	18d3      	adds	r3, r2, r3
 8000514:	3b01      	subs	r3, #1
 8000516:	623b      	str	r3, [r7, #32]
	}

	if (maxSize < sizeToWrite)
 8000518:	6a3a      	ldr	r2, [r7, #32]
 800051a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800051c:	429a      	cmp	r2, r3
 800051e:	da01      	bge.n	8000524 <circ_buf_push_bytes+0x60>
		sizeToWrite = maxSize;
 8000520:	6a3b      	ldr	r3, [r7, #32]
 8000522:	627b      	str	r3, [r7, #36]	; 0x24

	int firstBatch = 0;
 8000524:	2300      	movs	r3, #0
 8000526:	61fb      	str	r3, [r7, #28]
	int secondBatch = 0;
 8000528:	2300      	movs	r3, #0
 800052a:	61bb      	str	r3, [r7, #24]

	if (c->head + sizeToWrite > c->maxlen) {
 800052c:	68fb      	ldr	r3, [r7, #12]
 800052e:	685a      	ldr	r2, [r3, #4]
 8000530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000532:	18d2      	adds	r2, r2, r3
 8000534:	68fb      	ldr	r3, [r7, #12]
 8000536:	68db      	ldr	r3, [r3, #12]
 8000538:	429a      	cmp	r2, r3
 800053a:	dd0a      	ble.n	8000552 <circ_buf_push_bytes+0x8e>
		firstBatch = c->maxlen - c->head;
 800053c:	68fb      	ldr	r3, [r7, #12]
 800053e:	68da      	ldr	r2, [r3, #12]
 8000540:	68fb      	ldr	r3, [r7, #12]
 8000542:	685b      	ldr	r3, [r3, #4]
 8000544:	1ad3      	subs	r3, r2, r3
 8000546:	61fb      	str	r3, [r7, #28]
		secondBatch = sizeToWrite - firstBatch;
 8000548:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800054a:	69fb      	ldr	r3, [r7, #28]
 800054c:	1ad3      	subs	r3, r2, r3
 800054e:	61bb      	str	r3, [r7, #24]
 8000550:	e001      	b.n	8000556 <circ_buf_push_bytes+0x92>
	} else {
		firstBatch = sizeToWrite;
 8000552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000554:	61fb      	str	r3, [r7, #28]
	}

	int data_ix = 0;
 8000556:	2300      	movs	r3, #0
 8000558:	617b      	str	r3, [r7, #20]
	memcpy(c->buffer + c->head, data, firstBatch);
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	681a      	ldr	r2, [r3, #0]
 800055e:	68fb      	ldr	r3, [r7, #12]
 8000560:	685b      	ldr	r3, [r3, #4]
 8000562:	18d3      	adds	r3, r2, r3
 8000564:	69fa      	ldr	r2, [r7, #28]
 8000566:	68b9      	ldr	r1, [r7, #8]
 8000568:	0018      	movs	r0, r3
 800056a:	f004 f853 	bl	8004614 <memcpy>
	c->head += firstBatch;
 800056e:	68fb      	ldr	r3, [r7, #12]
 8000570:	685a      	ldr	r2, [r3, #4]
 8000572:	69fb      	ldr	r3, [r7, #28]
 8000574:	18d2      	adds	r2, r2, r3
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	605a      	str	r2, [r3, #4]
	data_ix += firstBatch;
 800057a:	697a      	ldr	r2, [r7, #20]
 800057c:	69fb      	ldr	r3, [r7, #28]
 800057e:	18d3      	adds	r3, r2, r3
 8000580:	617b      	str	r3, [r7, #20]

	if (c->head >= c->maxlen)
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	685a      	ldr	r2, [r3, #4]
 8000586:	68fb      	ldr	r3, [r7, #12]
 8000588:	68db      	ldr	r3, [r3, #12]
 800058a:	429a      	cmp	r2, r3
 800058c:	db02      	blt.n	8000594 <circ_buf_push_bytes+0xd0>
		c->head = 0;
 800058e:	68fb      	ldr	r3, [r7, #12]
 8000590:	2200      	movs	r2, #0
 8000592:	605a      	str	r2, [r3, #4]

	if (secondBatch > 0) {
 8000594:	69bb      	ldr	r3, [r7, #24]
 8000596:	2b00      	cmp	r3, #0
 8000598:	dd0e      	ble.n	80005b8 <circ_buf_push_bytes+0xf4>
		memcpy(c->buffer, data + data_ix, secondBatch);
 800059a:	68fb      	ldr	r3, [r7, #12]
 800059c:	6818      	ldr	r0, [r3, #0]
 800059e:	697b      	ldr	r3, [r7, #20]
 80005a0:	68ba      	ldr	r2, [r7, #8]
 80005a2:	18d3      	adds	r3, r2, r3
 80005a4:	69ba      	ldr	r2, [r7, #24]
 80005a6:	0019      	movs	r1, r3
 80005a8:	f004 f834 	bl	8004614 <memcpy>
		c->head += secondBatch;
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	685a      	ldr	r2, [r3, #4]
 80005b0:	69bb      	ldr	r3, [r7, #24]
 80005b2:	18d2      	adds	r2, r2, r3
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	605a      	str	r2, [r3, #4]
	}

	return sizeToWrite;
 80005b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80005ba:	0018      	movs	r0, r3
 80005bc:	46bd      	mov	sp, r7
 80005be:	b00a      	add	sp, #40	; 0x28
 80005c0:	bd80      	pop	{r7, pc}

080005c2 <circ_buf_pop>:

int circ_buf_pop(circ_buf_t *c) {
 80005c2:	b580      	push	{r7, lr}
 80005c4:	b084      	sub	sp, #16
 80005c6:	af00      	add	r7, sp, #0
 80005c8:	6078      	str	r0, [r7, #4]
	int next;

	if (c->head == c->tail)  // if the head == tail, we don't have any data
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	685a      	ldr	r2, [r3, #4]
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	689b      	ldr	r3, [r3, #8]
 80005d2:	429a      	cmp	r2, r3
 80005d4:	d102      	bne.n	80005dc <circ_buf_pop+0x1a>
		return -1;
 80005d6:	2301      	movs	r3, #1
 80005d8:	425b      	negs	r3, r3
 80005da:	e018      	b.n	800060e <circ_buf_pop+0x4c>

	next = c->tail + 1;  // next is where tail will point to after this read.
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	689b      	ldr	r3, [r3, #8]
 80005e0:	3301      	adds	r3, #1
 80005e2:	60fb      	str	r3, [r7, #12]
	if (next >= c->maxlen)
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	68db      	ldr	r3, [r3, #12]
 80005e8:	68fa      	ldr	r2, [r7, #12]
 80005ea:	429a      	cmp	r2, r3
 80005ec:	db01      	blt.n	80005f2 <circ_buf_pop+0x30>
		next = 0;
 80005ee:	2300      	movs	r3, #0
 80005f0:	60fb      	str	r3, [r7, #12]

	uint8_t val = c->buffer[c->tail];  // Read data and then move
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	681a      	ldr	r2, [r3, #0]
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	689b      	ldr	r3, [r3, #8]
 80005fa:	18d2      	adds	r2, r2, r3
 80005fc:	210b      	movs	r1, #11
 80005fe:	187b      	adds	r3, r7, r1
 8000600:	7812      	ldrb	r2, [r2, #0]
 8000602:	701a      	strb	r2, [r3, #0]
	c->tail = next;              // tail to next offset.
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	68fa      	ldr	r2, [r7, #12]
 8000608:	609a      	str	r2, [r3, #8]
	return val;  // return success to indicate successful push.
 800060a:	187b      	adds	r3, r7, r1
 800060c:	781b      	ldrb	r3, [r3, #0]
}
 800060e:	0018      	movs	r0, r3
 8000610:	46bd      	mov	sp, r7
 8000612:	b004      	add	sp, #16
 8000614:	bd80      	pop	{r7, pc}
	...

08000618 <esp_reset>:
uint8_t msgCnt = 0;

void _esp_parse_command();
void _esp_process_uart_byte(uint8_t data);

void esp_reset() {
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
	mode = UART_MODE_RESET;
 800061c:	4b02      	ldr	r3, [pc, #8]	; (8000628 <esp_reset+0x10>)
 800061e:	22fe      	movs	r2, #254	; 0xfe
 8000620:	701a      	strb	r2, [r3, #0]
}
 8000622:	46c0      	nop			; (mov r8, r8)
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	20000001 	.word	0x20000001

0800062c <esp_receive_uart>:

void esp_receive_uart() {
 800062c:	b580      	push	{r7, lr}
 800062e:	b084      	sub	sp, #16
 8000630:	af00      	add	r7, sp, #0
	int available = uart_data_available();
 8000632:	f000 fce7 	bl	8001004 <uart_data_available>
 8000636:	0003      	movs	r3, r0
 8000638:	60bb      	str	r3, [r7, #8]
	if (available) {
 800063a:	68bb      	ldr	r3, [r7, #8]
 800063c:	2b00      	cmp	r3, #0
 800063e:	d031      	beq.n	80006a4 <esp_receive_uart+0x78>
		uint8_t txdata2[5] = { mode, command, size >> 8 & 0xFF, size & 0xFF, text_ix };
 8000640:	4b1a      	ldr	r3, [pc, #104]	; (80006ac <esp_receive_uart+0x80>)
 8000642:	781a      	ldrb	r2, [r3, #0]
 8000644:	003b      	movs	r3, r7
 8000646:	701a      	strb	r2, [r3, #0]
 8000648:	4b19      	ldr	r3, [pc, #100]	; (80006b0 <esp_receive_uart+0x84>)
 800064a:	781a      	ldrb	r2, [r3, #0]
 800064c:	003b      	movs	r3, r7
 800064e:	705a      	strb	r2, [r3, #1]
 8000650:	4b18      	ldr	r3, [pc, #96]	; (80006b4 <esp_receive_uart+0x88>)
 8000652:	881b      	ldrh	r3, [r3, #0]
 8000654:	0a1b      	lsrs	r3, r3, #8
 8000656:	b29b      	uxth	r3, r3
 8000658:	b2da      	uxtb	r2, r3
 800065a:	003b      	movs	r3, r7
 800065c:	709a      	strb	r2, [r3, #2]
 800065e:	4b15      	ldr	r3, [pc, #84]	; (80006b4 <esp_receive_uart+0x88>)
 8000660:	881b      	ldrh	r3, [r3, #0]
 8000662:	b2da      	uxtb	r2, r3
 8000664:	003b      	movs	r3, r7
 8000666:	70da      	strb	r2, [r3, #3]
 8000668:	4b13      	ldr	r3, [pc, #76]	; (80006b8 <esp_receive_uart+0x8c>)
 800066a:	781a      	ldrb	r2, [r3, #0]
 800066c:	003b      	movs	r3, r7
 800066e:	711a      	strb	r2, [r3, #4]
		can_tx_send_packet(0x001, txdata2, 5);
 8000670:	003b      	movs	r3, r7
 8000672:	2205      	movs	r2, #5
 8000674:	0019      	movs	r1, r3
 8000676:	2001      	movs	r0, #1
 8000678:	f7ff fe42 	bl	8000300 <can_tx_send_packet>

		for (int i = 0; i < available; i++) {
 800067c:	2300      	movs	r3, #0
 800067e:	60fb      	str	r3, [r7, #12]
 8000680:	e00c      	b.n	800069c <esp_receive_uart+0x70>
			uint8_t value = uart_get_byte() & 0xFF;
 8000682:	f000 fcdb 	bl	800103c <uart_get_byte>
 8000686:	0002      	movs	r2, r0
 8000688:	1dfb      	adds	r3, r7, #7
 800068a:	701a      	strb	r2, [r3, #0]
			_esp_process_uart_byte(value);
 800068c:	1dfb      	adds	r3, r7, #7
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	0018      	movs	r0, r3
 8000692:	f000 f813 	bl	80006bc <_esp_process_uart_byte>
		for (int i = 0; i < available; i++) {
 8000696:	68fb      	ldr	r3, [r7, #12]
 8000698:	3301      	adds	r3, #1
 800069a:	60fb      	str	r3, [r7, #12]
 800069c:	68fa      	ldr	r2, [r7, #12]
 800069e:	68bb      	ldr	r3, [r7, #8]
 80006a0:	429a      	cmp	r2, r3
 80006a2:	dbee      	blt.n	8000682 <esp_receive_uart+0x56>
		}
	}
}
 80006a4:	46c0      	nop			; (mov r8, r8)
 80006a6:	46bd      	mov	sp, r7
 80006a8:	b004      	add	sp, #16
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	20000001 	.word	0x20000001
 80006b0:	20000396 	.word	0x20000396
 80006b4:	2000039c 	.word	0x2000039c
 80006b8:	20000420 	.word	0x20000420

080006bc <_esp_process_uart_byte>:

void _esp_process_uart_byte(uint8_t value) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	0002      	movs	r2, r0
 80006c4:	1dfb      	adds	r3, r7, #7
 80006c6:	701a      	strb	r2, [r3, #0]
	if (mode == UART_MODE_RESET) {
 80006c8:	4b5c      	ldr	r3, [pc, #368]	; (800083c <_esp_process_uart_byte+0x180>)
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	2bfe      	cmp	r3, #254	; 0xfe
 80006ce:	d151      	bne.n	8000774 <_esp_process_uart_byte+0xb8>
		if (reset_ix == 0) {
 80006d0:	4b5b      	ldr	r3, [pc, #364]	; (8000840 <_esp_process_uart_byte+0x184>)
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d10a      	bne.n	80006ee <_esp_process_uart_byte+0x32>
			if (value == 0xAA)
 80006d8:	1dfb      	adds	r3, r7, #7
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	2baa      	cmp	r3, #170	; 0xaa
 80006de:	d13e      	bne.n	800075e <_esp_process_uart_byte+0xa2>
				reset_ix++;
 80006e0:	4b57      	ldr	r3, [pc, #348]	; (8000840 <_esp_process_uart_byte+0x184>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	3301      	adds	r3, #1
 80006e6:	b2da      	uxtb	r2, r3
 80006e8:	4b55      	ldr	r3, [pc, #340]	; (8000840 <_esp_process_uart_byte+0x184>)
 80006ea:	701a      	strb	r2, [r3, #0]
 80006ec:	e037      	b.n	800075e <_esp_process_uart_byte+0xa2>
		} else if (reset_ix == 1) {
 80006ee:	4b54      	ldr	r3, [pc, #336]	; (8000840 <_esp_process_uart_byte+0x184>)
 80006f0:	781b      	ldrb	r3, [r3, #0]
 80006f2:	2b01      	cmp	r3, #1
 80006f4:	d10e      	bne.n	8000714 <_esp_process_uart_byte+0x58>
			if (value == 0xFF)
 80006f6:	1dfb      	adds	r3, r7, #7
 80006f8:	781b      	ldrb	r3, [r3, #0]
 80006fa:	2bff      	cmp	r3, #255	; 0xff
 80006fc:	d106      	bne.n	800070c <_esp_process_uart_byte+0x50>
				reset_ix++;
 80006fe:	4b50      	ldr	r3, [pc, #320]	; (8000840 <_esp_process_uart_byte+0x184>)
 8000700:	781b      	ldrb	r3, [r3, #0]
 8000702:	3301      	adds	r3, #1
 8000704:	b2da      	uxtb	r2, r3
 8000706:	4b4e      	ldr	r3, [pc, #312]	; (8000840 <_esp_process_uart_byte+0x184>)
 8000708:	701a      	strb	r2, [r3, #0]
 800070a:	e028      	b.n	800075e <_esp_process_uart_byte+0xa2>
			else
				reset_ix = 0;
 800070c:	4b4c      	ldr	r3, [pc, #304]	; (8000840 <_esp_process_uart_byte+0x184>)
 800070e:	2200      	movs	r2, #0
 8000710:	701a      	strb	r2, [r3, #0]
 8000712:	e024      	b.n	800075e <_esp_process_uart_byte+0xa2>
		} else if (reset_ix == 2) {
 8000714:	4b4a      	ldr	r3, [pc, #296]	; (8000840 <_esp_process_uart_byte+0x184>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	2b02      	cmp	r3, #2
 800071a:	d10e      	bne.n	800073a <_esp_process_uart_byte+0x7e>
			if (value == 0x55)
 800071c:	1dfb      	adds	r3, r7, #7
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	2b55      	cmp	r3, #85	; 0x55
 8000722:	d106      	bne.n	8000732 <_esp_process_uart_byte+0x76>
				reset_ix++;
 8000724:	4b46      	ldr	r3, [pc, #280]	; (8000840 <_esp_process_uart_byte+0x184>)
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	3301      	adds	r3, #1
 800072a:	b2da      	uxtb	r2, r3
 800072c:	4b44      	ldr	r3, [pc, #272]	; (8000840 <_esp_process_uart_byte+0x184>)
 800072e:	701a      	strb	r2, [r3, #0]
 8000730:	e015      	b.n	800075e <_esp_process_uart_byte+0xa2>
			else
				reset_ix = 0;
 8000732:	4b43      	ldr	r3, [pc, #268]	; (8000840 <_esp_process_uart_byte+0x184>)
 8000734:	2200      	movs	r2, #0
 8000736:	701a      	strb	r2, [r3, #0]
 8000738:	e011      	b.n	800075e <_esp_process_uart_byte+0xa2>
		} else if (reset_ix == 3) {
 800073a:	4b41      	ldr	r3, [pc, #260]	; (8000840 <_esp_process_uart_byte+0x184>)
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	2b03      	cmp	r3, #3
 8000740:	d10d      	bne.n	800075e <_esp_process_uart_byte+0xa2>
			if (value == 0x00)
 8000742:	1dfb      	adds	r3, r7, #7
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d106      	bne.n	8000758 <_esp_process_uart_byte+0x9c>
				reset_ix++;
 800074a:	4b3d      	ldr	r3, [pc, #244]	; (8000840 <_esp_process_uart_byte+0x184>)
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	3301      	adds	r3, #1
 8000750:	b2da      	uxtb	r2, r3
 8000752:	4b3b      	ldr	r3, [pc, #236]	; (8000840 <_esp_process_uart_byte+0x184>)
 8000754:	701a      	strb	r2, [r3, #0]
 8000756:	e002      	b.n	800075e <_esp_process_uart_byte+0xa2>
			else
				reset_ix = 0;
 8000758:	4b39      	ldr	r3, [pc, #228]	; (8000840 <_esp_process_uart_byte+0x184>)
 800075a:	2200      	movs	r2, #0
 800075c:	701a      	strb	r2, [r3, #0]
		}

		if (reset_ix == 4) {
 800075e:	4b38      	ldr	r3, [pc, #224]	; (8000840 <_esp_process_uart_byte+0x184>)
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	2b04      	cmp	r3, #4
 8000764:	d166      	bne.n	8000834 <_esp_process_uart_byte+0x178>
			mode = UART_MODE_WAIT;
 8000766:	4b35      	ldr	r3, [pc, #212]	; (800083c <_esp_process_uart_byte+0x180>)
 8000768:	2200      	movs	r2, #0
 800076a:	701a      	strb	r2, [r3, #0]
			command = UART_MODE_WAIT;
 800076c:	4b35      	ldr	r3, [pc, #212]	; (8000844 <_esp_process_uart_byte+0x188>)
 800076e:	2200      	movs	r2, #0
 8000770:	701a      	strb	r2, [r3, #0]
			if (text_ix >= size) {
				_esp_parse_command();
			}
		}
	}
}
 8000772:	e05f      	b.n	8000834 <_esp_process_uart_byte+0x178>
	} else if (command == 0x00) {
 8000774:	4b33      	ldr	r3, [pc, #204]	; (8000844 <_esp_process_uart_byte+0x188>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d116      	bne.n	80007aa <_esp_process_uart_byte+0xee>
		command = value;
 800077c:	4b31      	ldr	r3, [pc, #196]	; (8000844 <_esp_process_uart_byte+0x188>)
 800077e:	1dfa      	adds	r2, r7, #7
 8000780:	7812      	ldrb	r2, [r2, #0]
 8000782:	701a      	strb	r2, [r3, #0]
		if (command > 0x80 && command < 0x90) {
 8000784:	4b2f      	ldr	r3, [pc, #188]	; (8000844 <_esp_process_uart_byte+0x188>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	2b80      	cmp	r3, #128	; 0x80
 800078a:	d90a      	bls.n	80007a2 <_esp_process_uart_byte+0xe6>
 800078c:	4b2d      	ldr	r3, [pc, #180]	; (8000844 <_esp_process_uart_byte+0x188>)
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	2b8f      	cmp	r3, #143	; 0x8f
 8000792:	d806      	bhi.n	80007a2 <_esp_process_uart_byte+0xe6>
			mode = UART_MODE_READ_SIZE;
 8000794:	4b29      	ldr	r3, [pc, #164]	; (800083c <_esp_process_uart_byte+0x180>)
 8000796:	2201      	movs	r2, #1
 8000798:	701a      	strb	r2, [r3, #0]
			size_ix = 0;
 800079a:	4b2b      	ldr	r3, [pc, #172]	; (8000848 <_esp_process_uart_byte+0x18c>)
 800079c:	2200      	movs	r2, #0
 800079e:	701a      	strb	r2, [r3, #0]
}
 80007a0:	e048      	b.n	8000834 <_esp_process_uart_byte+0x178>
			command = 0x00;
 80007a2:	4b28      	ldr	r3, [pc, #160]	; (8000844 <_esp_process_uart_byte+0x188>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	701a      	strb	r2, [r3, #0]
}
 80007a8:	e044      	b.n	8000834 <_esp_process_uart_byte+0x178>
		if (mode == UART_MODE_READ_SIZE) {
 80007aa:	4b24      	ldr	r3, [pc, #144]	; (800083c <_esp_process_uart_byte+0x180>)
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	2b01      	cmp	r3, #1
 80007b0:	d121      	bne.n	80007f6 <_esp_process_uart_byte+0x13a>
			size_buf[size_ix++] = value;
 80007b2:	4b25      	ldr	r3, [pc, #148]	; (8000848 <_esp_process_uart_byte+0x18c>)
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	1c5a      	adds	r2, r3, #1
 80007b8:	b2d1      	uxtb	r1, r2
 80007ba:	4a23      	ldr	r2, [pc, #140]	; (8000848 <_esp_process_uart_byte+0x18c>)
 80007bc:	7011      	strb	r1, [r2, #0]
 80007be:	0019      	movs	r1, r3
 80007c0:	4b22      	ldr	r3, [pc, #136]	; (800084c <_esp_process_uart_byte+0x190>)
 80007c2:	1dfa      	adds	r2, r7, #7
 80007c4:	7812      	ldrb	r2, [r2, #0]
 80007c6:	545a      	strb	r2, [r3, r1]
			if (size_ix == 2) {
 80007c8:	4b1f      	ldr	r3, [pc, #124]	; (8000848 <_esp_process_uart_byte+0x18c>)
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	2b02      	cmp	r3, #2
 80007ce:	d131      	bne.n	8000834 <_esp_process_uart_byte+0x178>
				size = size_buf[1] << 8 | size_buf[0];
 80007d0:	4b1e      	ldr	r3, [pc, #120]	; (800084c <_esp_process_uart_byte+0x190>)
 80007d2:	785b      	ldrb	r3, [r3, #1]
 80007d4:	021b      	lsls	r3, r3, #8
 80007d6:	b21a      	sxth	r2, r3
 80007d8:	4b1c      	ldr	r3, [pc, #112]	; (800084c <_esp_process_uart_byte+0x190>)
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	b21b      	sxth	r3, r3
 80007de:	4313      	orrs	r3, r2
 80007e0:	b21b      	sxth	r3, r3
 80007e2:	b29a      	uxth	r2, r3
 80007e4:	4b1a      	ldr	r3, [pc, #104]	; (8000850 <_esp_process_uart_byte+0x194>)
 80007e6:	801a      	strh	r2, [r3, #0]
				mode = UART_MODE_READ_TEXT;
 80007e8:	4b14      	ldr	r3, [pc, #80]	; (800083c <_esp_process_uart_byte+0x180>)
 80007ea:	2202      	movs	r2, #2
 80007ec:	701a      	strb	r2, [r3, #0]
				text_ix = 0;
 80007ee:	4b19      	ldr	r3, [pc, #100]	; (8000854 <_esp_process_uart_byte+0x198>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	701a      	strb	r2, [r3, #0]
}
 80007f4:	e01e      	b.n	8000834 <_esp_process_uart_byte+0x178>
		} else if (mode == UART_MODE_READ_TEXT) {
 80007f6:	4b11      	ldr	r3, [pc, #68]	; (800083c <_esp_process_uart_byte+0x180>)
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	2b02      	cmp	r3, #2
 80007fc:	d11a      	bne.n	8000834 <_esp_process_uart_byte+0x178>
			if (text_ix < 128) {
 80007fe:	4b15      	ldr	r3, [pc, #84]	; (8000854 <_esp_process_uart_byte+0x198>)
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	b25b      	sxtb	r3, r3
 8000804:	2b00      	cmp	r3, #0
 8000806:	db06      	blt.n	8000816 <_esp_process_uart_byte+0x15a>
				text_buf[text_ix] = value;
 8000808:	4b12      	ldr	r3, [pc, #72]	; (8000854 <_esp_process_uart_byte+0x198>)
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	0019      	movs	r1, r3
 800080e:	4b12      	ldr	r3, [pc, #72]	; (8000858 <_esp_process_uart_byte+0x19c>)
 8000810:	1dfa      	adds	r2, r7, #7
 8000812:	7812      	ldrb	r2, [r2, #0]
 8000814:	545a      	strb	r2, [r3, r1]
			text_ix++;
 8000816:	4b0f      	ldr	r3, [pc, #60]	; (8000854 <_esp_process_uart_byte+0x198>)
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	3301      	adds	r3, #1
 800081c:	b2da      	uxtb	r2, r3
 800081e:	4b0d      	ldr	r3, [pc, #52]	; (8000854 <_esp_process_uart_byte+0x198>)
 8000820:	701a      	strb	r2, [r3, #0]
			if (text_ix >= size) {
 8000822:	4b0c      	ldr	r3, [pc, #48]	; (8000854 <_esp_process_uart_byte+0x198>)
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	b29a      	uxth	r2, r3
 8000828:	4b09      	ldr	r3, [pc, #36]	; (8000850 <_esp_process_uart_byte+0x194>)
 800082a:	881b      	ldrh	r3, [r3, #0]
 800082c:	429a      	cmp	r2, r3
 800082e:	d301      	bcc.n	8000834 <_esp_process_uart_byte+0x178>
				_esp_parse_command();
 8000830:	f000 f856 	bl	80008e0 <_esp_parse_command>
}
 8000834:	46c0      	nop			; (mov r8, r8)
 8000836:	46bd      	mov	sp, r7
 8000838:	b002      	add	sp, #8
 800083a:	bd80      	pop	{r7, pc}
 800083c:	20000001 	.word	0x20000001
 8000840:	20000395 	.word	0x20000395
 8000844:	20000396 	.word	0x20000396
 8000848:	2000039a 	.word	0x2000039a
 800084c:	20000398 	.word	0x20000398
 8000850:	2000039c 	.word	0x2000039c
 8000854:	20000420 	.word	0x20000420
 8000858:	200003a0 	.word	0x200003a0

0800085c <_esp_debug_size>:

uint16_t title_sz;
uint16_t album_sz;
uint16_t artist_sz;
uint8_t debug_ctr;
void _esp_debug_size() {
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
	uint8_t txdata2[7] = {
			debug_ctr++,
 8000862:	4b1b      	ldr	r3, [pc, #108]	; (80008d0 <_esp_debug_size+0x74>)
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	1c5a      	adds	r2, r3, #1
 8000868:	b2d1      	uxtb	r1, r2
 800086a:	4a19      	ldr	r2, [pc, #100]	; (80008d0 <_esp_debug_size+0x74>)
 800086c:	7011      	strb	r1, [r2, #0]
	uint8_t txdata2[7] = {
 800086e:	003a      	movs	r2, r7
 8000870:	7013      	strb	r3, [r2, #0]
 8000872:	4b18      	ldr	r3, [pc, #96]	; (80008d4 <_esp_debug_size+0x78>)
 8000874:	881b      	ldrh	r3, [r3, #0]
 8000876:	0a1b      	lsrs	r3, r3, #8
 8000878:	b29b      	uxth	r3, r3
 800087a:	b2da      	uxtb	r2, r3
 800087c:	003b      	movs	r3, r7
 800087e:	705a      	strb	r2, [r3, #1]
 8000880:	4b14      	ldr	r3, [pc, #80]	; (80008d4 <_esp_debug_size+0x78>)
 8000882:	881b      	ldrh	r3, [r3, #0]
 8000884:	b2da      	uxtb	r2, r3
 8000886:	003b      	movs	r3, r7
 8000888:	709a      	strb	r2, [r3, #2]
 800088a:	4b13      	ldr	r3, [pc, #76]	; (80008d8 <_esp_debug_size+0x7c>)
 800088c:	881b      	ldrh	r3, [r3, #0]
 800088e:	0a1b      	lsrs	r3, r3, #8
 8000890:	b29b      	uxth	r3, r3
 8000892:	b2da      	uxtb	r2, r3
 8000894:	003b      	movs	r3, r7
 8000896:	70da      	strb	r2, [r3, #3]
 8000898:	4b0f      	ldr	r3, [pc, #60]	; (80008d8 <_esp_debug_size+0x7c>)
 800089a:	881b      	ldrh	r3, [r3, #0]
 800089c:	b2da      	uxtb	r2, r3
 800089e:	003b      	movs	r3, r7
 80008a0:	711a      	strb	r2, [r3, #4]
 80008a2:	4b0e      	ldr	r3, [pc, #56]	; (80008dc <_esp_debug_size+0x80>)
 80008a4:	881b      	ldrh	r3, [r3, #0]
 80008a6:	0a1b      	lsrs	r3, r3, #8
 80008a8:	b29b      	uxth	r3, r3
 80008aa:	b2da      	uxtb	r2, r3
 80008ac:	003b      	movs	r3, r7
 80008ae:	715a      	strb	r2, [r3, #5]
 80008b0:	4b0a      	ldr	r3, [pc, #40]	; (80008dc <_esp_debug_size+0x80>)
 80008b2:	881b      	ldrh	r3, [r3, #0]
 80008b4:	b2da      	uxtb	r2, r3
 80008b6:	003b      	movs	r3, r7
 80008b8:	719a      	strb	r2, [r3, #6]
			title_sz >> 8 & 0xFF, title_sz & 0xff,
			album_sz >> 8 & 0xFF, album_sz & 0xff,
			artist_sz >> 8 & 0xFF, artist_sz & 0xff
	};
	can_tx_send_packet(0x002, txdata2, 7);
 80008ba:	003b      	movs	r3, r7
 80008bc:	2207      	movs	r2, #7
 80008be:	0019      	movs	r1, r3
 80008c0:	2002      	movs	r0, #2
 80008c2:	f7ff fd1d 	bl	8000300 <can_tx_send_packet>
}
 80008c6:	46c0      	nop			; (mov r8, r8)
 80008c8:	46bd      	mov	sp, r7
 80008ca:	b002      	add	sp, #8
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	20000428 	.word	0x20000428
 80008d4:	20000422 	.word	0x20000422
 80008d8:	20000424 	.word	0x20000424
 80008dc:	20000426 	.word	0x20000426

080008e0 <_esp_parse_command>:

void _esp_parse_command() {
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
	if (size > 128)
 80008e4:	4b1d      	ldr	r3, [pc, #116]	; (800095c <_esp_parse_command+0x7c>)
 80008e6:	881b      	ldrh	r3, [r3, #0]
 80008e8:	2b80      	cmp	r3, #128	; 0x80
 80008ea:	d902      	bls.n	80008f2 <_esp_parse_command+0x12>
		size = 128;
 80008ec:	4b1b      	ldr	r3, [pc, #108]	; (800095c <_esp_parse_command+0x7c>)
 80008ee:	2280      	movs	r2, #128	; 0x80
 80008f0:	801a      	strh	r2, [r3, #0]

	switch (command) {
 80008f2:	4b1b      	ldr	r3, [pc, #108]	; (8000960 <_esp_parse_command+0x80>)
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	2b83      	cmp	r3, #131	; 0x83
 80008f8:	d01b      	beq.n	8000932 <_esp_parse_command+0x52>
 80008fa:	dc25      	bgt.n	8000948 <_esp_parse_command+0x68>
 80008fc:	2b81      	cmp	r3, #129	; 0x81
 80008fe:	d002      	beq.n	8000906 <_esp_parse_command+0x26>
 8000900:	2b82      	cmp	r3, #130	; 0x82
 8000902:	d00b      	beq.n	800091c <_esp_parse_command+0x3c>
	case CMD_ALBUM:
		_esp_debug_size();
		can_tx_set_album(text_buf, size);
		break;
	default:
		break;
 8000904:	e020      	b.n	8000948 <_esp_parse_command+0x68>
		_esp_debug_size();
 8000906:	f7ff ffa9 	bl	800085c <_esp_debug_size>
		can_tx_set_title(text_buf, size);
 800090a:	4b14      	ldr	r3, [pc, #80]	; (800095c <_esp_parse_command+0x7c>)
 800090c:	881b      	ldrh	r3, [r3, #0]
 800090e:	b2da      	uxtb	r2, r3
 8000910:	4b14      	ldr	r3, [pc, #80]	; (8000964 <_esp_parse_command+0x84>)
 8000912:	0011      	movs	r1, r2
 8000914:	0018      	movs	r0, r3
 8000916:	f7ff fca5 	bl	8000264 <can_tx_set_title>
		break;
 800091a:	e016      	b.n	800094a <_esp_parse_command+0x6a>
		_esp_debug_size();
 800091c:	f7ff ff9e 	bl	800085c <_esp_debug_size>
		can_tx_set_artist(text_buf, size);
 8000920:	4b0e      	ldr	r3, [pc, #56]	; (800095c <_esp_parse_command+0x7c>)
 8000922:	881b      	ldrh	r3, [r3, #0]
 8000924:	b2da      	uxtb	r2, r3
 8000926:	4b0f      	ldr	r3, [pc, #60]	; (8000964 <_esp_parse_command+0x84>)
 8000928:	0011      	movs	r1, r2
 800092a:	0018      	movs	r0, r3
 800092c:	f7ff fcb4 	bl	8000298 <can_tx_set_artist>
		break;
 8000930:	e00b      	b.n	800094a <_esp_parse_command+0x6a>
		_esp_debug_size();
 8000932:	f7ff ff93 	bl	800085c <_esp_debug_size>
		can_tx_set_album(text_buf, size);
 8000936:	4b09      	ldr	r3, [pc, #36]	; (800095c <_esp_parse_command+0x7c>)
 8000938:	881b      	ldrh	r3, [r3, #0]
 800093a:	b2da      	uxtb	r2, r3
 800093c:	4b09      	ldr	r3, [pc, #36]	; (8000964 <_esp_parse_command+0x84>)
 800093e:	0011      	movs	r1, r2
 8000940:	0018      	movs	r0, r3
 8000942:	f7ff fcc3 	bl	80002cc <can_tx_set_album>
		break;
 8000946:	e000      	b.n	800094a <_esp_parse_command+0x6a>
		break;
 8000948:	46c0      	nop			; (mov r8, r8)
	}

	mode = UART_MODE_WAIT;
 800094a:	4b07      	ldr	r3, [pc, #28]	; (8000968 <_esp_parse_command+0x88>)
 800094c:	2200      	movs	r2, #0
 800094e:	701a      	strb	r2, [r3, #0]
	command = UART_MODE_WAIT;
 8000950:	4b03      	ldr	r3, [pc, #12]	; (8000960 <_esp_parse_command+0x80>)
 8000952:	2200      	movs	r2, #0
 8000954:	701a      	strb	r2, [r3, #0]
}
 8000956:	46c0      	nop			; (mov r8, r8)
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}
 800095c:	2000039c 	.word	0x2000039c
 8000960:	20000396 	.word	0x20000396
 8000964:	200003a0 	.word	0x200003a0
 8000968:	20000001 	.word	0x20000001

0800096c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000970:	f000 fbce 	bl	8001110 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000974:	f000 f812 	bl	800099c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000978:	f000 f93a 	bl	8000bf0 <MX_GPIO_Init>
  MX_DMA_Init();
 800097c:	f000 f91a 	bl	8000bb4 <MX_DMA_Init>
  MX_CAN_Init();
 8000980:	f000 f872 	bl	8000a68 <MX_CAN_Init>
  MX_USART1_UART_Init();
 8000984:	f000 f8e6 	bl	8000b54 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

	uart_start(&huart1);
 8000988:	4b03      	ldr	r3, [pc, #12]	; (8000998 <main+0x2c>)
 800098a:	0018      	movs	r0, r3
 800098c:	f000 fb20 	bl	8000fd0 <uart_start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		esp_receive_uart();
 8000990:	f7ff fe4c 	bl	800062c <esp_receive_uart>
 8000994:	e7fc      	b.n	8000990 <main+0x24>
 8000996:	46c0      	nop			; (mov r8, r8)
 8000998:	20000454 	.word	0x20000454

0800099c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800099c:	b590      	push	{r4, r7, lr}
 800099e:	b099      	sub	sp, #100	; 0x64
 80009a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009a2:	242c      	movs	r4, #44	; 0x2c
 80009a4:	193b      	adds	r3, r7, r4
 80009a6:	0018      	movs	r0, r3
 80009a8:	2334      	movs	r3, #52	; 0x34
 80009aa:	001a      	movs	r2, r3
 80009ac:	2100      	movs	r1, #0
 80009ae:	f003 fe04 	bl	80045ba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009b2:	231c      	movs	r3, #28
 80009b4:	18fb      	adds	r3, r7, r3
 80009b6:	0018      	movs	r0, r3
 80009b8:	2310      	movs	r3, #16
 80009ba:	001a      	movs	r2, r3
 80009bc:	2100      	movs	r1, #0
 80009be:	f003 fdfc 	bl	80045ba <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009c2:	1d3b      	adds	r3, r7, #4
 80009c4:	0018      	movs	r0, r3
 80009c6:	2318      	movs	r3, #24
 80009c8:	001a      	movs	r2, r3
 80009ca:	2100      	movs	r1, #0
 80009cc:	f003 fdf5 	bl	80045ba <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80009d0:	0021      	movs	r1, r4
 80009d2:	187b      	adds	r3, r7, r1
 80009d4:	2203      	movs	r2, #3
 80009d6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009d8:	187b      	adds	r3, r7, r1
 80009da:	2201      	movs	r2, #1
 80009dc:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009de:	187b      	adds	r3, r7, r1
 80009e0:	2201      	movs	r2, #1
 80009e2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009e4:	187b      	adds	r3, r7, r1
 80009e6:	2210      	movs	r2, #16
 80009e8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009ea:	187b      	adds	r3, r7, r1
 80009ec:	2202      	movs	r2, #2
 80009ee:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009f0:	187b      	adds	r3, r7, r1
 80009f2:	2280      	movs	r2, #128	; 0x80
 80009f4:	0252      	lsls	r2, r2, #9
 80009f6:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80009f8:	187b      	adds	r3, r7, r1
 80009fa:	22e0      	movs	r2, #224	; 0xe0
 80009fc:	0392      	lsls	r2, r2, #14
 80009fe:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV3;
 8000a00:	187b      	adds	r3, r7, r1
 8000a02:	2202      	movs	r2, #2
 8000a04:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a06:	187b      	adds	r3, r7, r1
 8000a08:	0018      	movs	r0, r3
 8000a0a:	f001 fec9 	bl	80027a0 <HAL_RCC_OscConfig>
 8000a0e:	1e03      	subs	r3, r0, #0
 8000a10:	d001      	beq.n	8000a16 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000a12:	f000 f99b 	bl	8000d4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a16:	211c      	movs	r1, #28
 8000a18:	187b      	adds	r3, r7, r1
 8000a1a:	2207      	movs	r2, #7
 8000a1c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a1e:	187b      	adds	r3, r7, r1
 8000a20:	2202      	movs	r2, #2
 8000a22:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a24:	187b      	adds	r3, r7, r1
 8000a26:	2200      	movs	r2, #0
 8000a28:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a2a:	187b      	adds	r3, r7, r1
 8000a2c:	2280      	movs	r2, #128	; 0x80
 8000a2e:	00d2      	lsls	r2, r2, #3
 8000a30:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a32:	187b      	adds	r3, r7, r1
 8000a34:	2101      	movs	r1, #1
 8000a36:	0018      	movs	r0, r3
 8000a38:	f002 fa38 	bl	8002eac <HAL_RCC_ClockConfig>
 8000a3c:	1e03      	subs	r3, r0, #0
 8000a3e:	d001      	beq.n	8000a44 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000a40:	f000 f984 	bl	8000d4c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000a44:	1d3b      	adds	r3, r7, #4
 8000a46:	2201      	movs	r2, #1
 8000a48:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_HSI;
 8000a4a:	1d3b      	adds	r3, r7, #4
 8000a4c:	2203      	movs	r2, #3
 8000a4e:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a50:	1d3b      	adds	r3, r7, #4
 8000a52:	0018      	movs	r0, r3
 8000a54:	f002 fb96 	bl	8003184 <HAL_RCCEx_PeriphCLKConfig>
 8000a58:	1e03      	subs	r3, r0, #0
 8000a5a:	d001      	beq.n	8000a60 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000a5c:	f000 f976 	bl	8000d4c <Error_Handler>
  }
}
 8000a60:	46c0      	nop			; (mov r8, r8)
 8000a62:	46bd      	mov	sp, r7
 8000a64:	b019      	add	sp, #100	; 0x64
 8000a66:	bd90      	pop	{r4, r7, pc}

08000a68 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b08a      	sub	sp, #40	; 0x28
 8000a6c:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000a6e:	4b37      	ldr	r3, [pc, #220]	; (8000b4c <MX_CAN_Init+0xe4>)
 8000a70:	4a37      	ldr	r2, [pc, #220]	; (8000b50 <MX_CAN_Init+0xe8>)
 8000a72:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 14;
 8000a74:	4b35      	ldr	r3, [pc, #212]	; (8000b4c <MX_CAN_Init+0xe4>)
 8000a76:	220e      	movs	r2, #14
 8000a78:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000a7a:	4b34      	ldr	r3, [pc, #208]	; (8000b4c <MX_CAN_Init+0xe4>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000a80:	4b32      	ldr	r3, [pc, #200]	; (8000b4c <MX_CAN_Init+0xe4>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000a86:	4b31      	ldr	r3, [pc, #196]	; (8000b4c <MX_CAN_Init+0xe4>)
 8000a88:	22c0      	movs	r2, #192	; 0xc0
 8000a8a:	0312      	lsls	r2, r2, #12
 8000a8c:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000a8e:	4b2f      	ldr	r3, [pc, #188]	; (8000b4c <MX_CAN_Init+0xe4>)
 8000a90:	2280      	movs	r2, #128	; 0x80
 8000a92:	0352      	lsls	r2, r2, #13
 8000a94:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000a96:	4b2d      	ldr	r3, [pc, #180]	; (8000b4c <MX_CAN_Init+0xe4>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8000a9c:	4b2b      	ldr	r3, [pc, #172]	; (8000b4c <MX_CAN_Init+0xe4>)
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = ENABLE;
 8000aa2:	4b2a      	ldr	r3, [pc, #168]	; (8000b4c <MX_CAN_Init+0xe4>)
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 8000aa8:	4b28      	ldr	r3, [pc, #160]	; (8000b4c <MX_CAN_Init+0xe4>)
 8000aaa:	2201      	movs	r2, #1
 8000aac:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000aae:	4b27      	ldr	r3, [pc, #156]	; (8000b4c <MX_CAN_Init+0xe4>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000ab4:	4b25      	ldr	r3, [pc, #148]	; (8000b4c <MX_CAN_Init+0xe4>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000aba:	4b24      	ldr	r3, [pc, #144]	; (8000b4c <MX_CAN_Init+0xe4>)
 8000abc:	0018      	movs	r0, r3
 8000abe:	f000 fb8b 	bl	80011d8 <HAL_CAN_Init>
 8000ac2:	1e03      	subs	r3, r0, #0
 8000ac4:	d001      	beq.n	8000aca <MX_CAN_Init+0x62>
  {
    Error_Handler();
 8000ac6:	f000 f941 	bl	8000d4c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

	can_tx_set_hcan(&hcan);
 8000aca:	4b20      	ldr	r3, [pc, #128]	; (8000b4c <MX_CAN_Init+0xe4>)
 8000acc:	0018      	movs	r0, r3
 8000ace:	f7ff fba7 	bl	8000220 <can_tx_set_hcan>

	sFilterConfig.FilterBank = 0;
 8000ad2:	003b      	movs	r3, r7
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	615a      	str	r2, [r3, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000ad8:	003b      	movs	r3, r7
 8000ada:	2200      	movs	r2, #0
 8000adc:	619a      	str	r2, [r3, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000ade:	003b      	movs	r3, r7
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterIdHigh = 0x0000;
 8000ae4:	003b      	movs	r3, r7
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8000aea:	003b      	movs	r3, r7
 8000aec:	2200      	movs	r2, #0
 8000aee:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 8000af0:	003b      	movs	r3, r7
 8000af2:	2200      	movs	r2, #0
 8000af4:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8000af6:	003b      	movs	r3, r7
 8000af8:	2200      	movs	r2, #0
 8000afa:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000afc:	003b      	movs	r3, r7
 8000afe:	2200      	movs	r2, #0
 8000b00:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8000b02:	003b      	movs	r3, r7
 8000b04:	2201      	movs	r2, #1
 8000b06:	621a      	str	r2, [r3, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 8000b08:	003b      	movs	r3, r7
 8000b0a:	220e      	movs	r2, #14
 8000b0c:	625a      	str	r2, [r3, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK) {
 8000b0e:	003a      	movs	r2, r7
 8000b10:	4b0e      	ldr	r3, [pc, #56]	; (8000b4c <MX_CAN_Init+0xe4>)
 8000b12:	0011      	movs	r1, r2
 8000b14:	0018      	movs	r0, r3
 8000b16:	f000 fc5d 	bl	80013d4 <HAL_CAN_ConfigFilter>
 8000b1a:	1e03      	subs	r3, r0, #0
 8000b1c:	d001      	beq.n	8000b22 <MX_CAN_Init+0xba>
		/* Filter configuration Error */
		Error_Handler();
 8000b1e:	f000 f915 	bl	8000d4c <Error_Handler>
	}

	if (HAL_CAN_Start(&hcan) != HAL_OK) {
 8000b22:	4b0a      	ldr	r3, [pc, #40]	; (8000b4c <MX_CAN_Init+0xe4>)
 8000b24:	0018      	movs	r0, r3
 8000b26:	f000 fd47 	bl	80015b8 <HAL_CAN_Start>
 8000b2a:	1e03      	subs	r3, r0, #0
 8000b2c:	d001      	beq.n	8000b32 <MX_CAN_Init+0xca>
		/* Start Error */
		Error_Handler();
 8000b2e:	f000 f90d 	bl	8000d4c <Error_Handler>
	}

	/*##-4- Activate CAN RX notification #######################################*/
	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK) {
 8000b32:	4b06      	ldr	r3, [pc, #24]	; (8000b4c <MX_CAN_Init+0xe4>)
 8000b34:	2103      	movs	r1, #3
 8000b36:	0018      	movs	r0, r3
 8000b38:	f000 ff81 	bl	8001a3e <HAL_CAN_ActivateNotification>
 8000b3c:	1e03      	subs	r3, r0, #0
 8000b3e:	d001      	beq.n	8000b44 <MX_CAN_Init+0xdc>
		/* Notification Error */
		Error_Handler();
 8000b40:	f000 f904 	bl	8000d4c <Error_Handler>
	}
  /* USER CODE END CAN_Init 2 */

}
 8000b44:	46c0      	nop			; (mov r8, r8)
 8000b46:	46bd      	mov	sp, r7
 8000b48:	b00a      	add	sp, #40	; 0x28
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	2000042c 	.word	0x2000042c
 8000b50:	40006400 	.word	0x40006400

08000b54 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b58:	4b14      	ldr	r3, [pc, #80]	; (8000bac <MX_USART1_UART_Init+0x58>)
 8000b5a:	4a15      	ldr	r2, [pc, #84]	; (8000bb0 <MX_USART1_UART_Init+0x5c>)
 8000b5c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b5e:	4b13      	ldr	r3, [pc, #76]	; (8000bac <MX_USART1_UART_Init+0x58>)
 8000b60:	22e1      	movs	r2, #225	; 0xe1
 8000b62:	0252      	lsls	r2, r2, #9
 8000b64:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b66:	4b11      	ldr	r3, [pc, #68]	; (8000bac <MX_USART1_UART_Init+0x58>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b6c:	4b0f      	ldr	r3, [pc, #60]	; (8000bac <MX_USART1_UART_Init+0x58>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b72:	4b0e      	ldr	r3, [pc, #56]	; (8000bac <MX_USART1_UART_Init+0x58>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b78:	4b0c      	ldr	r3, [pc, #48]	; (8000bac <MX_USART1_UART_Init+0x58>)
 8000b7a:	220c      	movs	r2, #12
 8000b7c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b7e:	4b0b      	ldr	r3, [pc, #44]	; (8000bac <MX_USART1_UART_Init+0x58>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b84:	4b09      	ldr	r3, [pc, #36]	; (8000bac <MX_USART1_UART_Init+0x58>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b8a:	4b08      	ldr	r3, [pc, #32]	; (8000bac <MX_USART1_UART_Init+0x58>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b90:	4b06      	ldr	r3, [pc, #24]	; (8000bac <MX_USART1_UART_Init+0x58>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b96:	4b05      	ldr	r3, [pc, #20]	; (8000bac <MX_USART1_UART_Init+0x58>)
 8000b98:	0018      	movs	r0, r3
 8000b9a:	f002 fbe1 	bl	8003360 <HAL_UART_Init>
 8000b9e:	1e03      	subs	r3, r0, #0
 8000ba0:	d001      	beq.n	8000ba6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000ba2:	f000 f8d3 	bl	8000d4c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ba6:	46c0      	nop			; (mov r8, r8)
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	20000454 	.word	0x20000454
 8000bb0:	40013800 	.word	0x40013800

08000bb4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bba:	4b0c      	ldr	r3, [pc, #48]	; (8000bec <MX_DMA_Init+0x38>)
 8000bbc:	695a      	ldr	r2, [r3, #20]
 8000bbe:	4b0b      	ldr	r3, [pc, #44]	; (8000bec <MX_DMA_Init+0x38>)
 8000bc0:	2101      	movs	r1, #1
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	615a      	str	r2, [r3, #20]
 8000bc6:	4b09      	ldr	r3, [pc, #36]	; (8000bec <MX_DMA_Init+0x38>)
 8000bc8:	695b      	ldr	r3, [r3, #20]
 8000bca:	2201      	movs	r2, #1
 8000bcc:	4013      	ands	r3, r2
 8000bce:	607b      	str	r3, [r7, #4]
 8000bd0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	200a      	movs	r0, #10
 8000bd8:	f001 fa14 	bl	8002004 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000bdc:	200a      	movs	r0, #10
 8000bde:	f001 fa26 	bl	800202e <HAL_NVIC_EnableIRQ>

}
 8000be2:	46c0      	nop			; (mov r8, r8)
 8000be4:	46bd      	mov	sp, r7
 8000be6:	b002      	add	sp, #8
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	40021000 	.word	0x40021000

08000bf0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bf0:	b590      	push	{r4, r7, lr}
 8000bf2:	b089      	sub	sp, #36	; 0x24
 8000bf4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf6:	240c      	movs	r4, #12
 8000bf8:	193b      	adds	r3, r7, r4
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	2314      	movs	r3, #20
 8000bfe:	001a      	movs	r2, r3
 8000c00:	2100      	movs	r1, #0
 8000c02:	f003 fcda 	bl	80045ba <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c06:	4b22      	ldr	r3, [pc, #136]	; (8000c90 <MX_GPIO_Init+0xa0>)
 8000c08:	695a      	ldr	r2, [r3, #20]
 8000c0a:	4b21      	ldr	r3, [pc, #132]	; (8000c90 <MX_GPIO_Init+0xa0>)
 8000c0c:	2180      	movs	r1, #128	; 0x80
 8000c0e:	03c9      	lsls	r1, r1, #15
 8000c10:	430a      	orrs	r2, r1
 8000c12:	615a      	str	r2, [r3, #20]
 8000c14:	4b1e      	ldr	r3, [pc, #120]	; (8000c90 <MX_GPIO_Init+0xa0>)
 8000c16:	695a      	ldr	r2, [r3, #20]
 8000c18:	2380      	movs	r3, #128	; 0x80
 8000c1a:	03db      	lsls	r3, r3, #15
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	60bb      	str	r3, [r7, #8]
 8000c20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c22:	4b1b      	ldr	r3, [pc, #108]	; (8000c90 <MX_GPIO_Init+0xa0>)
 8000c24:	695a      	ldr	r2, [r3, #20]
 8000c26:	4b1a      	ldr	r3, [pc, #104]	; (8000c90 <MX_GPIO_Init+0xa0>)
 8000c28:	2180      	movs	r1, #128	; 0x80
 8000c2a:	0289      	lsls	r1, r1, #10
 8000c2c:	430a      	orrs	r2, r1
 8000c2e:	615a      	str	r2, [r3, #20]
 8000c30:	4b17      	ldr	r3, [pc, #92]	; (8000c90 <MX_GPIO_Init+0xa0>)
 8000c32:	695a      	ldr	r2, [r3, #20]
 8000c34:	2380      	movs	r3, #128	; 0x80
 8000c36:	029b      	lsls	r3, r3, #10
 8000c38:	4013      	ands	r3, r2
 8000c3a:	607b      	str	r3, [r7, #4]
 8000c3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_LP_GPIO_Port, CAN_LP_Pin, GPIO_PIN_SET);
 8000c3e:	2380      	movs	r3, #128	; 0x80
 8000c40:	0059      	lsls	r1, r3, #1
 8000c42:	2390      	movs	r3, #144	; 0x90
 8000c44:	05db      	lsls	r3, r3, #23
 8000c46:	2201      	movs	r2, #1
 8000c48:	0018      	movs	r0, r3
 8000c4a:	f001 fd8b 	bl	8002764 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUCK_EN_GPIO_Port, BUCK_EN_Pin, GPIO_PIN_RESET);
 8000c4e:	2380      	movs	r3, #128	; 0x80
 8000c50:	0219      	lsls	r1, r3, #8
 8000c52:	2390      	movs	r3, #144	; 0x90
 8000c54:	05db      	lsls	r3, r3, #23
 8000c56:	2200      	movs	r2, #0
 8000c58:	0018      	movs	r0, r3
 8000c5a:	f001 fd83 	bl	8002764 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CAN_LP_Pin BUCK_EN_Pin */
  GPIO_InitStruct.Pin = CAN_LP_Pin|BUCK_EN_Pin;
 8000c5e:	193b      	adds	r3, r7, r4
 8000c60:	2281      	movs	r2, #129	; 0x81
 8000c62:	0212      	lsls	r2, r2, #8
 8000c64:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c66:	193b      	adds	r3, r7, r4
 8000c68:	2201      	movs	r2, #1
 8000c6a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6c:	193b      	adds	r3, r7, r4
 8000c6e:	2200      	movs	r2, #0
 8000c70:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c72:	193b      	adds	r3, r7, r4
 8000c74:	2200      	movs	r2, #0
 8000c76:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c78:	193a      	adds	r2, r7, r4
 8000c7a:	2390      	movs	r3, #144	; 0x90
 8000c7c:	05db      	lsls	r3, r3, #23
 8000c7e:	0011      	movs	r1, r2
 8000c80:	0018      	movs	r0, r3
 8000c82:	f001 fc07 	bl	8002494 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c86:	46c0      	nop			; (mov r8, r8)
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	b009      	add	sp, #36	; 0x24
 8000c8c:	bd90      	pop	{r4, r7, pc}
 8000c8e:	46c0      	nop			; (mov r8, r8)
 8000c90:	40021000 	.word	0x40021000

08000c94 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hCan) {
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
	/* Get RX message */
	if (HAL_CAN_GetRxMessage(hCan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK) {
 8000c9c:	4b12      	ldr	r3, [pc, #72]	; (8000ce8 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8000c9e:	4a13      	ldr	r2, [pc, #76]	; (8000cec <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8000ca0:	6878      	ldr	r0, [r7, #4]
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	f000 fda0 	bl	80017e8 <HAL_CAN_GetRxMessage>
 8000ca8:	1e03      	subs	r3, r0, #0
 8000caa:	d001      	beq.n	8000cb0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>
		/* Reception Error */
		Error_Handler();
 8000cac:	f000 f84e 	bl	8000d4c <Error_Handler>
	}

	if ((RxHeader.StdId == OPEL_POWER_ID) && (RxHeader.IDE == CAN_ID_STD)
 8000cb0:	4b0e      	ldr	r3, [pc, #56]	; (8000cec <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a0e      	ldr	r2, [pc, #56]	; (8000cf0 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d112      	bne.n	8000ce0 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>
 8000cba:	4b0c      	ldr	r3, [pc, #48]	; (8000cec <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8000cbc:	689b      	ldr	r3, [r3, #8]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d10e      	bne.n	8000ce0 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>
			&& (RxHeader.DLC == 8)) {
 8000cc2:	4b0a      	ldr	r3, [pc, #40]	; (8000cec <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8000cc4:	691b      	ldr	r3, [r3, #16]
 8000cc6:	2b08      	cmp	r3, #8
 8000cc8:	d10a      	bne.n	8000ce0 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>
		if (RxData[6] & 0x40) {
 8000cca:	4b07      	ldr	r3, [pc, #28]	; (8000ce8 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8000ccc:	799b      	ldrb	r3, [r3, #6]
 8000cce:	001a      	movs	r2, r3
 8000cd0:	2340      	movs	r3, #64	; 0x40
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	d002      	beq.n	8000cdc <HAL_CAN_RxFifo0MsgPendingCallback+0x48>
			Audio_Start();
 8000cd6:	f000 f80d 	bl	8000cf4 <Audio_Start>
		} else {
			Audio_Kill();
		}
	}
}
 8000cda:	e001      	b.n	8000ce0 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>
			Audio_Kill();
 8000cdc:	f000 f81f 	bl	8000d1e <Audio_Kill>
}
 8000ce0:	46c0      	nop			; (mov r8, r8)
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	b002      	add	sp, #8
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	2000053c 	.word	0x2000053c
 8000cec:	20000520 	.word	0x20000520
 8000cf0:	00000501 	.word	0x00000501

08000cf4 <Audio_Start>:

void Audio_Start() {
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BUCK_EN_GPIO_Port, BUCK_EN_Pin, GPIO_PIN_SET);
 8000cf8:	2380      	movs	r3, #128	; 0x80
 8000cfa:	0219      	lsls	r1, r3, #8
 8000cfc:	2390      	movs	r3, #144	; 0x90
 8000cfe:	05db      	lsls	r3, r3, #23
 8000d00:	2201      	movs	r2, #1
 8000d02:	0018      	movs	r0, r3
 8000d04:	f001 fd2e 	bl	8002764 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CAN_LP_GPIO_Port, CAN_LP_Pin, GPIO_PIN_RESET);
 8000d08:	2380      	movs	r3, #128	; 0x80
 8000d0a:	0059      	lsls	r1, r3, #1
 8000d0c:	2390      	movs	r3, #144	; 0x90
 8000d0e:	05db      	lsls	r3, r3, #23
 8000d10:	2200      	movs	r2, #0
 8000d12:	0018      	movs	r0, r3
 8000d14:	f001 fd26 	bl	8002764 <HAL_GPIO_WritePin>
}
 8000d18:	46c0      	nop			; (mov r8, r8)
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}

08000d1e <Audio_Kill>:

void Audio_Kill() {
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CAN_LP_GPIO_Port, CAN_LP_Pin, GPIO_PIN_SET);
 8000d22:	2380      	movs	r3, #128	; 0x80
 8000d24:	0059      	lsls	r1, r3, #1
 8000d26:	2390      	movs	r3, #144	; 0x90
 8000d28:	05db      	lsls	r3, r3, #23
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	f001 fd19 	bl	8002764 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BUCK_EN_GPIO_Port, BUCK_EN_Pin, GPIO_PIN_RESET);
 8000d32:	2380      	movs	r3, #128	; 0x80
 8000d34:	0219      	lsls	r1, r3, #8
 8000d36:	2390      	movs	r3, #144	; 0x90
 8000d38:	05db      	lsls	r3, r3, #23
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	0018      	movs	r0, r3
 8000d3e:	f001 fd11 	bl	8002764 <HAL_GPIO_WritePin>

	esp_reset();
 8000d42:	f7ff fc69 	bl	8000618 <esp_reset>
}
 8000d46:	46c0      	nop			; (mov r8, r8)
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}

08000d4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d50:	b672      	cpsid	i
}
 8000d52:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000d54:	e7fe      	b.n	8000d54 <Error_Handler+0x8>
	...

08000d58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d5e:	4b0f      	ldr	r3, [pc, #60]	; (8000d9c <HAL_MspInit+0x44>)
 8000d60:	699a      	ldr	r2, [r3, #24]
 8000d62:	4b0e      	ldr	r3, [pc, #56]	; (8000d9c <HAL_MspInit+0x44>)
 8000d64:	2101      	movs	r1, #1
 8000d66:	430a      	orrs	r2, r1
 8000d68:	619a      	str	r2, [r3, #24]
 8000d6a:	4b0c      	ldr	r3, [pc, #48]	; (8000d9c <HAL_MspInit+0x44>)
 8000d6c:	699b      	ldr	r3, [r3, #24]
 8000d6e:	2201      	movs	r2, #1
 8000d70:	4013      	ands	r3, r2
 8000d72:	607b      	str	r3, [r7, #4]
 8000d74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d76:	4b09      	ldr	r3, [pc, #36]	; (8000d9c <HAL_MspInit+0x44>)
 8000d78:	69da      	ldr	r2, [r3, #28]
 8000d7a:	4b08      	ldr	r3, [pc, #32]	; (8000d9c <HAL_MspInit+0x44>)
 8000d7c:	2180      	movs	r1, #128	; 0x80
 8000d7e:	0549      	lsls	r1, r1, #21
 8000d80:	430a      	orrs	r2, r1
 8000d82:	61da      	str	r2, [r3, #28]
 8000d84:	4b05      	ldr	r3, [pc, #20]	; (8000d9c <HAL_MspInit+0x44>)
 8000d86:	69da      	ldr	r2, [r3, #28]
 8000d88:	2380      	movs	r3, #128	; 0x80
 8000d8a:	055b      	lsls	r3, r3, #21
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	603b      	str	r3, [r7, #0]
 8000d90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d92:	46c0      	nop			; (mov r8, r8)
 8000d94:	46bd      	mov	sp, r7
 8000d96:	b002      	add	sp, #8
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	46c0      	nop			; (mov r8, r8)
 8000d9c:	40021000 	.word	0x40021000

08000da0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000da0:	b590      	push	{r4, r7, lr}
 8000da2:	b08b      	sub	sp, #44	; 0x2c
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da8:	2414      	movs	r4, #20
 8000daa:	193b      	adds	r3, r7, r4
 8000dac:	0018      	movs	r0, r3
 8000dae:	2314      	movs	r3, #20
 8000db0:	001a      	movs	r2, r3
 8000db2:	2100      	movs	r1, #0
 8000db4:	f003 fc01 	bl	80045ba <memset>
  if(hcan->Instance==CAN)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a21      	ldr	r2, [pc, #132]	; (8000e44 <HAL_CAN_MspInit+0xa4>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d13b      	bne.n	8000e3a <HAL_CAN_MspInit+0x9a>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000dc2:	4b21      	ldr	r3, [pc, #132]	; (8000e48 <HAL_CAN_MspInit+0xa8>)
 8000dc4:	69da      	ldr	r2, [r3, #28]
 8000dc6:	4b20      	ldr	r3, [pc, #128]	; (8000e48 <HAL_CAN_MspInit+0xa8>)
 8000dc8:	2180      	movs	r1, #128	; 0x80
 8000dca:	0489      	lsls	r1, r1, #18
 8000dcc:	430a      	orrs	r2, r1
 8000dce:	61da      	str	r2, [r3, #28]
 8000dd0:	4b1d      	ldr	r3, [pc, #116]	; (8000e48 <HAL_CAN_MspInit+0xa8>)
 8000dd2:	69da      	ldr	r2, [r3, #28]
 8000dd4:	2380      	movs	r3, #128	; 0x80
 8000dd6:	049b      	lsls	r3, r3, #18
 8000dd8:	4013      	ands	r3, r2
 8000dda:	613b      	str	r3, [r7, #16]
 8000ddc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dde:	4b1a      	ldr	r3, [pc, #104]	; (8000e48 <HAL_CAN_MspInit+0xa8>)
 8000de0:	695a      	ldr	r2, [r3, #20]
 8000de2:	4b19      	ldr	r3, [pc, #100]	; (8000e48 <HAL_CAN_MspInit+0xa8>)
 8000de4:	2180      	movs	r1, #128	; 0x80
 8000de6:	0289      	lsls	r1, r1, #10
 8000de8:	430a      	orrs	r2, r1
 8000dea:	615a      	str	r2, [r3, #20]
 8000dec:	4b16      	ldr	r3, [pc, #88]	; (8000e48 <HAL_CAN_MspInit+0xa8>)
 8000dee:	695a      	ldr	r2, [r3, #20]
 8000df0:	2380      	movs	r3, #128	; 0x80
 8000df2:	029b      	lsls	r3, r3, #10
 8000df4:	4013      	ands	r3, r2
 8000df6:	60fb      	str	r3, [r7, #12]
 8000df8:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000dfa:	193b      	adds	r3, r7, r4
 8000dfc:	22c0      	movs	r2, #192	; 0xc0
 8000dfe:	0152      	lsls	r2, r2, #5
 8000e00:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e02:	0021      	movs	r1, r4
 8000e04:	187b      	adds	r3, r7, r1
 8000e06:	2202      	movs	r2, #2
 8000e08:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0a:	187b      	adds	r3, r7, r1
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e10:	187b      	adds	r3, r7, r1
 8000e12:	2203      	movs	r2, #3
 8000e14:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 8000e16:	187b      	adds	r3, r7, r1
 8000e18:	2204      	movs	r2, #4
 8000e1a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e1c:	187a      	adds	r2, r7, r1
 8000e1e:	2390      	movs	r3, #144	; 0x90
 8000e20:	05db      	lsls	r3, r3, #23
 8000e22:	0011      	movs	r1, r2
 8000e24:	0018      	movs	r0, r3
 8000e26:	f001 fb35 	bl	8002494 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	201e      	movs	r0, #30
 8000e30:	f001 f8e8 	bl	8002004 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 8000e34:	201e      	movs	r0, #30
 8000e36:	f001 f8fa 	bl	800202e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8000e3a:	46c0      	nop			; (mov r8, r8)
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	b00b      	add	sp, #44	; 0x2c
 8000e40:	bd90      	pop	{r4, r7, pc}
 8000e42:	46c0      	nop			; (mov r8, r8)
 8000e44:	40006400 	.word	0x40006400
 8000e48:	40021000 	.word	0x40021000

08000e4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e4c:	b590      	push	{r4, r7, lr}
 8000e4e:	b08b      	sub	sp, #44	; 0x2c
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e54:	2414      	movs	r4, #20
 8000e56:	193b      	adds	r3, r7, r4
 8000e58:	0018      	movs	r0, r3
 8000e5a:	2314      	movs	r3, #20
 8000e5c:	001a      	movs	r2, r3
 8000e5e:	2100      	movs	r1, #0
 8000e60:	f003 fbab 	bl	80045ba <memset>
  if(huart->Instance==USART1)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a34      	ldr	r2, [pc, #208]	; (8000f3c <HAL_UART_MspInit+0xf0>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d161      	bne.n	8000f32 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e6e:	4b34      	ldr	r3, [pc, #208]	; (8000f40 <HAL_UART_MspInit+0xf4>)
 8000e70:	699a      	ldr	r2, [r3, #24]
 8000e72:	4b33      	ldr	r3, [pc, #204]	; (8000f40 <HAL_UART_MspInit+0xf4>)
 8000e74:	2180      	movs	r1, #128	; 0x80
 8000e76:	01c9      	lsls	r1, r1, #7
 8000e78:	430a      	orrs	r2, r1
 8000e7a:	619a      	str	r2, [r3, #24]
 8000e7c:	4b30      	ldr	r3, [pc, #192]	; (8000f40 <HAL_UART_MspInit+0xf4>)
 8000e7e:	699a      	ldr	r2, [r3, #24]
 8000e80:	2380      	movs	r3, #128	; 0x80
 8000e82:	01db      	lsls	r3, r3, #7
 8000e84:	4013      	ands	r3, r2
 8000e86:	613b      	str	r3, [r7, #16]
 8000e88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e8a:	4b2d      	ldr	r3, [pc, #180]	; (8000f40 <HAL_UART_MspInit+0xf4>)
 8000e8c:	695a      	ldr	r2, [r3, #20]
 8000e8e:	4b2c      	ldr	r3, [pc, #176]	; (8000f40 <HAL_UART_MspInit+0xf4>)
 8000e90:	2180      	movs	r1, #128	; 0x80
 8000e92:	0289      	lsls	r1, r1, #10
 8000e94:	430a      	orrs	r2, r1
 8000e96:	615a      	str	r2, [r3, #20]
 8000e98:	4b29      	ldr	r3, [pc, #164]	; (8000f40 <HAL_UART_MspInit+0xf4>)
 8000e9a:	695a      	ldr	r2, [r3, #20]
 8000e9c:	2380      	movs	r3, #128	; 0x80
 8000e9e:	029b      	lsls	r3, r3, #10
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	60fb      	str	r3, [r7, #12]
 8000ea4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000ea6:	193b      	adds	r3, r7, r4
 8000ea8:	22c0      	movs	r2, #192	; 0xc0
 8000eaa:	00d2      	lsls	r2, r2, #3
 8000eac:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eae:	0021      	movs	r1, r4
 8000eb0:	187b      	adds	r3, r7, r1
 8000eb2:	2202      	movs	r2, #2
 8000eb4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb6:	187b      	adds	r3, r7, r1
 8000eb8:	2200      	movs	r2, #0
 8000eba:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ebc:	187b      	adds	r3, r7, r1
 8000ebe:	2203      	movs	r2, #3
 8000ec0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000ec2:	187b      	adds	r3, r7, r1
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ec8:	187a      	adds	r2, r7, r1
 8000eca:	2390      	movs	r3, #144	; 0x90
 8000ecc:	05db      	lsls	r3, r3, #23
 8000ece:	0011      	movs	r1, r2
 8000ed0:	0018      	movs	r0, r3
 8000ed2:	f001 fadf 	bl	8002494 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8000ed6:	4b1b      	ldr	r3, [pc, #108]	; (8000f44 <HAL_UART_MspInit+0xf8>)
 8000ed8:	4a1b      	ldr	r2, [pc, #108]	; (8000f48 <HAL_UART_MspInit+0xfc>)
 8000eda:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000edc:	4b19      	ldr	r3, [pc, #100]	; (8000f44 <HAL_UART_MspInit+0xf8>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ee2:	4b18      	ldr	r3, [pc, #96]	; (8000f44 <HAL_UART_MspInit+0xf8>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ee8:	4b16      	ldr	r3, [pc, #88]	; (8000f44 <HAL_UART_MspInit+0xf8>)
 8000eea:	2280      	movs	r2, #128	; 0x80
 8000eec:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000eee:	4b15      	ldr	r3, [pc, #84]	; (8000f44 <HAL_UART_MspInit+0xf8>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ef4:	4b13      	ldr	r3, [pc, #76]	; (8000f44 <HAL_UART_MspInit+0xf8>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000efa:	4b12      	ldr	r3, [pc, #72]	; (8000f44 <HAL_UART_MspInit+0xf8>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000f00:	4b10      	ldr	r3, [pc, #64]	; (8000f44 <HAL_UART_MspInit+0xf8>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000f06:	4b0f      	ldr	r3, [pc, #60]	; (8000f44 <HAL_UART_MspInit+0xf8>)
 8000f08:	0018      	movs	r0, r3
 8000f0a:	f001 f8ad 	bl	8002068 <HAL_DMA_Init>
 8000f0e:	1e03      	subs	r3, r0, #0
 8000f10:	d001      	beq.n	8000f16 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8000f12:	f7ff ff1b 	bl	8000d4c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	4a0a      	ldr	r2, [pc, #40]	; (8000f44 <HAL_UART_MspInit+0xf8>)
 8000f1a:	675a      	str	r2, [r3, #116]	; 0x74
 8000f1c:	4b09      	ldr	r3, [pc, #36]	; (8000f44 <HAL_UART_MspInit+0xf8>)
 8000f1e:	687a      	ldr	r2, [r7, #4]
 8000f20:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000f22:	2200      	movs	r2, #0
 8000f24:	2100      	movs	r1, #0
 8000f26:	201b      	movs	r0, #27
 8000f28:	f001 f86c 	bl	8002004 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f2c:	201b      	movs	r0, #27
 8000f2e:	f001 f87e 	bl	800202e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000f32:	46c0      	nop			; (mov r8, r8)
 8000f34:	46bd      	mov	sp, r7
 8000f36:	b00b      	add	sp, #44	; 0x2c
 8000f38:	bd90      	pop	{r4, r7, pc}
 8000f3a:	46c0      	nop			; (mov r8, r8)
 8000f3c:	40013800 	.word	0x40013800
 8000f40:	40021000 	.word	0x40021000
 8000f44:	200004dc 	.word	0x200004dc
 8000f48:	40020030 	.word	0x40020030

08000f4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f50:	e7fe      	b.n	8000f50 <NMI_Handler+0x4>

08000f52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f52:	b580      	push	{r7, lr}
 8000f54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f56:	e7fe      	b.n	8000f56 <HardFault_Handler+0x4>

08000f58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000f5c:	46c0      	nop			; (mov r8, r8)
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}

08000f62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f62:	b580      	push	{r7, lr}
 8000f64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f66:	46c0      	nop			; (mov r8, r8)
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}

08000f6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f70:	f000 f916 	bl	80011a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f74:	46c0      	nop			; (mov r8, r8)
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
	...

08000f7c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000f80:	4b03      	ldr	r3, [pc, #12]	; (8000f90 <DMA1_Channel2_3_IRQHandler+0x14>)
 8000f82:	0018      	movs	r0, r3
 8000f84:	f001 f99b 	bl	80022be <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000f88:	46c0      	nop			; (mov r8, r8)
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	46c0      	nop			; (mov r8, r8)
 8000f90:	200004dc 	.word	0x200004dc

08000f94 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000f98:	4b03      	ldr	r3, [pc, #12]	; (8000fa8 <USART1_IRQHandler+0x14>)
 8000f9a:	0018      	movs	r0, r3
 8000f9c:	f002 fa34 	bl	8003408 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000fa0:	46c0      	nop			; (mov r8, r8)
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	46c0      	nop			; (mov r8, r8)
 8000fa8:	20000454 	.word	0x20000454

08000fac <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN global interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000fb0:	4b03      	ldr	r3, [pc, #12]	; (8000fc0 <CEC_CAN_IRQHandler+0x14>)
 8000fb2:	0018      	movs	r0, r3
 8000fb4:	f000 fd6d 	bl	8001a92 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 8000fb8:	46c0      	nop			; (mov r8, r8)
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	46c0      	nop			; (mov r8, r8)
 8000fc0:	2000042c 	.word	0x2000042c

08000fc4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000fc8:	46c0      	nop			; (mov r8, r8)
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
	...

08000fd0 <uart_start>:
uint8_t uart_byte_buf[UART_BUFFER_SIZE];
UART_HandleTypeDef uart_huart;

CIRC_BUF_DEF(uart_ring_buf, UART_RING_BUFFER_SIZE);

void uart_start(UART_HandleTypeDef *uart) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
	uart_huart = *uart;
 8000fd8:	4a08      	ldr	r2, [pc, #32]	; (8000ffc <uart_start+0x2c>)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	0010      	movs	r0, r2
 8000fde:	0019      	movs	r1, r3
 8000fe0:	2388      	movs	r3, #136	; 0x88
 8000fe2:	001a      	movs	r2, r3
 8000fe4:	f003 fb16 	bl	8004614 <memcpy>
	HAL_UARTEx_ReceiveToIdle_DMA(uart, uart_byte_buf, UART_BUFFER_SIZE);
 8000fe8:	4905      	ldr	r1, [pc, #20]	; (8001000 <uart_start+0x30>)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2220      	movs	r2, #32
 8000fee:	0018      	movs	r0, r3
 8000ff0:	f003 fa7b 	bl	80044ea <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8000ff4:	46c0      	nop			; (mov r8, r8)
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	b002      	add	sp, #8
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	20000564 	.word	0x20000564
 8001000:	20000544 	.word	0x20000544

08001004 <uart_data_available>:
void uart_interrupt(UART_HandleTypeDef *uart, uint16_t Size) {


}

int uart_data_available() {
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
	if (uart_ring_buf.head >= uart_ring_buf.tail)
 8001008:	4b0b      	ldr	r3, [pc, #44]	; (8001038 <uart_data_available+0x34>)
 800100a:	685a      	ldr	r2, [r3, #4]
 800100c:	4b0a      	ldr	r3, [pc, #40]	; (8001038 <uart_data_available+0x34>)
 800100e:	689b      	ldr	r3, [r3, #8]
 8001010:	429a      	cmp	r2, r3
 8001012:	db05      	blt.n	8001020 <uart_data_available+0x1c>
		return uart_ring_buf.head - uart_ring_buf.tail;
 8001014:	4b08      	ldr	r3, [pc, #32]	; (8001038 <uart_data_available+0x34>)
 8001016:	685a      	ldr	r2, [r3, #4]
 8001018:	4b07      	ldr	r3, [pc, #28]	; (8001038 <uart_data_available+0x34>)
 800101a:	689b      	ldr	r3, [r3, #8]
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	e007      	b.n	8001030 <uart_data_available+0x2c>

	return uart_ring_buf.maxlen - (uart_ring_buf.tail - uart_ring_buf.head);
 8001020:	4b05      	ldr	r3, [pc, #20]	; (8001038 <uart_data_available+0x34>)
 8001022:	68da      	ldr	r2, [r3, #12]
 8001024:	4b04      	ldr	r3, [pc, #16]	; (8001038 <uart_data_available+0x34>)
 8001026:	6899      	ldr	r1, [r3, #8]
 8001028:	4b03      	ldr	r3, [pc, #12]	; (8001038 <uart_data_available+0x34>)
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	1acb      	subs	r3, r1, r3
 800102e:	1ad3      	subs	r3, r2, r3
}
 8001030:	0018      	movs	r0, r3
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	46c0      	nop			; (mov r8, r8)
 8001038:	20000008 	.word	0x20000008

0800103c <uart_get_byte>:

int uart_get_byte() {
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
	return circ_buf_pop(&uart_ring_buf);
 8001040:	4b03      	ldr	r3, [pc, #12]	; (8001050 <uart_get_byte+0x14>)
 8001042:	0018      	movs	r0, r3
 8001044:	f7ff fabd 	bl	80005c2 <circ_buf_pop>
 8001048:	0003      	movs	r3, r0
}
 800104a:	0018      	movs	r0, r3
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	20000008 	.word	0x20000008

08001054 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	000a      	movs	r2, r1
 800105e:	1cbb      	adds	r3, r7, #2
 8001060:	801a      	strh	r2, [r3, #0]
	circ_buf_push_bytes(&uart_ring_buf, uart_byte_buf, Size);
 8001062:	1cbb      	adds	r3, r7, #2
 8001064:	881a      	ldrh	r2, [r3, #0]
 8001066:	4907      	ldr	r1, [pc, #28]	; (8001084 <HAL_UARTEx_RxEventCallback+0x30>)
 8001068:	4b07      	ldr	r3, [pc, #28]	; (8001088 <HAL_UARTEx_RxEventCallback+0x34>)
 800106a:	0018      	movs	r0, r3
 800106c:	f7ff fa2a 	bl	80004c4 <circ_buf_push_bytes>
	HAL_UARTEx_ReceiveToIdle_DMA(huart, uart_byte_buf, UART_BUFFER_SIZE);
 8001070:	4904      	ldr	r1, [pc, #16]	; (8001084 <HAL_UARTEx_RxEventCallback+0x30>)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	2220      	movs	r2, #32
 8001076:	0018      	movs	r0, r3
 8001078:	f003 fa37 	bl	80044ea <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800107c:	46c0      	nop			; (mov r8, r8)
 800107e:	46bd      	mov	sp, r7
 8001080:	b002      	add	sp, #8
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000544 	.word	0x20000544
 8001088:	20000008 	.word	0x20000008

0800108c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800108c:	4813      	ldr	r0, [pc, #76]	; (80010dc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800108e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001090:	f7ff ff98 	bl	8000fc4 <SystemInit>

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8001094:	4812      	ldr	r0, [pc, #72]	; (80010e0 <LoopForever+0x6>)
    LDR R1, [R0]
 8001096:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8001098:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800109a:	4a12      	ldr	r2, [pc, #72]	; (80010e4 <LoopForever+0xa>)
    CMP R1, R2
 800109c:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800109e:	d105      	bne.n	80010ac <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 80010a0:	4811      	ldr	r0, [pc, #68]	; (80010e8 <LoopForever+0xe>)
    LDR R1,=0x00000001
 80010a2:	4912      	ldr	r1, [pc, #72]	; (80010ec <LoopForever+0x12>)
    STR R1, [R0]
 80010a4:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 80010a6:	4812      	ldr	r0, [pc, #72]	; (80010f0 <LoopForever+0x16>)
    LDR R1,=0x00000000
 80010a8:	4912      	ldr	r1, [pc, #72]	; (80010f4 <LoopForever+0x1a>)
    STR R1, [R0]
 80010aa:	6001      	str	r1, [r0, #0]

080010ac <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010ac:	4812      	ldr	r0, [pc, #72]	; (80010f8 <LoopForever+0x1e>)
  ldr r1, =_edata
 80010ae:	4913      	ldr	r1, [pc, #76]	; (80010fc <LoopForever+0x22>)
  ldr r2, =_sidata
 80010b0:	4a13      	ldr	r2, [pc, #76]	; (8001100 <LoopForever+0x26>)
  movs r3, #0
 80010b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010b4:	e002      	b.n	80010bc <LoopCopyDataInit>

080010b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010ba:	3304      	adds	r3, #4

080010bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010c0:	d3f9      	bcc.n	80010b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010c2:	4a10      	ldr	r2, [pc, #64]	; (8001104 <LoopForever+0x2a>)
  ldr r4, =_ebss
 80010c4:	4c10      	ldr	r4, [pc, #64]	; (8001108 <LoopForever+0x2e>)
  movs r3, #0
 80010c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010c8:	e001      	b.n	80010ce <LoopFillZerobss>

080010ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010cc:	3204      	adds	r2, #4

080010ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010d0:	d3fb      	bcc.n	80010ca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80010d2:	f003 fa7b 	bl	80045cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010d6:	f7ff fc49 	bl	800096c <main>

080010da <LoopForever>:

LoopForever:
    b LoopForever
 80010da:	e7fe      	b.n	80010da <LoopForever>
  ldr   r0, =_estack
 80010dc:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 80010e0:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80010e4:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 80010e8:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 80010ec:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80010f0:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80010f4:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80010f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010fc:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8001100:	08004680 	.word	0x08004680
  ldr r2, =_sbss
 8001104:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8001108:	200006f0 	.word	0x200006f0

0800110c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800110c:	e7fe      	b.n	800110c <ADC1_IRQHandler>
	...

08001110 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001114:	4b07      	ldr	r3, [pc, #28]	; (8001134 <HAL_Init+0x24>)
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	4b06      	ldr	r3, [pc, #24]	; (8001134 <HAL_Init+0x24>)
 800111a:	2110      	movs	r1, #16
 800111c:	430a      	orrs	r2, r1
 800111e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001120:	2003      	movs	r0, #3
 8001122:	f000 f809 	bl	8001138 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001126:	f7ff fe17 	bl	8000d58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800112a:	2300      	movs	r3, #0
}
 800112c:	0018      	movs	r0, r3
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	46c0      	nop			; (mov r8, r8)
 8001134:	40022000 	.word	0x40022000

08001138 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001138:	b590      	push	{r4, r7, lr}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001140:	4b14      	ldr	r3, [pc, #80]	; (8001194 <HAL_InitTick+0x5c>)
 8001142:	681c      	ldr	r4, [r3, #0]
 8001144:	4b14      	ldr	r3, [pc, #80]	; (8001198 <HAL_InitTick+0x60>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	0019      	movs	r1, r3
 800114a:	23fa      	movs	r3, #250	; 0xfa
 800114c:	0098      	lsls	r0, r3, #2
 800114e:	f7fe ffdb 	bl	8000108 <__udivsi3>
 8001152:	0003      	movs	r3, r0
 8001154:	0019      	movs	r1, r3
 8001156:	0020      	movs	r0, r4
 8001158:	f7fe ffd6 	bl	8000108 <__udivsi3>
 800115c:	0003      	movs	r3, r0
 800115e:	0018      	movs	r0, r3
 8001160:	f000 ff75 	bl	800204e <HAL_SYSTICK_Config>
 8001164:	1e03      	subs	r3, r0, #0
 8001166:	d001      	beq.n	800116c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001168:	2301      	movs	r3, #1
 800116a:	e00f      	b.n	800118c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2b03      	cmp	r3, #3
 8001170:	d80b      	bhi.n	800118a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001172:	6879      	ldr	r1, [r7, #4]
 8001174:	2301      	movs	r3, #1
 8001176:	425b      	negs	r3, r3
 8001178:	2200      	movs	r2, #0
 800117a:	0018      	movs	r0, r3
 800117c:	f000 ff42 	bl	8002004 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001180:	4b06      	ldr	r3, [pc, #24]	; (800119c <HAL_InitTick+0x64>)
 8001182:	687a      	ldr	r2, [r7, #4]
 8001184:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001186:	2300      	movs	r3, #0
 8001188:	e000      	b.n	800118c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800118a:	2301      	movs	r3, #1
}
 800118c:	0018      	movs	r0, r3
 800118e:	46bd      	mov	sp, r7
 8001190:	b003      	add	sp, #12
 8001192:	bd90      	pop	{r4, r7, pc}
 8001194:	20000004 	.word	0x20000004
 8001198:	2000001c 	.word	0x2000001c
 800119c:	20000018 	.word	0x20000018

080011a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011a4:	4b05      	ldr	r3, [pc, #20]	; (80011bc <HAL_IncTick+0x1c>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	001a      	movs	r2, r3
 80011aa:	4b05      	ldr	r3, [pc, #20]	; (80011c0 <HAL_IncTick+0x20>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	18d2      	adds	r2, r2, r3
 80011b0:	4b03      	ldr	r3, [pc, #12]	; (80011c0 <HAL_IncTick+0x20>)
 80011b2:	601a      	str	r2, [r3, #0]
}
 80011b4:	46c0      	nop			; (mov r8, r8)
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	46c0      	nop			; (mov r8, r8)
 80011bc:	2000001c 	.word	0x2000001c
 80011c0:	200006ec 	.word	0x200006ec

080011c4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  return uwTick;
 80011c8:	4b02      	ldr	r3, [pc, #8]	; (80011d4 <HAL_GetTick+0x10>)
 80011ca:	681b      	ldr	r3, [r3, #0]
}
 80011cc:	0018      	movs	r0, r3
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	46c0      	nop			; (mov r8, r8)
 80011d4:	200006ec 	.word	0x200006ec

080011d8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d101      	bne.n	80011ea <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80011e6:	2301      	movs	r3, #1
 80011e8:	e0f0      	b.n	80013cc <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2220      	movs	r2, #32
 80011ee:	5c9b      	ldrb	r3, [r3, r2]
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d103      	bne.n	80011fe <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	0018      	movs	r0, r3
 80011fa:	f7ff fdd1 	bl	8000da0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	2101      	movs	r1, #1
 800120a:	430a      	orrs	r2, r1
 800120c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800120e:	f7ff ffd9 	bl	80011c4 <HAL_GetTick>
 8001212:	0003      	movs	r3, r0
 8001214:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001216:	e013      	b.n	8001240 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001218:	f7ff ffd4 	bl	80011c4 <HAL_GetTick>
 800121c:	0002      	movs	r2, r0
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	2b0a      	cmp	r3, #10
 8001224:	d90c      	bls.n	8001240 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800122a:	2280      	movs	r2, #128	; 0x80
 800122c:	0292      	lsls	r2, r2, #10
 800122e:	431a      	orrs	r2, r3
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2220      	movs	r2, #32
 8001238:	2105      	movs	r1, #5
 800123a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800123c:	2301      	movs	r3, #1
 800123e:	e0c5      	b.n	80013cc <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	2201      	movs	r2, #1
 8001248:	4013      	ands	r3, r2
 800124a:	d0e5      	beq.n	8001218 <HAL_CAN_Init+0x40>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	2102      	movs	r1, #2
 8001258:	438a      	bics	r2, r1
 800125a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800125c:	f7ff ffb2 	bl	80011c4 <HAL_GetTick>
 8001260:	0003      	movs	r3, r0
 8001262:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001264:	e013      	b.n	800128e <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001266:	f7ff ffad 	bl	80011c4 <HAL_GetTick>
 800126a:	0002      	movs	r2, r0
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	1ad3      	subs	r3, r2, r3
 8001270:	2b0a      	cmp	r3, #10
 8001272:	d90c      	bls.n	800128e <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001278:	2280      	movs	r2, #128	; 0x80
 800127a:	0292      	lsls	r2, r2, #10
 800127c:	431a      	orrs	r2, r3
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2220      	movs	r2, #32
 8001286:	2105      	movs	r1, #5
 8001288:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800128a:	2301      	movs	r3, #1
 800128c:	e09e      	b.n	80013cc <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	2202      	movs	r2, #2
 8001296:	4013      	ands	r3, r2
 8001298:	d1e5      	bne.n	8001266 <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	7e1b      	ldrb	r3, [r3, #24]
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d108      	bne.n	80012b4 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2180      	movs	r1, #128	; 0x80
 80012ae:	430a      	orrs	r2, r1
 80012b0:	601a      	str	r2, [r3, #0]
 80012b2:	e007      	b.n	80012c4 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	2180      	movs	r1, #128	; 0x80
 80012c0:	438a      	bics	r2, r1
 80012c2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	7e5b      	ldrb	r3, [r3, #25]
 80012c8:	2b01      	cmp	r3, #1
 80012ca:	d108      	bne.n	80012de <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	681a      	ldr	r2, [r3, #0]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2140      	movs	r1, #64	; 0x40
 80012d8:	430a      	orrs	r2, r1
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	e007      	b.n	80012ee <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2140      	movs	r1, #64	; 0x40
 80012ea:	438a      	bics	r2, r1
 80012ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	7e9b      	ldrb	r3, [r3, #26]
 80012f2:	2b01      	cmp	r3, #1
 80012f4:	d108      	bne.n	8001308 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	2120      	movs	r1, #32
 8001302:	430a      	orrs	r2, r1
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	e007      	b.n	8001318 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	2120      	movs	r1, #32
 8001314:	438a      	bics	r2, r1
 8001316:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	7edb      	ldrb	r3, [r3, #27]
 800131c:	2b01      	cmp	r3, #1
 800131e:	d108      	bne.n	8001332 <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	2110      	movs	r1, #16
 800132c:	438a      	bics	r2, r1
 800132e:	601a      	str	r2, [r3, #0]
 8001330:	e007      	b.n	8001342 <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	2110      	movs	r1, #16
 800133e:	430a      	orrs	r2, r1
 8001340:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	7f1b      	ldrb	r3, [r3, #28]
 8001346:	2b01      	cmp	r3, #1
 8001348:	d108      	bne.n	800135c <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	681a      	ldr	r2, [r3, #0]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	2108      	movs	r1, #8
 8001356:	430a      	orrs	r2, r1
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	e007      	b.n	800136c <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	2108      	movs	r1, #8
 8001368:	438a      	bics	r2, r1
 800136a:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	7f5b      	ldrb	r3, [r3, #29]
 8001370:	2b01      	cmp	r3, #1
 8001372:	d108      	bne.n	8001386 <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2104      	movs	r1, #4
 8001380:	430a      	orrs	r2, r1
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	e007      	b.n	8001396 <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	681a      	ldr	r2, [r3, #0]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2104      	movs	r1, #4
 8001392:	438a      	bics	r2, r1
 8001394:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	689a      	ldr	r2, [r3, #8]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	68db      	ldr	r3, [r3, #12]
 800139e:	431a      	orrs	r2, r3
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	691b      	ldr	r3, [r3, #16]
 80013a4:	431a      	orrs	r2, r3
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	695b      	ldr	r3, [r3, #20]
 80013aa:	431a      	orrs	r2, r3
 80013ac:	0011      	movs	r1, r2
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	1e5a      	subs	r2, r3, #1
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	430a      	orrs	r2, r1
 80013ba:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2200      	movs	r2, #0
 80013c0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2220      	movs	r2, #32
 80013c6:	2101      	movs	r1, #1
 80013c8:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80013ca:	2300      	movs	r3, #0
}
 80013cc:	0018      	movs	r0, r3
 80013ce:	46bd      	mov	sp, r7
 80013d0:	b004      	add	sp, #16
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80013e4:	2013      	movs	r0, #19
 80013e6:	183b      	adds	r3, r7, r0
 80013e8:	687a      	ldr	r2, [r7, #4]
 80013ea:	2120      	movs	r1, #32
 80013ec:	5c52      	ldrb	r2, [r2, r1]
 80013ee:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 80013f0:	0002      	movs	r2, r0
 80013f2:	18bb      	adds	r3, r7, r2
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	2b01      	cmp	r3, #1
 80013f8:	d004      	beq.n	8001404 <HAL_CAN_ConfigFilter+0x30>
 80013fa:	18bb      	adds	r3, r7, r2
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	2b02      	cmp	r3, #2
 8001400:	d000      	beq.n	8001404 <HAL_CAN_ConfigFilter+0x30>
 8001402:	e0cd      	b.n	80015a0 <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001404:	697a      	ldr	r2, [r7, #20]
 8001406:	2380      	movs	r3, #128	; 0x80
 8001408:	009b      	lsls	r3, r3, #2
 800140a:	58d3      	ldr	r3, [r2, r3]
 800140c:	2201      	movs	r2, #1
 800140e:	431a      	orrs	r2, r3
 8001410:	0011      	movs	r1, r2
 8001412:	697a      	ldr	r2, [r7, #20]
 8001414:	2380      	movs	r3, #128	; 0x80
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	695b      	ldr	r3, [r3, #20]
 800141e:	221f      	movs	r2, #31
 8001420:	4013      	ands	r3, r2
 8001422:	2201      	movs	r2, #1
 8001424:	409a      	lsls	r2, r3
 8001426:	0013      	movs	r3, r2
 8001428:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800142a:	697a      	ldr	r2, [r7, #20]
 800142c:	2387      	movs	r3, #135	; 0x87
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	58d3      	ldr	r3, [r2, r3]
 8001432:	68fa      	ldr	r2, [r7, #12]
 8001434:	43d2      	mvns	r2, r2
 8001436:	401a      	ands	r2, r3
 8001438:	0011      	movs	r1, r2
 800143a:	697a      	ldr	r2, [r7, #20]
 800143c:	2387      	movs	r3, #135	; 0x87
 800143e:	009b      	lsls	r3, r3, #2
 8001440:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	69db      	ldr	r3, [r3, #28]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d129      	bne.n	800149e <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800144a:	697a      	ldr	r2, [r7, #20]
 800144c:	2383      	movs	r3, #131	; 0x83
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	58d3      	ldr	r3, [r2, r3]
 8001452:	68fa      	ldr	r2, [r7, #12]
 8001454:	43d2      	mvns	r2, r2
 8001456:	401a      	ands	r2, r3
 8001458:	0011      	movs	r1, r2
 800145a:	697a      	ldr	r2, [r7, #20]
 800145c:	2383      	movs	r3, #131	; 0x83
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	68db      	ldr	r3, [r3, #12]
 8001466:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	041b      	lsls	r3, r3, #16
 800146e:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001474:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	3248      	adds	r2, #72	; 0x48
 800147a:	00d2      	lsls	r2, r2, #3
 800147c:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	041b      	lsls	r3, r3, #16
 800148a:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001490:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001492:	6979      	ldr	r1, [r7, #20]
 8001494:	3348      	adds	r3, #72	; 0x48
 8001496:	00db      	lsls	r3, r3, #3
 8001498:	18cb      	adds	r3, r1, r3
 800149a:	3304      	adds	r3, #4
 800149c:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	69db      	ldr	r3, [r3, #28]
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d128      	bne.n	80014f8 <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80014a6:	697a      	ldr	r2, [r7, #20]
 80014a8:	2383      	movs	r3, #131	; 0x83
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	58d2      	ldr	r2, [r2, r3]
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	431a      	orrs	r2, r3
 80014b2:	0011      	movs	r1, r2
 80014b4:	697a      	ldr	r2, [r7, #20]
 80014b6:	2383      	movs	r3, #131	; 0x83
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	041b      	lsls	r3, r3, #16
 80014c8:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80014ce:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	3248      	adds	r2, #72	; 0x48
 80014d4:	00d2      	lsls	r2, r2, #3
 80014d6:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	689b      	ldr	r3, [r3, #8]
 80014dc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	68db      	ldr	r3, [r3, #12]
 80014e2:	041b      	lsls	r3, r3, #16
 80014e4:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80014ea:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80014ec:	6979      	ldr	r1, [r7, #20]
 80014ee:	3348      	adds	r3, #72	; 0x48
 80014f0:	00db      	lsls	r3, r3, #3
 80014f2:	18cb      	adds	r3, r1, r3
 80014f4:	3304      	adds	r3, #4
 80014f6:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	699b      	ldr	r3, [r3, #24]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d10c      	bne.n	800151a <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001500:	697a      	ldr	r2, [r7, #20]
 8001502:	2381      	movs	r3, #129	; 0x81
 8001504:	009b      	lsls	r3, r3, #2
 8001506:	58d3      	ldr	r3, [r2, r3]
 8001508:	68fa      	ldr	r2, [r7, #12]
 800150a:	43d2      	mvns	r2, r2
 800150c:	401a      	ands	r2, r3
 800150e:	0011      	movs	r1, r2
 8001510:	697a      	ldr	r2, [r7, #20]
 8001512:	2381      	movs	r3, #129	; 0x81
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	50d1      	str	r1, [r2, r3]
 8001518:	e00a      	b.n	8001530 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800151a:	697a      	ldr	r2, [r7, #20]
 800151c:	2381      	movs	r3, #129	; 0x81
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	58d2      	ldr	r2, [r2, r3]
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	431a      	orrs	r2, r3
 8001526:	0011      	movs	r1, r2
 8001528:	697a      	ldr	r2, [r7, #20]
 800152a:	2381      	movs	r3, #129	; 0x81
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	691b      	ldr	r3, [r3, #16]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d10c      	bne.n	8001552 <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001538:	697a      	ldr	r2, [r7, #20]
 800153a:	2385      	movs	r3, #133	; 0x85
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	58d3      	ldr	r3, [r2, r3]
 8001540:	68fa      	ldr	r2, [r7, #12]
 8001542:	43d2      	mvns	r2, r2
 8001544:	401a      	ands	r2, r3
 8001546:	0011      	movs	r1, r2
 8001548:	697a      	ldr	r2, [r7, #20]
 800154a:	2385      	movs	r3, #133	; 0x85
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	50d1      	str	r1, [r2, r3]
 8001550:	e00a      	b.n	8001568 <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001552:	697a      	ldr	r2, [r7, #20]
 8001554:	2385      	movs	r3, #133	; 0x85
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	58d2      	ldr	r2, [r2, r3]
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	431a      	orrs	r2, r3
 800155e:	0011      	movs	r1, r2
 8001560:	697a      	ldr	r2, [r7, #20]
 8001562:	2385      	movs	r3, #133	; 0x85
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	6a1b      	ldr	r3, [r3, #32]
 800156c:	2b01      	cmp	r3, #1
 800156e:	d10a      	bne.n	8001586 <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001570:	697a      	ldr	r2, [r7, #20]
 8001572:	2387      	movs	r3, #135	; 0x87
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	58d2      	ldr	r2, [r2, r3]
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	431a      	orrs	r2, r3
 800157c:	0011      	movs	r1, r2
 800157e:	697a      	ldr	r2, [r7, #20]
 8001580:	2387      	movs	r3, #135	; 0x87
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001586:	697a      	ldr	r2, [r7, #20]
 8001588:	2380      	movs	r3, #128	; 0x80
 800158a:	009b      	lsls	r3, r3, #2
 800158c:	58d3      	ldr	r3, [r2, r3]
 800158e:	2201      	movs	r2, #1
 8001590:	4393      	bics	r3, r2
 8001592:	0019      	movs	r1, r3
 8001594:	697a      	ldr	r2, [r7, #20]
 8001596:	2380      	movs	r3, #128	; 0x80
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 800159c:	2300      	movs	r3, #0
 800159e:	e007      	b.n	80015b0 <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015a4:	2280      	movs	r2, #128	; 0x80
 80015a6:	02d2      	lsls	r2, r2, #11
 80015a8:	431a      	orrs	r2, r3
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80015ae:	2301      	movs	r3, #1
  }
}
 80015b0:	0018      	movs	r0, r3
 80015b2:	46bd      	mov	sp, r7
 80015b4:	b006      	add	sp, #24
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2220      	movs	r2, #32
 80015c4:	5c9b      	ldrb	r3, [r3, r2]
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d12f      	bne.n	800162c <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2220      	movs	r2, #32
 80015d0:	2102      	movs	r1, #2
 80015d2:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2101      	movs	r1, #1
 80015e0:	438a      	bics	r2, r1
 80015e2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80015e4:	f7ff fdee 	bl	80011c4 <HAL_GetTick>
 80015e8:	0003      	movs	r3, r0
 80015ea:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80015ec:	e013      	b.n	8001616 <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80015ee:	f7ff fde9 	bl	80011c4 <HAL_GetTick>
 80015f2:	0002      	movs	r2, r0
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	1ad3      	subs	r3, r2, r3
 80015f8:	2b0a      	cmp	r3, #10
 80015fa:	d90c      	bls.n	8001616 <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001600:	2280      	movs	r2, #128	; 0x80
 8001602:	0292      	lsls	r2, r2, #10
 8001604:	431a      	orrs	r2, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2220      	movs	r2, #32
 800160e:	2105      	movs	r1, #5
 8001610:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e012      	b.n	800163c <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	2201      	movs	r2, #1
 800161e:	4013      	ands	r3, r2
 8001620:	d1e5      	bne.n	80015ee <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2200      	movs	r2, #0
 8001626:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001628:	2300      	movs	r3, #0
 800162a:	e007      	b.n	800163c <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001630:	2280      	movs	r2, #128	; 0x80
 8001632:	0312      	lsls	r2, r2, #12
 8001634:	431a      	orrs	r2, r3
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
  }
}
 800163c:	0018      	movs	r0, r3
 800163e:	46bd      	mov	sp, r7
 8001640:	b004      	add	sp, #16
 8001642:	bd80      	pop	{r7, pc}

08001644 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b088      	sub	sp, #32
 8001648:	af00      	add	r7, sp, #0
 800164a:	60f8      	str	r0, [r7, #12]
 800164c:	60b9      	str	r1, [r7, #8]
 800164e:	607a      	str	r2, [r7, #4]
 8001650:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001652:	201f      	movs	r0, #31
 8001654:	183b      	adds	r3, r7, r0
 8001656:	68fa      	ldr	r2, [r7, #12]
 8001658:	2120      	movs	r1, #32
 800165a:	5c52      	ldrb	r2, [r2, r1]
 800165c:	701a      	strb	r2, [r3, #0]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	689b      	ldr	r3, [r3, #8]
 8001664:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001666:	183b      	adds	r3, r7, r0
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	2b01      	cmp	r3, #1
 800166c:	d004      	beq.n	8001678 <HAL_CAN_AddTxMessage+0x34>
 800166e:	183b      	adds	r3, r7, r0
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	2b02      	cmp	r3, #2
 8001674:	d000      	beq.n	8001678 <HAL_CAN_AddTxMessage+0x34>
 8001676:	e0ab      	b.n	80017d0 <HAL_CAN_AddTxMessage+0x18c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001678:	69ba      	ldr	r2, [r7, #24]
 800167a:	2380      	movs	r3, #128	; 0x80
 800167c:	04db      	lsls	r3, r3, #19
 800167e:	4013      	ands	r3, r2
 8001680:	d10a      	bne.n	8001698 <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001682:	69ba      	ldr	r2, [r7, #24]
 8001684:	2380      	movs	r3, #128	; 0x80
 8001686:	051b      	lsls	r3, r3, #20
 8001688:	4013      	ands	r3, r2
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800168a:	d105      	bne.n	8001698 <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME2) != 0U))
 800168c:	69ba      	ldr	r2, [r7, #24]
 800168e:	2380      	movs	r3, #128	; 0x80
 8001690:	055b      	lsls	r3, r3, #21
 8001692:	4013      	ands	r3, r2
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001694:	d100      	bne.n	8001698 <HAL_CAN_AddTxMessage+0x54>
 8001696:	e092      	b.n	80017be <HAL_CAN_AddTxMessage+0x17a>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001698:	69bb      	ldr	r3, [r7, #24]
 800169a:	0e1b      	lsrs	r3, r3, #24
 800169c:	2203      	movs	r2, #3
 800169e:	4013      	ands	r3, r2
 80016a0:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80016a2:	2201      	movs	r2, #1
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	409a      	lsls	r2, r3
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	689b      	ldr	r3, [r3, #8]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d10c      	bne.n	80016ce <HAL_CAN_AddTxMessage+0x8a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	0559      	lsls	r1, r3, #21
                                                           pHeader->RTR);
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4311      	orrs	r1, r2
 80016c4:	697a      	ldr	r2, [r7, #20]
 80016c6:	3218      	adds	r2, #24
 80016c8:	0112      	lsls	r2, r2, #4
 80016ca:	50d1      	str	r1, [r2, r3]
 80016cc:	e00f      	b.n	80016ee <HAL_CAN_AddTxMessage+0xaa>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80016d4:	68bb      	ldr	r3, [r7, #8]
 80016d6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80016d8:	431a      	orrs	r2, r3
 80016da:	0011      	movs	r1, r2
                                                           pHeader->RTR);
 80016dc:	68bb      	ldr	r3, [r7, #8]
 80016de:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	681b      	ldr	r3, [r3, #0]
                                                           pHeader->IDE |
 80016e4:	4311      	orrs	r1, r2
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80016e6:	697a      	ldr	r2, [r7, #20]
 80016e8:	3218      	adds	r2, #24
 80016ea:	0112      	lsls	r2, r2, #4
 80016ec:	50d1      	str	r1, [r2, r3]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	6819      	ldr	r1, [r3, #0]
 80016f2:	68bb      	ldr	r3, [r7, #8]
 80016f4:	691a      	ldr	r2, [r3, #16]
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	3318      	adds	r3, #24
 80016fa:	011b      	lsls	r3, r3, #4
 80016fc:	18cb      	adds	r3, r1, r3
 80016fe:	3304      	adds	r3, #4
 8001700:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	7d1b      	ldrb	r3, [r3, #20]
 8001706:	2b01      	cmp	r3, #1
 8001708:	d112      	bne.n	8001730 <HAL_CAN_AddTxMessage+0xec>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	3318      	adds	r3, #24
 8001712:	011b      	lsls	r3, r3, #4
 8001714:	18d3      	adds	r3, r2, r3
 8001716:	3304      	adds	r3, #4
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	6819      	ldr	r1, [r3, #0]
 800171e:	2380      	movs	r3, #128	; 0x80
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	431a      	orrs	r2, r3
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	3318      	adds	r3, #24
 8001728:	011b      	lsls	r3, r3, #4
 800172a:	18cb      	adds	r3, r1, r3
 800172c:	3304      	adds	r3, #4
 800172e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	3307      	adds	r3, #7
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	061a      	lsls	r2, r3, #24
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	3306      	adds	r3, #6
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	041b      	lsls	r3, r3, #16
 8001740:	431a      	orrs	r2, r3
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	3305      	adds	r3, #5
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	021b      	lsls	r3, r3, #8
 800174a:	431a      	orrs	r2, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	3304      	adds	r3, #4
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	0019      	movs	r1, r3
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	6818      	ldr	r0, [r3, #0]
 8001758:	430a      	orrs	r2, r1
 800175a:	6979      	ldr	r1, [r7, #20]
 800175c:	23c6      	movs	r3, #198	; 0xc6
 800175e:	005b      	lsls	r3, r3, #1
 8001760:	0109      	lsls	r1, r1, #4
 8001762:	1841      	adds	r1, r0, r1
 8001764:	18cb      	adds	r3, r1, r3
 8001766:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	3303      	adds	r3, #3
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	061a      	lsls	r2, r3, #24
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	3302      	adds	r3, #2
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	041b      	lsls	r3, r3, #16
 8001778:	431a      	orrs	r2, r3
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	3301      	adds	r3, #1
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	021b      	lsls	r3, r3, #8
 8001782:	431a      	orrs	r2, r3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	0019      	movs	r1, r3
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	6818      	ldr	r0, [r3, #0]
 800178e:	430a      	orrs	r2, r1
 8001790:	6979      	ldr	r1, [r7, #20]
 8001792:	23c4      	movs	r3, #196	; 0xc4
 8001794:	005b      	lsls	r3, r3, #1
 8001796:	0109      	lsls	r1, r1, #4
 8001798:	1841      	adds	r1, r0, r1
 800179a:	18cb      	adds	r3, r1, r3
 800179c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	697a      	ldr	r2, [r7, #20]
 80017a4:	3218      	adds	r2, #24
 80017a6:	0112      	lsls	r2, r2, #4
 80017a8:	58d2      	ldr	r2, [r2, r3]
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	2101      	movs	r1, #1
 80017b0:	4311      	orrs	r1, r2
 80017b2:	697a      	ldr	r2, [r7, #20]
 80017b4:	3218      	adds	r2, #24
 80017b6:	0112      	lsls	r2, r2, #4
 80017b8:	50d1      	str	r1, [r2, r3]

      /* Return function status */
      return HAL_OK;
 80017ba:	2300      	movs	r3, #0
 80017bc:	e010      	b.n	80017e0 <HAL_CAN_AddTxMessage+0x19c>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017c2:	2280      	movs	r2, #128	; 0x80
 80017c4:	0392      	lsls	r2, r2, #14
 80017c6:	431a      	orrs	r2, r3
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e007      	b.n	80017e0 <HAL_CAN_AddTxMessage+0x19c>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017d4:	2280      	movs	r2, #128	; 0x80
 80017d6:	02d2      	lsls	r2, r2, #11
 80017d8:	431a      	orrs	r2, r3
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
  }
}
 80017e0:	0018      	movs	r0, r3
 80017e2:	46bd      	mov	sp, r7
 80017e4:	b008      	add	sp, #32
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b086      	sub	sp, #24
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	60f8      	str	r0, [r7, #12]
 80017f0:	60b9      	str	r1, [r7, #8]
 80017f2:	607a      	str	r2, [r7, #4]
 80017f4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80017f6:	2017      	movs	r0, #23
 80017f8:	183b      	adds	r3, r7, r0
 80017fa:	68fa      	ldr	r2, [r7, #12]
 80017fc:	2120      	movs	r1, #32
 80017fe:	5c52      	ldrb	r2, [r2, r1]
 8001800:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001802:	0002      	movs	r2, r0
 8001804:	18bb      	adds	r3, r7, r2
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	2b01      	cmp	r3, #1
 800180a:	d004      	beq.n	8001816 <HAL_CAN_GetRxMessage+0x2e>
 800180c:	18bb      	adds	r3, r7, r2
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	2b02      	cmp	r3, #2
 8001812:	d000      	beq.n	8001816 <HAL_CAN_GetRxMessage+0x2e>
 8001814:	e107      	b.n	8001a26 <HAL_CAN_GetRxMessage+0x23e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001816:	68bb      	ldr	r3, [r7, #8]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d10e      	bne.n	800183a <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	68db      	ldr	r3, [r3, #12]
 8001822:	2203      	movs	r2, #3
 8001824:	4013      	ands	r3, r2
 8001826:	d117      	bne.n	8001858 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800182c:	2280      	movs	r2, #128	; 0x80
 800182e:	0392      	lsls	r2, r2, #14
 8001830:	431a      	orrs	r2, r3
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e0fd      	b.n	8001a36 <HAL_CAN_GetRxMessage+0x24e>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	691b      	ldr	r3, [r3, #16]
 8001840:	2203      	movs	r2, #3
 8001842:	4013      	ands	r3, r2
 8001844:	d108      	bne.n	8001858 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800184a:	2280      	movs	r2, #128	; 0x80
 800184c:	0392      	lsls	r2, r2, #14
 800184e:	431a      	orrs	r2, r3
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001854:	2301      	movs	r3, #1
 8001856:	e0ee      	b.n	8001a36 <HAL_CAN_GetRxMessage+0x24e>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	68ba      	ldr	r2, [r7, #8]
 800185e:	321b      	adds	r2, #27
 8001860:	0112      	lsls	r2, r2, #4
 8001862:	58d3      	ldr	r3, [r2, r3]
 8001864:	2204      	movs	r2, #4
 8001866:	401a      	ands	r2, r3
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d10b      	bne.n	800188c <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	68ba      	ldr	r2, [r7, #8]
 800187a:	321b      	adds	r2, #27
 800187c:	0112      	lsls	r2, r2, #4
 800187e:	58d3      	ldr	r3, [r2, r3]
 8001880:	0d5b      	lsrs	r3, r3, #21
 8001882:	055b      	lsls	r3, r3, #21
 8001884:	0d5a      	lsrs	r2, r3, #21
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	601a      	str	r2, [r3, #0]
 800188a:	e00a      	b.n	80018a2 <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	68ba      	ldr	r2, [r7, #8]
 8001892:	321b      	adds	r2, #27
 8001894:	0112      	lsls	r2, r2, #4
 8001896:	58d3      	ldr	r3, [r2, r3]
 8001898:	08db      	lsrs	r3, r3, #3
 800189a:	00db      	lsls	r3, r3, #3
 800189c:	08da      	lsrs	r2, r3, #3
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	68ba      	ldr	r2, [r7, #8]
 80018a8:	321b      	adds	r2, #27
 80018aa:	0112      	lsls	r2, r2, #4
 80018ac:	58d3      	ldr	r3, [r2, r3]
 80018ae:	2202      	movs	r2, #2
 80018b0:	401a      	ands	r2, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	331b      	adds	r3, #27
 80018be:	011b      	lsls	r3, r3, #4
 80018c0:	18d3      	adds	r3, r2, r3
 80018c2:	3304      	adds	r3, #4
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	2208      	movs	r2, #8
 80018c8:	4013      	ands	r3, r2
 80018ca:	d003      	beq.n	80018d4 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2208      	movs	r2, #8
 80018d0:	611a      	str	r2, [r3, #16]
 80018d2:	e00b      	b.n	80018ec <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	331b      	adds	r3, #27
 80018dc:	011b      	lsls	r3, r3, #4
 80018de:	18d3      	adds	r3, r2, r3
 80018e0:	3304      	adds	r3, #4
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	220f      	movs	r2, #15
 80018e6:	401a      	ands	r2, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	331b      	adds	r3, #27
 80018f4:	011b      	lsls	r3, r3, #4
 80018f6:	18d3      	adds	r3, r2, r3
 80018f8:	3304      	adds	r3, #4
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	0a1b      	lsrs	r3, r3, #8
 80018fe:	22ff      	movs	r2, #255	; 0xff
 8001900:	401a      	ands	r2, r3
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	331b      	adds	r3, #27
 800190e:	011b      	lsls	r3, r3, #4
 8001910:	18d3      	adds	r3, r2, r3
 8001912:	3304      	adds	r3, #4
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	0c1b      	lsrs	r3, r3, #16
 8001918:	041b      	lsls	r3, r3, #16
 800191a:	0c1a      	lsrs	r2, r3, #16
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	6819      	ldr	r1, [r3, #0]
 8001924:	68ba      	ldr	r2, [r7, #8]
 8001926:	23dc      	movs	r3, #220	; 0xdc
 8001928:	005b      	lsls	r3, r3, #1
 800192a:	0112      	lsls	r2, r2, #4
 800192c:	188a      	adds	r2, r1, r2
 800192e:	18d3      	adds	r3, r2, r3
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	b2da      	uxtb	r2, r3
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	6819      	ldr	r1, [r3, #0]
 800193c:	68ba      	ldr	r2, [r7, #8]
 800193e:	23dc      	movs	r3, #220	; 0xdc
 8001940:	005b      	lsls	r3, r3, #1
 8001942:	0112      	lsls	r2, r2, #4
 8001944:	188a      	adds	r2, r1, r2
 8001946:	18d3      	adds	r3, r2, r3
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	0a1a      	lsrs	r2, r3, #8
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	3301      	adds	r3, #1
 8001950:	b2d2      	uxtb	r2, r2
 8001952:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	6819      	ldr	r1, [r3, #0]
 8001958:	68ba      	ldr	r2, [r7, #8]
 800195a:	23dc      	movs	r3, #220	; 0xdc
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	0112      	lsls	r2, r2, #4
 8001960:	188a      	adds	r2, r1, r2
 8001962:	18d3      	adds	r3, r2, r3
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	0c1a      	lsrs	r2, r3, #16
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	3302      	adds	r3, #2
 800196c:	b2d2      	uxtb	r2, r2
 800196e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	6819      	ldr	r1, [r3, #0]
 8001974:	68ba      	ldr	r2, [r7, #8]
 8001976:	23dc      	movs	r3, #220	; 0xdc
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	0112      	lsls	r2, r2, #4
 800197c:	188a      	adds	r2, r1, r2
 800197e:	18d3      	adds	r3, r2, r3
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	0e1a      	lsrs	r2, r3, #24
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	3303      	adds	r3, #3
 8001988:	b2d2      	uxtb	r2, r2
 800198a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	6819      	ldr	r1, [r3, #0]
 8001990:	68ba      	ldr	r2, [r7, #8]
 8001992:	23de      	movs	r3, #222	; 0xde
 8001994:	005b      	lsls	r3, r3, #1
 8001996:	0112      	lsls	r2, r2, #4
 8001998:	188a      	adds	r2, r1, r2
 800199a:	18d3      	adds	r3, r2, r3
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	3304      	adds	r3, #4
 80019a2:	b2d2      	uxtb	r2, r2
 80019a4:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	6819      	ldr	r1, [r3, #0]
 80019aa:	68ba      	ldr	r2, [r7, #8]
 80019ac:	23de      	movs	r3, #222	; 0xde
 80019ae:	005b      	lsls	r3, r3, #1
 80019b0:	0112      	lsls	r2, r2, #4
 80019b2:	188a      	adds	r2, r1, r2
 80019b4:	18d3      	adds	r3, r2, r3
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	0a1a      	lsrs	r2, r3, #8
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	3305      	adds	r3, #5
 80019be:	b2d2      	uxtb	r2, r2
 80019c0:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	6819      	ldr	r1, [r3, #0]
 80019c6:	68ba      	ldr	r2, [r7, #8]
 80019c8:	23de      	movs	r3, #222	; 0xde
 80019ca:	005b      	lsls	r3, r3, #1
 80019cc:	0112      	lsls	r2, r2, #4
 80019ce:	188a      	adds	r2, r1, r2
 80019d0:	18d3      	adds	r3, r2, r3
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	0c1a      	lsrs	r2, r3, #16
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	3306      	adds	r3, #6
 80019da:	b2d2      	uxtb	r2, r2
 80019dc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	6819      	ldr	r1, [r3, #0]
 80019e2:	68ba      	ldr	r2, [r7, #8]
 80019e4:	23de      	movs	r3, #222	; 0xde
 80019e6:	005b      	lsls	r3, r3, #1
 80019e8:	0112      	lsls	r2, r2, #4
 80019ea:	188a      	adds	r2, r1, r2
 80019ec:	18d3      	adds	r3, r2, r3
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	0e1a      	lsrs	r2, r3, #24
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	3307      	adds	r3, #7
 80019f6:	b2d2      	uxtb	r2, r2
 80019f8:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d108      	bne.n	8001a12 <HAL_CAN_GetRxMessage+0x22a>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	68da      	ldr	r2, [r3, #12]
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	2120      	movs	r1, #32
 8001a0c:	430a      	orrs	r2, r1
 8001a0e:	60da      	str	r2, [r3, #12]
 8001a10:	e007      	b.n	8001a22 <HAL_CAN_GetRxMessage+0x23a>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	691a      	ldr	r2, [r3, #16]
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2120      	movs	r1, #32
 8001a1e:	430a      	orrs	r2, r1
 8001a20:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001a22:	2300      	movs	r3, #0
 8001a24:	e007      	b.n	8001a36 <HAL_CAN_GetRxMessage+0x24e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a2a:	2280      	movs	r2, #128	; 0x80
 8001a2c:	02d2      	lsls	r2, r2, #11
 8001a2e:	431a      	orrs	r2, r3
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
  }
}
 8001a36:	0018      	movs	r0, r3
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	b006      	add	sp, #24
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b084      	sub	sp, #16
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
 8001a46:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001a48:	200f      	movs	r0, #15
 8001a4a:	183b      	adds	r3, r7, r0
 8001a4c:	687a      	ldr	r2, [r7, #4]
 8001a4e:	2120      	movs	r1, #32
 8001a50:	5c52      	ldrb	r2, [r2, r1]
 8001a52:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001a54:	0002      	movs	r2, r0
 8001a56:	18bb      	adds	r3, r7, r2
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d003      	beq.n	8001a66 <HAL_CAN_ActivateNotification+0x28>
 8001a5e:	18bb      	adds	r3, r7, r2
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	2b02      	cmp	r3, #2
 8001a64:	d109      	bne.n	8001a7a <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	6959      	ldr	r1, [r3, #20]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	683a      	ldr	r2, [r7, #0]
 8001a72:	430a      	orrs	r2, r1
 8001a74:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001a76:	2300      	movs	r3, #0
 8001a78:	e007      	b.n	8001a8a <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a7e:	2280      	movs	r2, #128	; 0x80
 8001a80:	02d2      	lsls	r2, r2, #11
 8001a82:	431a      	orrs	r2, r3
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
  }
}
 8001a8a:	0018      	movs	r0, r3
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	b004      	add	sp, #16
 8001a90:	bd80      	pop	{r7, pc}

08001a92 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b08a      	sub	sp, #40	; 0x28
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	695b      	ldr	r3, [r3, #20]
 8001aa4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	691b      	ldr	r3, [r3, #16]
 8001ac4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	699b      	ldr	r3, [r3, #24]
 8001acc:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001ace:	6a3b      	ldr	r3, [r7, #32]
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	d100      	bne.n	8001ad8 <HAL_CAN_IRQHandler+0x46>
 8001ad6:	e084      	b.n	8001be2 <HAL_CAN_IRQHandler+0x150>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001ad8:	69bb      	ldr	r3, [r7, #24]
 8001ada:	2201      	movs	r2, #1
 8001adc:	4013      	ands	r3, r2
 8001ade:	d024      	beq.n	8001b2a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001ae8:	69bb      	ldr	r3, [r7, #24]
 8001aea:	2202      	movs	r2, #2
 8001aec:	4013      	ands	r3, r2
 8001aee:	d004      	beq.n	8001afa <HAL_CAN_IRQHandler+0x68>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	0018      	movs	r0, r3
 8001af4:	f7fe fcd6 	bl	80004a4 <HAL_CAN_TxMailbox0CompleteCallback>
 8001af8:	e017      	b.n	8001b2a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001afa:	69bb      	ldr	r3, [r7, #24]
 8001afc:	2204      	movs	r2, #4
 8001afe:	4013      	ands	r3, r2
 8001b00:	d005      	beq.n	8001b0e <HAL_CAN_IRQHandler+0x7c>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b04:	2280      	movs	r2, #128	; 0x80
 8001b06:	0112      	lsls	r2, r2, #4
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	627b      	str	r3, [r7, #36]	; 0x24
 8001b0c:	e00d      	b.n	8001b2a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001b0e:	69bb      	ldr	r3, [r7, #24]
 8001b10:	2208      	movs	r2, #8
 8001b12:	4013      	ands	r3, r2
 8001b14:	d005      	beq.n	8001b22 <HAL_CAN_IRQHandler+0x90>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b18:	2280      	movs	r2, #128	; 0x80
 8001b1a:	0152      	lsls	r2, r2, #5
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	627b      	str	r3, [r7, #36]	; 0x24
 8001b20:	e003      	b.n	8001b2a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	0018      	movs	r0, r3
 8001b26:	f000 f978 	bl	8001e1a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001b2a:	69ba      	ldr	r2, [r7, #24]
 8001b2c:	2380      	movs	r3, #128	; 0x80
 8001b2e:	005b      	lsls	r3, r3, #1
 8001b30:	4013      	ands	r3, r2
 8001b32:	d028      	beq.n	8001b86 <HAL_CAN_IRQHandler+0xf4>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2280      	movs	r2, #128	; 0x80
 8001b3a:	0052      	lsls	r2, r2, #1
 8001b3c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001b3e:	69ba      	ldr	r2, [r7, #24]
 8001b40:	2380      	movs	r3, #128	; 0x80
 8001b42:	009b      	lsls	r3, r3, #2
 8001b44:	4013      	ands	r3, r2
 8001b46:	d004      	beq.n	8001b52 <HAL_CAN_IRQHandler+0xc0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	0018      	movs	r0, r3
 8001b4c:	f000 f955 	bl	8001dfa <HAL_CAN_TxMailbox1CompleteCallback>
 8001b50:	e019      	b.n	8001b86 <HAL_CAN_IRQHandler+0xf4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001b52:	69ba      	ldr	r2, [r7, #24]
 8001b54:	2380      	movs	r3, #128	; 0x80
 8001b56:	00db      	lsls	r3, r3, #3
 8001b58:	4013      	ands	r3, r2
 8001b5a:	d005      	beq.n	8001b68 <HAL_CAN_IRQHandler+0xd6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b5e:	2280      	movs	r2, #128	; 0x80
 8001b60:	0192      	lsls	r2, r2, #6
 8001b62:	4313      	orrs	r3, r2
 8001b64:	627b      	str	r3, [r7, #36]	; 0x24
 8001b66:	e00e      	b.n	8001b86 <HAL_CAN_IRQHandler+0xf4>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001b68:	69ba      	ldr	r2, [r7, #24]
 8001b6a:	2380      	movs	r3, #128	; 0x80
 8001b6c:	011b      	lsls	r3, r3, #4
 8001b6e:	4013      	ands	r3, r2
 8001b70:	d005      	beq.n	8001b7e <HAL_CAN_IRQHandler+0xec>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b74:	2280      	movs	r2, #128	; 0x80
 8001b76:	01d2      	lsls	r2, r2, #7
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	627b      	str	r3, [r7, #36]	; 0x24
 8001b7c:	e003      	b.n	8001b86 <HAL_CAN_IRQHandler+0xf4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	0018      	movs	r0, r3
 8001b82:	f000 f952 	bl	8001e2a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001b86:	69ba      	ldr	r2, [r7, #24]
 8001b88:	2380      	movs	r3, #128	; 0x80
 8001b8a:	025b      	lsls	r3, r3, #9
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	d028      	beq.n	8001be2 <HAL_CAN_IRQHandler+0x150>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	2280      	movs	r2, #128	; 0x80
 8001b96:	0252      	lsls	r2, r2, #9
 8001b98:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001b9a:	69ba      	ldr	r2, [r7, #24]
 8001b9c:	2380      	movs	r3, #128	; 0x80
 8001b9e:	029b      	lsls	r3, r3, #10
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	d004      	beq.n	8001bae <HAL_CAN_IRQHandler+0x11c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	0018      	movs	r0, r3
 8001ba8:	f000 f92f 	bl	8001e0a <HAL_CAN_TxMailbox2CompleteCallback>
 8001bac:	e019      	b.n	8001be2 <HAL_CAN_IRQHandler+0x150>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001bae:	69ba      	ldr	r2, [r7, #24]
 8001bb0:	2380      	movs	r3, #128	; 0x80
 8001bb2:	02db      	lsls	r3, r3, #11
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	d005      	beq.n	8001bc4 <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bba:	2280      	movs	r2, #128	; 0x80
 8001bbc:	0212      	lsls	r2, r2, #8
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	627b      	str	r3, [r7, #36]	; 0x24
 8001bc2:	e00e      	b.n	8001be2 <HAL_CAN_IRQHandler+0x150>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001bc4:	69ba      	ldr	r2, [r7, #24]
 8001bc6:	2380      	movs	r3, #128	; 0x80
 8001bc8:	031b      	lsls	r3, r3, #12
 8001bca:	4013      	ands	r3, r2
 8001bcc:	d005      	beq.n	8001bda <HAL_CAN_IRQHandler+0x148>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd0:	2280      	movs	r2, #128	; 0x80
 8001bd2:	0252      	lsls	r2, r2, #9
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	627b      	str	r3, [r7, #36]	; 0x24
 8001bd8:	e003      	b.n	8001be2 <HAL_CAN_IRQHandler+0x150>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	0018      	movs	r0, r3
 8001bde:	f000 f92c 	bl	8001e3a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001be2:	6a3b      	ldr	r3, [r7, #32]
 8001be4:	2208      	movs	r2, #8
 8001be6:	4013      	ands	r3, r2
 8001be8:	d00c      	beq.n	8001c04 <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	2210      	movs	r2, #16
 8001bee:	4013      	ands	r3, r2
 8001bf0:	d008      	beq.n	8001c04 <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf4:	2280      	movs	r2, #128	; 0x80
 8001bf6:	0092      	lsls	r2, r2, #2
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2210      	movs	r2, #16
 8001c02:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001c04:	6a3b      	ldr	r3, [r7, #32]
 8001c06:	2204      	movs	r2, #4
 8001c08:	4013      	ands	r3, r2
 8001c0a:	d00b      	beq.n	8001c24 <HAL_CAN_IRQHandler+0x192>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	2208      	movs	r2, #8
 8001c10:	4013      	ands	r3, r2
 8001c12:	d007      	beq.n	8001c24 <HAL_CAN_IRQHandler+0x192>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2208      	movs	r2, #8
 8001c1a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	0018      	movs	r0, r3
 8001c20:	f000 f913 	bl	8001e4a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001c24:	6a3b      	ldr	r3, [r7, #32]
 8001c26:	2202      	movs	r2, #2
 8001c28:	4013      	ands	r3, r2
 8001c2a:	d009      	beq.n	8001c40 <HAL_CAN_IRQHandler+0x1ae>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	68db      	ldr	r3, [r3, #12]
 8001c32:	2203      	movs	r2, #3
 8001c34:	4013      	ands	r3, r2
 8001c36:	d003      	beq.n	8001c40 <HAL_CAN_IRQHandler+0x1ae>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	0018      	movs	r0, r3
 8001c3c:	f7ff f82a 	bl	8000c94 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001c40:	6a3b      	ldr	r3, [r7, #32]
 8001c42:	2240      	movs	r2, #64	; 0x40
 8001c44:	4013      	ands	r3, r2
 8001c46:	d00c      	beq.n	8001c62 <HAL_CAN_IRQHandler+0x1d0>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001c48:	693b      	ldr	r3, [r7, #16]
 8001c4a:	2210      	movs	r2, #16
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	d008      	beq.n	8001c62 <HAL_CAN_IRQHandler+0x1d0>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c52:	2280      	movs	r2, #128	; 0x80
 8001c54:	00d2      	lsls	r2, r2, #3
 8001c56:	4313      	orrs	r3, r2
 8001c58:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2210      	movs	r2, #16
 8001c60:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001c62:	6a3b      	ldr	r3, [r7, #32]
 8001c64:	2220      	movs	r2, #32
 8001c66:	4013      	ands	r3, r2
 8001c68:	d00b      	beq.n	8001c82 <HAL_CAN_IRQHandler+0x1f0>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	2208      	movs	r2, #8
 8001c6e:	4013      	ands	r3, r2
 8001c70:	d007      	beq.n	8001c82 <HAL_CAN_IRQHandler+0x1f0>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	2208      	movs	r2, #8
 8001c78:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	0018      	movs	r0, r3
 8001c7e:	f000 f8f4 	bl	8001e6a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001c82:	6a3b      	ldr	r3, [r7, #32]
 8001c84:	2210      	movs	r2, #16
 8001c86:	4013      	ands	r3, r2
 8001c88:	d009      	beq.n	8001c9e <HAL_CAN_IRQHandler+0x20c>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	691b      	ldr	r3, [r3, #16]
 8001c90:	2203      	movs	r2, #3
 8001c92:	4013      	ands	r3, r2
 8001c94:	d003      	beq.n	8001c9e <HAL_CAN_IRQHandler+0x20c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	0018      	movs	r0, r3
 8001c9a:	f000 f8de 	bl	8001e5a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001c9e:	6a3a      	ldr	r2, [r7, #32]
 8001ca0:	2380      	movs	r3, #128	; 0x80
 8001ca2:	029b      	lsls	r3, r3, #10
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	d00b      	beq.n	8001cc0 <HAL_CAN_IRQHandler+0x22e>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	2210      	movs	r2, #16
 8001cac:	4013      	ands	r3, r2
 8001cae:	d007      	beq.n	8001cc0 <HAL_CAN_IRQHandler+0x22e>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2210      	movs	r2, #16
 8001cb6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	0018      	movs	r0, r3
 8001cbc:	f000 f8dd 	bl	8001e7a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001cc0:	6a3a      	ldr	r2, [r7, #32]
 8001cc2:	2380      	movs	r3, #128	; 0x80
 8001cc4:	025b      	lsls	r3, r3, #9
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	d00b      	beq.n	8001ce2 <HAL_CAN_IRQHandler+0x250>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	2208      	movs	r2, #8
 8001cce:	4013      	ands	r3, r2
 8001cd0:	d007      	beq.n	8001ce2 <HAL_CAN_IRQHandler+0x250>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	2208      	movs	r2, #8
 8001cd8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	0018      	movs	r0, r3
 8001cde:	f000 f8d4 	bl	8001e8a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001ce2:	6a3a      	ldr	r2, [r7, #32]
 8001ce4:	2380      	movs	r3, #128	; 0x80
 8001ce6:	021b      	lsls	r3, r3, #8
 8001ce8:	4013      	ands	r3, r2
 8001cea:	d100      	bne.n	8001cee <HAL_CAN_IRQHandler+0x25c>
 8001cec:	e074      	b.n	8001dd8 <HAL_CAN_IRQHandler+0x346>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	2204      	movs	r2, #4
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	d100      	bne.n	8001cf8 <HAL_CAN_IRQHandler+0x266>
 8001cf6:	e06b      	b.n	8001dd0 <HAL_CAN_IRQHandler+0x33e>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001cf8:	6a3a      	ldr	r2, [r7, #32]
 8001cfa:	2380      	movs	r3, #128	; 0x80
 8001cfc:	005b      	lsls	r3, r3, #1
 8001cfe:	4013      	ands	r3, r2
 8001d00:	d007      	beq.n	8001d12 <HAL_CAN_IRQHandler+0x280>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	2201      	movs	r2, #1
 8001d06:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001d08:	d003      	beq.n	8001d12 <HAL_CAN_IRQHandler+0x280>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001d12:	6a3a      	ldr	r2, [r7, #32]
 8001d14:	2380      	movs	r3, #128	; 0x80
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	4013      	ands	r3, r2
 8001d1a:	d007      	beq.n	8001d2c <HAL_CAN_IRQHandler+0x29a>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	2202      	movs	r2, #2
 8001d20:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001d22:	d003      	beq.n	8001d2c <HAL_CAN_IRQHandler+0x29a>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d26:	2202      	movs	r2, #2
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001d2c:	6a3a      	ldr	r2, [r7, #32]
 8001d2e:	2380      	movs	r3, #128	; 0x80
 8001d30:	00db      	lsls	r3, r3, #3
 8001d32:	4013      	ands	r3, r2
 8001d34:	d007      	beq.n	8001d46 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	2204      	movs	r2, #4
 8001d3a:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001d3c:	d003      	beq.n	8001d46 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d40:	2204      	movs	r2, #4
 8001d42:	4313      	orrs	r3, r2
 8001d44:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001d46:	6a3a      	ldr	r2, [r7, #32]
 8001d48:	2380      	movs	r3, #128	; 0x80
 8001d4a:	011b      	lsls	r3, r3, #4
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	d03f      	beq.n	8001dd0 <HAL_CAN_IRQHandler+0x33e>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	2270      	movs	r2, #112	; 0x70
 8001d54:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001d56:	d03b      	beq.n	8001dd0 <HAL_CAN_IRQHandler+0x33e>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	2270      	movs	r2, #112	; 0x70
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	2b60      	cmp	r3, #96	; 0x60
 8001d60:	d027      	beq.n	8001db2 <HAL_CAN_IRQHandler+0x320>
 8001d62:	d82c      	bhi.n	8001dbe <HAL_CAN_IRQHandler+0x32c>
 8001d64:	2b50      	cmp	r3, #80	; 0x50
 8001d66:	d01f      	beq.n	8001da8 <HAL_CAN_IRQHandler+0x316>
 8001d68:	d829      	bhi.n	8001dbe <HAL_CAN_IRQHandler+0x32c>
 8001d6a:	2b40      	cmp	r3, #64	; 0x40
 8001d6c:	d017      	beq.n	8001d9e <HAL_CAN_IRQHandler+0x30c>
 8001d6e:	d826      	bhi.n	8001dbe <HAL_CAN_IRQHandler+0x32c>
 8001d70:	2b30      	cmp	r3, #48	; 0x30
 8001d72:	d00f      	beq.n	8001d94 <HAL_CAN_IRQHandler+0x302>
 8001d74:	d823      	bhi.n	8001dbe <HAL_CAN_IRQHandler+0x32c>
 8001d76:	2b10      	cmp	r3, #16
 8001d78:	d002      	beq.n	8001d80 <HAL_CAN_IRQHandler+0x2ee>
 8001d7a:	2b20      	cmp	r3, #32
 8001d7c:	d005      	beq.n	8001d8a <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001d7e:	e01e      	b.n	8001dbe <HAL_CAN_IRQHandler+0x32c>
            errorcode |= HAL_CAN_ERROR_STF;
 8001d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d82:	2208      	movs	r2, #8
 8001d84:	4313      	orrs	r3, r2
 8001d86:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001d88:	e01a      	b.n	8001dc0 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d8c:	2210      	movs	r2, #16
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001d92:	e015      	b.n	8001dc0 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d96:	2220      	movs	r2, #32
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001d9c:	e010      	b.n	8001dc0 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BR;
 8001d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da0:	2240      	movs	r2, #64	; 0x40
 8001da2:	4313      	orrs	r3, r2
 8001da4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001da6:	e00b      	b.n	8001dc0 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BD;
 8001da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001daa:	2280      	movs	r2, #128	; 0x80
 8001dac:	4313      	orrs	r3, r2
 8001dae:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001db0:	e006      	b.n	8001dc0 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db4:	2280      	movs	r2, #128	; 0x80
 8001db6:	0052      	lsls	r2, r2, #1
 8001db8:	4313      	orrs	r3, r2
 8001dba:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001dbc:	e000      	b.n	8001dc0 <HAL_CAN_IRQHandler+0x32e>
            break;
 8001dbe:	46c0      	nop			; (mov r8, r8)
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	699a      	ldr	r2, [r3, #24]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	2170      	movs	r1, #112	; 0x70
 8001dcc:	438a      	bics	r2, r1
 8001dce:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2204      	movs	r2, #4
 8001dd6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d009      	beq.n	8001df2 <HAL_CAN_IRQHandler+0x360>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de4:	431a      	orrs	r2, r3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	0018      	movs	r0, r3
 8001dee:	f000 f854 	bl	8001e9a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001df2:	46c0      	nop			; (mov r8, r8)
 8001df4:	46bd      	mov	sp, r7
 8001df6:	b00a      	add	sp, #40	; 0x28
 8001df8:	bd80      	pop	{r7, pc}

08001dfa <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b082      	sub	sp, #8
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001e02:	46c0      	nop			; (mov r8, r8)
 8001e04:	46bd      	mov	sp, r7
 8001e06:	b002      	add	sp, #8
 8001e08:	bd80      	pop	{r7, pc}

08001e0a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	b082      	sub	sp, #8
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001e12:	46c0      	nop			; (mov r8, r8)
 8001e14:	46bd      	mov	sp, r7
 8001e16:	b002      	add	sp, #8
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b082      	sub	sp, #8
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001e22:	46c0      	nop			; (mov r8, r8)
 8001e24:	46bd      	mov	sp, r7
 8001e26:	b002      	add	sp, #8
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001e2a:	b580      	push	{r7, lr}
 8001e2c:	b082      	sub	sp, #8
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001e32:	46c0      	nop			; (mov r8, r8)
 8001e34:	46bd      	mov	sp, r7
 8001e36:	b002      	add	sp, #8
 8001e38:	bd80      	pop	{r7, pc}

08001e3a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001e3a:	b580      	push	{r7, lr}
 8001e3c:	b082      	sub	sp, #8
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001e42:	46c0      	nop			; (mov r8, r8)
 8001e44:	46bd      	mov	sp, r7
 8001e46:	b002      	add	sp, #8
 8001e48:	bd80      	pop	{r7, pc}

08001e4a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	b082      	sub	sp, #8
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001e52:	46c0      	nop			; (mov r8, r8)
 8001e54:	46bd      	mov	sp, r7
 8001e56:	b002      	add	sp, #8
 8001e58:	bd80      	pop	{r7, pc}

08001e5a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001e5a:	b580      	push	{r7, lr}
 8001e5c:	b082      	sub	sp, #8
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001e62:	46c0      	nop			; (mov r8, r8)
 8001e64:	46bd      	mov	sp, r7
 8001e66:	b002      	add	sp, #8
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b082      	sub	sp, #8
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001e72:	46c0      	nop			; (mov r8, r8)
 8001e74:	46bd      	mov	sp, r7
 8001e76:	b002      	add	sp, #8
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b082      	sub	sp, #8
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001e82:	46c0      	nop			; (mov r8, r8)
 8001e84:	46bd      	mov	sp, r7
 8001e86:	b002      	add	sp, #8
 8001e88:	bd80      	pop	{r7, pc}

08001e8a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001e8a:	b580      	push	{r7, lr}
 8001e8c:	b082      	sub	sp, #8
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001e92:	46c0      	nop			; (mov r8, r8)
 8001e94:	46bd      	mov	sp, r7
 8001e96:	b002      	add	sp, #8
 8001e98:	bd80      	pop	{r7, pc}

08001e9a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001e9a:	b580      	push	{r7, lr}
 8001e9c:	b082      	sub	sp, #8
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001ea2:	46c0      	nop			; (mov r8, r8)
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	b002      	add	sp, #8
 8001ea8:	bd80      	pop	{r7, pc}
	...

08001eac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	0002      	movs	r2, r0
 8001eb4:	1dfb      	adds	r3, r7, #7
 8001eb6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001eb8:	1dfb      	adds	r3, r7, #7
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	2b7f      	cmp	r3, #127	; 0x7f
 8001ebe:	d809      	bhi.n	8001ed4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ec0:	1dfb      	adds	r3, r7, #7
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	001a      	movs	r2, r3
 8001ec6:	231f      	movs	r3, #31
 8001ec8:	401a      	ands	r2, r3
 8001eca:	4b04      	ldr	r3, [pc, #16]	; (8001edc <__NVIC_EnableIRQ+0x30>)
 8001ecc:	2101      	movs	r1, #1
 8001ece:	4091      	lsls	r1, r2
 8001ed0:	000a      	movs	r2, r1
 8001ed2:	601a      	str	r2, [r3, #0]
  }
}
 8001ed4:	46c0      	nop			; (mov r8, r8)
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	b002      	add	sp, #8
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	e000e100 	.word	0xe000e100

08001ee0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ee0:	b590      	push	{r4, r7, lr}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	0002      	movs	r2, r0
 8001ee8:	6039      	str	r1, [r7, #0]
 8001eea:	1dfb      	adds	r3, r7, #7
 8001eec:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001eee:	1dfb      	adds	r3, r7, #7
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	2b7f      	cmp	r3, #127	; 0x7f
 8001ef4:	d828      	bhi.n	8001f48 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ef6:	4a2f      	ldr	r2, [pc, #188]	; (8001fb4 <__NVIC_SetPriority+0xd4>)
 8001ef8:	1dfb      	adds	r3, r7, #7
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	b25b      	sxtb	r3, r3
 8001efe:	089b      	lsrs	r3, r3, #2
 8001f00:	33c0      	adds	r3, #192	; 0xc0
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	589b      	ldr	r3, [r3, r2]
 8001f06:	1dfa      	adds	r2, r7, #7
 8001f08:	7812      	ldrb	r2, [r2, #0]
 8001f0a:	0011      	movs	r1, r2
 8001f0c:	2203      	movs	r2, #3
 8001f0e:	400a      	ands	r2, r1
 8001f10:	00d2      	lsls	r2, r2, #3
 8001f12:	21ff      	movs	r1, #255	; 0xff
 8001f14:	4091      	lsls	r1, r2
 8001f16:	000a      	movs	r2, r1
 8001f18:	43d2      	mvns	r2, r2
 8001f1a:	401a      	ands	r2, r3
 8001f1c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	019b      	lsls	r3, r3, #6
 8001f22:	22ff      	movs	r2, #255	; 0xff
 8001f24:	401a      	ands	r2, r3
 8001f26:	1dfb      	adds	r3, r7, #7
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	0018      	movs	r0, r3
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	4003      	ands	r3, r0
 8001f30:	00db      	lsls	r3, r3, #3
 8001f32:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f34:	481f      	ldr	r0, [pc, #124]	; (8001fb4 <__NVIC_SetPriority+0xd4>)
 8001f36:	1dfb      	adds	r3, r7, #7
 8001f38:	781b      	ldrb	r3, [r3, #0]
 8001f3a:	b25b      	sxtb	r3, r3
 8001f3c:	089b      	lsrs	r3, r3, #2
 8001f3e:	430a      	orrs	r2, r1
 8001f40:	33c0      	adds	r3, #192	; 0xc0
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001f46:	e031      	b.n	8001fac <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f48:	4a1b      	ldr	r2, [pc, #108]	; (8001fb8 <__NVIC_SetPriority+0xd8>)
 8001f4a:	1dfb      	adds	r3, r7, #7
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	0019      	movs	r1, r3
 8001f50:	230f      	movs	r3, #15
 8001f52:	400b      	ands	r3, r1
 8001f54:	3b08      	subs	r3, #8
 8001f56:	089b      	lsrs	r3, r3, #2
 8001f58:	3306      	adds	r3, #6
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	18d3      	adds	r3, r2, r3
 8001f5e:	3304      	adds	r3, #4
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	1dfa      	adds	r2, r7, #7
 8001f64:	7812      	ldrb	r2, [r2, #0]
 8001f66:	0011      	movs	r1, r2
 8001f68:	2203      	movs	r2, #3
 8001f6a:	400a      	ands	r2, r1
 8001f6c:	00d2      	lsls	r2, r2, #3
 8001f6e:	21ff      	movs	r1, #255	; 0xff
 8001f70:	4091      	lsls	r1, r2
 8001f72:	000a      	movs	r2, r1
 8001f74:	43d2      	mvns	r2, r2
 8001f76:	401a      	ands	r2, r3
 8001f78:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	019b      	lsls	r3, r3, #6
 8001f7e:	22ff      	movs	r2, #255	; 0xff
 8001f80:	401a      	ands	r2, r3
 8001f82:	1dfb      	adds	r3, r7, #7
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	0018      	movs	r0, r3
 8001f88:	2303      	movs	r3, #3
 8001f8a:	4003      	ands	r3, r0
 8001f8c:	00db      	lsls	r3, r3, #3
 8001f8e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f90:	4809      	ldr	r0, [pc, #36]	; (8001fb8 <__NVIC_SetPriority+0xd8>)
 8001f92:	1dfb      	adds	r3, r7, #7
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	001c      	movs	r4, r3
 8001f98:	230f      	movs	r3, #15
 8001f9a:	4023      	ands	r3, r4
 8001f9c:	3b08      	subs	r3, #8
 8001f9e:	089b      	lsrs	r3, r3, #2
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	3306      	adds	r3, #6
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	18c3      	adds	r3, r0, r3
 8001fa8:	3304      	adds	r3, #4
 8001faa:	601a      	str	r2, [r3, #0]
}
 8001fac:	46c0      	nop			; (mov r8, r8)
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	b003      	add	sp, #12
 8001fb2:	bd90      	pop	{r4, r7, pc}
 8001fb4:	e000e100 	.word	0xe000e100
 8001fb8:	e000ed00 	.word	0xe000ed00

08001fbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	1e5a      	subs	r2, r3, #1
 8001fc8:	2380      	movs	r3, #128	; 0x80
 8001fca:	045b      	lsls	r3, r3, #17
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d301      	bcc.n	8001fd4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e010      	b.n	8001ff6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fd4:	4b0a      	ldr	r3, [pc, #40]	; (8002000 <SysTick_Config+0x44>)
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	3a01      	subs	r2, #1
 8001fda:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fdc:	2301      	movs	r3, #1
 8001fde:	425b      	negs	r3, r3
 8001fe0:	2103      	movs	r1, #3
 8001fe2:	0018      	movs	r0, r3
 8001fe4:	f7ff ff7c 	bl	8001ee0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fe8:	4b05      	ldr	r3, [pc, #20]	; (8002000 <SysTick_Config+0x44>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fee:	4b04      	ldr	r3, [pc, #16]	; (8002000 <SysTick_Config+0x44>)
 8001ff0:	2207      	movs	r2, #7
 8001ff2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	0018      	movs	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	b002      	add	sp, #8
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	46c0      	nop			; (mov r8, r8)
 8002000:	e000e010 	.word	0xe000e010

08002004 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	60b9      	str	r1, [r7, #8]
 800200c:	607a      	str	r2, [r7, #4]
 800200e:	210f      	movs	r1, #15
 8002010:	187b      	adds	r3, r7, r1
 8002012:	1c02      	adds	r2, r0, #0
 8002014:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002016:	68ba      	ldr	r2, [r7, #8]
 8002018:	187b      	adds	r3, r7, r1
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	b25b      	sxtb	r3, r3
 800201e:	0011      	movs	r1, r2
 8002020:	0018      	movs	r0, r3
 8002022:	f7ff ff5d 	bl	8001ee0 <__NVIC_SetPriority>
}
 8002026:	46c0      	nop			; (mov r8, r8)
 8002028:	46bd      	mov	sp, r7
 800202a:	b004      	add	sp, #16
 800202c:	bd80      	pop	{r7, pc}

0800202e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800202e:	b580      	push	{r7, lr}
 8002030:	b082      	sub	sp, #8
 8002032:	af00      	add	r7, sp, #0
 8002034:	0002      	movs	r2, r0
 8002036:	1dfb      	adds	r3, r7, #7
 8002038:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800203a:	1dfb      	adds	r3, r7, #7
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	b25b      	sxtb	r3, r3
 8002040:	0018      	movs	r0, r3
 8002042:	f7ff ff33 	bl	8001eac <__NVIC_EnableIRQ>
}
 8002046:	46c0      	nop			; (mov r8, r8)
 8002048:	46bd      	mov	sp, r7
 800204a:	b002      	add	sp, #8
 800204c:	bd80      	pop	{r7, pc}

0800204e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800204e:	b580      	push	{r7, lr}
 8002050:	b082      	sub	sp, #8
 8002052:	af00      	add	r7, sp, #0
 8002054:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	0018      	movs	r0, r3
 800205a:	f7ff ffaf 	bl	8001fbc <SysTick_Config>
 800205e:	0003      	movs	r3, r0
}
 8002060:	0018      	movs	r0, r3
 8002062:	46bd      	mov	sp, r7
 8002064:	b002      	add	sp, #8
 8002066:	bd80      	pop	{r7, pc}

08002068 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002070:	2300      	movs	r3, #0
 8002072:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d101      	bne.n	800207e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e036      	b.n	80020ec <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2221      	movs	r2, #33	; 0x21
 8002082:	2102      	movs	r1, #2
 8002084:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	4a18      	ldr	r2, [pc, #96]	; (80020f4 <HAL_DMA_Init+0x8c>)
 8002092:	4013      	ands	r3, r2
 8002094:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800209e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	695b      	ldr	r3, [r3, #20]
 80020b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	69db      	ldr	r3, [r3, #28]
 80020bc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80020be:	68fa      	ldr	r2, [r7, #12]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	68fa      	ldr	r2, [r7, #12]
 80020ca:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	0018      	movs	r0, r3
 80020d0:	f000 f9c4 	bl	800245c <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2200      	movs	r2, #0
 80020d8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2221      	movs	r2, #33	; 0x21
 80020de:	2101      	movs	r1, #1
 80020e0:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2220      	movs	r2, #32
 80020e6:	2100      	movs	r1, #0
 80020e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80020ea:	2300      	movs	r3, #0
}
 80020ec:	0018      	movs	r0, r3
 80020ee:	46bd      	mov	sp, r7
 80020f0:	b004      	add	sp, #16
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	ffffc00f 	.word	0xffffc00f

080020f8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b086      	sub	sp, #24
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	60f8      	str	r0, [r7, #12]
 8002100:	60b9      	str	r1, [r7, #8]
 8002102:	607a      	str	r2, [r7, #4]
 8002104:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002106:	2317      	movs	r3, #23
 8002108:	18fb      	adds	r3, r7, r3
 800210a:	2200      	movs	r2, #0
 800210c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2220      	movs	r2, #32
 8002112:	5c9b      	ldrb	r3, [r3, r2]
 8002114:	2b01      	cmp	r3, #1
 8002116:	d101      	bne.n	800211c <HAL_DMA_Start_IT+0x24>
 8002118:	2302      	movs	r3, #2
 800211a:	e04f      	b.n	80021bc <HAL_DMA_Start_IT+0xc4>
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	2220      	movs	r2, #32
 8002120:	2101      	movs	r1, #1
 8002122:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	2221      	movs	r2, #33	; 0x21
 8002128:	5c9b      	ldrb	r3, [r3, r2]
 800212a:	b2db      	uxtb	r3, r3
 800212c:	2b01      	cmp	r3, #1
 800212e:	d13a      	bne.n	80021a6 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2221      	movs	r2, #33	; 0x21
 8002134:	2102      	movs	r1, #2
 8002136:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2200      	movs	r2, #0
 800213c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2101      	movs	r1, #1
 800214a:	438a      	bics	r2, r1
 800214c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	68b9      	ldr	r1, [r7, #8]
 8002154:	68f8      	ldr	r0, [r7, #12]
 8002156:	f000 f954 	bl	8002402 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800215e:	2b00      	cmp	r3, #0
 8002160:	d008      	beq.n	8002174 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	210e      	movs	r1, #14
 800216e:	430a      	orrs	r2, r1
 8002170:	601a      	str	r2, [r3, #0]
 8002172:	e00f      	b.n	8002194 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	210a      	movs	r1, #10
 8002180:	430a      	orrs	r2, r1
 8002182:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	2104      	movs	r1, #4
 8002190:	438a      	bics	r2, r1
 8002192:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	2101      	movs	r1, #1
 80021a0:	430a      	orrs	r2, r1
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	e007      	b.n	80021b6 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2220      	movs	r2, #32
 80021aa:	2100      	movs	r1, #0
 80021ac:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80021ae:	2317      	movs	r3, #23
 80021b0:	18fb      	adds	r3, r7, r3
 80021b2:	2202      	movs	r2, #2
 80021b4:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80021b6:	2317      	movs	r3, #23
 80021b8:	18fb      	adds	r3, r7, r3
 80021ba:	781b      	ldrb	r3, [r3, #0]
}
 80021bc:	0018      	movs	r0, r3
 80021be:	46bd      	mov	sp, r7
 80021c0:	b006      	add	sp, #24
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2221      	movs	r2, #33	; 0x21
 80021d0:	5c9b      	ldrb	r3, [r3, r2]
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	2b02      	cmp	r3, #2
 80021d6:	d008      	beq.n	80021ea <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2204      	movs	r2, #4
 80021dc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2220      	movs	r2, #32
 80021e2:	2100      	movs	r1, #0
 80021e4:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e020      	b.n	800222c <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	210e      	movs	r1, #14
 80021f6:	438a      	bics	r2, r1
 80021f8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	681a      	ldr	r2, [r3, #0]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2101      	movs	r1, #1
 8002206:	438a      	bics	r2, r1
 8002208:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002212:	2101      	movs	r1, #1
 8002214:	4091      	lsls	r1, r2
 8002216:	000a      	movs	r2, r1
 8002218:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2221      	movs	r2, #33	; 0x21
 800221e:	2101      	movs	r1, #1
 8002220:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2220      	movs	r2, #32
 8002226:	2100      	movs	r1, #0
 8002228:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800222a:	2300      	movs	r3, #0
}
 800222c:	0018      	movs	r0, r3
 800222e:	46bd      	mov	sp, r7
 8002230:	b002      	add	sp, #8
 8002232:	bd80      	pop	{r7, pc}

08002234 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800223c:	210f      	movs	r1, #15
 800223e:	187b      	adds	r3, r7, r1
 8002240:	2200      	movs	r2, #0
 8002242:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2221      	movs	r2, #33	; 0x21
 8002248:	5c9b      	ldrb	r3, [r3, r2]
 800224a:	b2db      	uxtb	r3, r3
 800224c:	2b02      	cmp	r3, #2
 800224e:	d006      	beq.n	800225e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2204      	movs	r2, #4
 8002254:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8002256:	187b      	adds	r3, r7, r1
 8002258:	2201      	movs	r2, #1
 800225a:	701a      	strb	r2, [r3, #0]
 800225c:	e028      	b.n	80022b0 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	210e      	movs	r1, #14
 800226a:	438a      	bics	r2, r1
 800226c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	2101      	movs	r1, #1
 800227a:	438a      	bics	r2, r1
 800227c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002286:	2101      	movs	r1, #1
 8002288:	4091      	lsls	r1, r2
 800228a:	000a      	movs	r2, r1
 800228c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2221      	movs	r2, #33	; 0x21
 8002292:	2101      	movs	r1, #1
 8002294:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2220      	movs	r2, #32
 800229a:	2100      	movs	r1, #0
 800229c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d004      	beq.n	80022b0 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022aa:	687a      	ldr	r2, [r7, #4]
 80022ac:	0010      	movs	r0, r2
 80022ae:	4798      	blx	r3
    }
  }
  return status;
 80022b0:	230f      	movs	r3, #15
 80022b2:	18fb      	adds	r3, r7, r3
 80022b4:	781b      	ldrb	r3, [r3, #0]
}
 80022b6:	0018      	movs	r0, r3
 80022b8:	46bd      	mov	sp, r7
 80022ba:	b004      	add	sp, #16
 80022bc:	bd80      	pop	{r7, pc}

080022be <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80022be:	b580      	push	{r7, lr}
 80022c0:	b084      	sub	sp, #16
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022da:	2204      	movs	r2, #4
 80022dc:	409a      	lsls	r2, r3
 80022de:	0013      	movs	r3, r2
 80022e0:	68fa      	ldr	r2, [r7, #12]
 80022e2:	4013      	ands	r3, r2
 80022e4:	d024      	beq.n	8002330 <HAL_DMA_IRQHandler+0x72>
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	2204      	movs	r2, #4
 80022ea:	4013      	ands	r3, r2
 80022ec:	d020      	beq.n	8002330 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	2220      	movs	r2, #32
 80022f6:	4013      	ands	r3, r2
 80022f8:	d107      	bne.n	800230a <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2104      	movs	r1, #4
 8002306:	438a      	bics	r2, r1
 8002308:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002312:	2104      	movs	r1, #4
 8002314:	4091      	lsls	r1, r2
 8002316:	000a      	movs	r2, r1
 8002318:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800231e:	2b00      	cmp	r3, #0
 8002320:	d100      	bne.n	8002324 <HAL_DMA_IRQHandler+0x66>
 8002322:	e06a      	b.n	80023fa <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	0010      	movs	r0, r2
 800232c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800232e:	e064      	b.n	80023fa <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002334:	2202      	movs	r2, #2
 8002336:	409a      	lsls	r2, r3
 8002338:	0013      	movs	r3, r2
 800233a:	68fa      	ldr	r2, [r7, #12]
 800233c:	4013      	ands	r3, r2
 800233e:	d02b      	beq.n	8002398 <HAL_DMA_IRQHandler+0xda>
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	2202      	movs	r2, #2
 8002344:	4013      	ands	r3, r2
 8002346:	d027      	beq.n	8002398 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2220      	movs	r2, #32
 8002350:	4013      	ands	r3, r2
 8002352:	d10b      	bne.n	800236c <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	210a      	movs	r1, #10
 8002360:	438a      	bics	r2, r1
 8002362:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2221      	movs	r2, #33	; 0x21
 8002368:	2101      	movs	r1, #1
 800236a:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002374:	2102      	movs	r1, #2
 8002376:	4091      	lsls	r1, r2
 8002378:	000a      	movs	r2, r1
 800237a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2220      	movs	r2, #32
 8002380:	2100      	movs	r1, #0
 8002382:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002388:	2b00      	cmp	r3, #0
 800238a:	d036      	beq.n	80023fa <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002390:	687a      	ldr	r2, [r7, #4]
 8002392:	0010      	movs	r0, r2
 8002394:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002396:	e030      	b.n	80023fa <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239c:	2208      	movs	r2, #8
 800239e:	409a      	lsls	r2, r3
 80023a0:	0013      	movs	r3, r2
 80023a2:	68fa      	ldr	r2, [r7, #12]
 80023a4:	4013      	ands	r3, r2
 80023a6:	d028      	beq.n	80023fa <HAL_DMA_IRQHandler+0x13c>
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	2208      	movs	r2, #8
 80023ac:	4013      	ands	r3, r2
 80023ae:	d024      	beq.n	80023fa <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	210e      	movs	r1, #14
 80023bc:	438a      	bics	r2, r1
 80023be:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023c8:	2101      	movs	r1, #1
 80023ca:	4091      	lsls	r1, r2
 80023cc:	000a      	movs	r2, r1
 80023ce:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2201      	movs	r2, #1
 80023d4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2221      	movs	r2, #33	; 0x21
 80023da:	2101      	movs	r1, #1
 80023dc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2220      	movs	r2, #32
 80023e2:	2100      	movs	r1, #0
 80023e4:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d005      	beq.n	80023fa <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	0010      	movs	r0, r2
 80023f6:	4798      	blx	r3
    }
  }
}
 80023f8:	e7ff      	b.n	80023fa <HAL_DMA_IRQHandler+0x13c>
 80023fa:	46c0      	nop			; (mov r8, r8)
 80023fc:	46bd      	mov	sp, r7
 80023fe:	b004      	add	sp, #16
 8002400:	bd80      	pop	{r7, pc}

08002402 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002402:	b580      	push	{r7, lr}
 8002404:	b084      	sub	sp, #16
 8002406:	af00      	add	r7, sp, #0
 8002408:	60f8      	str	r0, [r7, #12]
 800240a:	60b9      	str	r1, [r7, #8]
 800240c:	607a      	str	r2, [r7, #4]
 800240e:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002418:	2101      	movs	r1, #1
 800241a:	4091      	lsls	r1, r2
 800241c:	000a      	movs	r2, r1
 800241e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	683a      	ldr	r2, [r7, #0]
 8002426:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	2b10      	cmp	r3, #16
 800242e:	d108      	bne.n	8002442 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	68ba      	ldr	r2, [r7, #8]
 800243e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002440:	e007      	b.n	8002452 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	68ba      	ldr	r2, [r7, #8]
 8002448:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	60da      	str	r2, [r3, #12]
}
 8002452:	46c0      	nop			; (mov r8, r8)
 8002454:	46bd      	mov	sp, r7
 8002456:	b004      	add	sp, #16
 8002458:	bd80      	pop	{r7, pc}
	...

0800245c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a08      	ldr	r2, [pc, #32]	; (800248c <DMA_CalcBaseAndBitshift+0x30>)
 800246a:	4694      	mov	ip, r2
 800246c:	4463      	add	r3, ip
 800246e:	2114      	movs	r1, #20
 8002470:	0018      	movs	r0, r3
 8002472:	f7fd fe49 	bl	8000108 <__udivsi3>
 8002476:	0003      	movs	r3, r0
 8002478:	009a      	lsls	r2, r3, #2
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a03      	ldr	r2, [pc, #12]	; (8002490 <DMA_CalcBaseAndBitshift+0x34>)
 8002482:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8002484:	46c0      	nop			; (mov r8, r8)
 8002486:	46bd      	mov	sp, r7
 8002488:	b002      	add	sp, #8
 800248a:	bd80      	pop	{r7, pc}
 800248c:	bffdfff8 	.word	0xbffdfff8
 8002490:	40020000 	.word	0x40020000

08002494 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b086      	sub	sp, #24
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800249e:	2300      	movs	r3, #0
 80024a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024a2:	e149      	b.n	8002738 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2101      	movs	r1, #1
 80024aa:	697a      	ldr	r2, [r7, #20]
 80024ac:	4091      	lsls	r1, r2
 80024ae:	000a      	movs	r2, r1
 80024b0:	4013      	ands	r3, r2
 80024b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d100      	bne.n	80024bc <HAL_GPIO_Init+0x28>
 80024ba:	e13a      	b.n	8002732 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	2203      	movs	r2, #3
 80024c2:	4013      	ands	r3, r2
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d005      	beq.n	80024d4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	2203      	movs	r2, #3
 80024ce:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d130      	bne.n	8002536 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	005b      	lsls	r3, r3, #1
 80024de:	2203      	movs	r2, #3
 80024e0:	409a      	lsls	r2, r3
 80024e2:	0013      	movs	r3, r2
 80024e4:	43da      	mvns	r2, r3
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	4013      	ands	r3, r2
 80024ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	68da      	ldr	r2, [r3, #12]
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	005b      	lsls	r3, r3, #1
 80024f4:	409a      	lsls	r2, r3
 80024f6:	0013      	movs	r3, r2
 80024f8:	693a      	ldr	r2, [r7, #16]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	693a      	ldr	r2, [r7, #16]
 8002502:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800250a:	2201      	movs	r2, #1
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	409a      	lsls	r2, r3
 8002510:	0013      	movs	r3, r2
 8002512:	43da      	mvns	r2, r3
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	4013      	ands	r3, r2
 8002518:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	091b      	lsrs	r3, r3, #4
 8002520:	2201      	movs	r2, #1
 8002522:	401a      	ands	r2, r3
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	409a      	lsls	r2, r3
 8002528:	0013      	movs	r3, r2
 800252a:	693a      	ldr	r2, [r7, #16]
 800252c:	4313      	orrs	r3, r2
 800252e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	693a      	ldr	r2, [r7, #16]
 8002534:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	2203      	movs	r2, #3
 800253c:	4013      	ands	r3, r2
 800253e:	2b03      	cmp	r3, #3
 8002540:	d017      	beq.n	8002572 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	68db      	ldr	r3, [r3, #12]
 8002546:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	005b      	lsls	r3, r3, #1
 800254c:	2203      	movs	r2, #3
 800254e:	409a      	lsls	r2, r3
 8002550:	0013      	movs	r3, r2
 8002552:	43da      	mvns	r2, r3
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	4013      	ands	r3, r2
 8002558:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	689a      	ldr	r2, [r3, #8]
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	005b      	lsls	r3, r3, #1
 8002562:	409a      	lsls	r2, r3
 8002564:	0013      	movs	r3, r2
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	4313      	orrs	r3, r2
 800256a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	693a      	ldr	r2, [r7, #16]
 8002570:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	2203      	movs	r2, #3
 8002578:	4013      	ands	r3, r2
 800257a:	2b02      	cmp	r3, #2
 800257c:	d123      	bne.n	80025c6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	08da      	lsrs	r2, r3, #3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	3208      	adds	r2, #8
 8002586:	0092      	lsls	r2, r2, #2
 8002588:	58d3      	ldr	r3, [r2, r3]
 800258a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	2207      	movs	r2, #7
 8002590:	4013      	ands	r3, r2
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	220f      	movs	r2, #15
 8002596:	409a      	lsls	r2, r3
 8002598:	0013      	movs	r3, r2
 800259a:	43da      	mvns	r2, r3
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	4013      	ands	r3, r2
 80025a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	691a      	ldr	r2, [r3, #16]
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	2107      	movs	r1, #7
 80025aa:	400b      	ands	r3, r1
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	409a      	lsls	r2, r3
 80025b0:	0013      	movs	r3, r2
 80025b2:	693a      	ldr	r2, [r7, #16]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	08da      	lsrs	r2, r3, #3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	3208      	adds	r2, #8
 80025c0:	0092      	lsls	r2, r2, #2
 80025c2:	6939      	ldr	r1, [r7, #16]
 80025c4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	005b      	lsls	r3, r3, #1
 80025d0:	2203      	movs	r2, #3
 80025d2:	409a      	lsls	r2, r3
 80025d4:	0013      	movs	r3, r2
 80025d6:	43da      	mvns	r2, r3
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	4013      	ands	r3, r2
 80025dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	2203      	movs	r2, #3
 80025e4:	401a      	ands	r2, r3
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	005b      	lsls	r3, r3, #1
 80025ea:	409a      	lsls	r2, r3
 80025ec:	0013      	movs	r3, r2
 80025ee:	693a      	ldr	r2, [r7, #16]
 80025f0:	4313      	orrs	r3, r2
 80025f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	693a      	ldr	r2, [r7, #16]
 80025f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	685a      	ldr	r2, [r3, #4]
 80025fe:	23c0      	movs	r3, #192	; 0xc0
 8002600:	029b      	lsls	r3, r3, #10
 8002602:	4013      	ands	r3, r2
 8002604:	d100      	bne.n	8002608 <HAL_GPIO_Init+0x174>
 8002606:	e094      	b.n	8002732 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002608:	4b51      	ldr	r3, [pc, #324]	; (8002750 <HAL_GPIO_Init+0x2bc>)
 800260a:	699a      	ldr	r2, [r3, #24]
 800260c:	4b50      	ldr	r3, [pc, #320]	; (8002750 <HAL_GPIO_Init+0x2bc>)
 800260e:	2101      	movs	r1, #1
 8002610:	430a      	orrs	r2, r1
 8002612:	619a      	str	r2, [r3, #24]
 8002614:	4b4e      	ldr	r3, [pc, #312]	; (8002750 <HAL_GPIO_Init+0x2bc>)
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	2201      	movs	r2, #1
 800261a:	4013      	ands	r3, r2
 800261c:	60bb      	str	r3, [r7, #8]
 800261e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002620:	4a4c      	ldr	r2, [pc, #304]	; (8002754 <HAL_GPIO_Init+0x2c0>)
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	089b      	lsrs	r3, r3, #2
 8002626:	3302      	adds	r3, #2
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	589b      	ldr	r3, [r3, r2]
 800262c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	2203      	movs	r2, #3
 8002632:	4013      	ands	r3, r2
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	220f      	movs	r2, #15
 8002638:	409a      	lsls	r2, r3
 800263a:	0013      	movs	r3, r2
 800263c:	43da      	mvns	r2, r3
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	4013      	ands	r3, r2
 8002642:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	2390      	movs	r3, #144	; 0x90
 8002648:	05db      	lsls	r3, r3, #23
 800264a:	429a      	cmp	r2, r3
 800264c:	d00d      	beq.n	800266a <HAL_GPIO_Init+0x1d6>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	4a41      	ldr	r2, [pc, #260]	; (8002758 <HAL_GPIO_Init+0x2c4>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d007      	beq.n	8002666 <HAL_GPIO_Init+0x1d2>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4a40      	ldr	r2, [pc, #256]	; (800275c <HAL_GPIO_Init+0x2c8>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d101      	bne.n	8002662 <HAL_GPIO_Init+0x1ce>
 800265e:	2302      	movs	r3, #2
 8002660:	e004      	b.n	800266c <HAL_GPIO_Init+0x1d8>
 8002662:	2305      	movs	r3, #5
 8002664:	e002      	b.n	800266c <HAL_GPIO_Init+0x1d8>
 8002666:	2301      	movs	r3, #1
 8002668:	e000      	b.n	800266c <HAL_GPIO_Init+0x1d8>
 800266a:	2300      	movs	r3, #0
 800266c:	697a      	ldr	r2, [r7, #20]
 800266e:	2103      	movs	r1, #3
 8002670:	400a      	ands	r2, r1
 8002672:	0092      	lsls	r2, r2, #2
 8002674:	4093      	lsls	r3, r2
 8002676:	693a      	ldr	r2, [r7, #16]
 8002678:	4313      	orrs	r3, r2
 800267a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800267c:	4935      	ldr	r1, [pc, #212]	; (8002754 <HAL_GPIO_Init+0x2c0>)
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	089b      	lsrs	r3, r3, #2
 8002682:	3302      	adds	r3, #2
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	693a      	ldr	r2, [r7, #16]
 8002688:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800268a:	4b35      	ldr	r3, [pc, #212]	; (8002760 <HAL_GPIO_Init+0x2cc>)
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	43da      	mvns	r2, r3
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	4013      	ands	r3, r2
 8002698:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	685a      	ldr	r2, [r3, #4]
 800269e:	2380      	movs	r3, #128	; 0x80
 80026a0:	035b      	lsls	r3, r3, #13
 80026a2:	4013      	ands	r3, r2
 80026a4:	d003      	beq.n	80026ae <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80026a6:	693a      	ldr	r2, [r7, #16]
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80026ae:	4b2c      	ldr	r3, [pc, #176]	; (8002760 <HAL_GPIO_Init+0x2cc>)
 80026b0:	693a      	ldr	r2, [r7, #16]
 80026b2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80026b4:	4b2a      	ldr	r3, [pc, #168]	; (8002760 <HAL_GPIO_Init+0x2cc>)
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	43da      	mvns	r2, r3
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	4013      	ands	r3, r2
 80026c2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	685a      	ldr	r2, [r3, #4]
 80026c8:	2380      	movs	r3, #128	; 0x80
 80026ca:	039b      	lsls	r3, r3, #14
 80026cc:	4013      	ands	r3, r2
 80026ce:	d003      	beq.n	80026d8 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80026d0:	693a      	ldr	r2, [r7, #16]
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	4313      	orrs	r3, r2
 80026d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80026d8:	4b21      	ldr	r3, [pc, #132]	; (8002760 <HAL_GPIO_Init+0x2cc>)
 80026da:	693a      	ldr	r2, [r7, #16]
 80026dc:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80026de:	4b20      	ldr	r3, [pc, #128]	; (8002760 <HAL_GPIO_Init+0x2cc>)
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	43da      	mvns	r2, r3
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	4013      	ands	r3, r2
 80026ec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	685a      	ldr	r2, [r3, #4]
 80026f2:	2380      	movs	r3, #128	; 0x80
 80026f4:	029b      	lsls	r3, r3, #10
 80026f6:	4013      	ands	r3, r2
 80026f8:	d003      	beq.n	8002702 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 80026fa:	693a      	ldr	r2, [r7, #16]
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	4313      	orrs	r3, r2
 8002700:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002702:	4b17      	ldr	r3, [pc, #92]	; (8002760 <HAL_GPIO_Init+0x2cc>)
 8002704:	693a      	ldr	r2, [r7, #16]
 8002706:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8002708:	4b15      	ldr	r3, [pc, #84]	; (8002760 <HAL_GPIO_Init+0x2cc>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	43da      	mvns	r2, r3
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	4013      	ands	r3, r2
 8002716:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	685a      	ldr	r2, [r3, #4]
 800271c:	2380      	movs	r3, #128	; 0x80
 800271e:	025b      	lsls	r3, r3, #9
 8002720:	4013      	ands	r3, r2
 8002722:	d003      	beq.n	800272c <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8002724:	693a      	ldr	r2, [r7, #16]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	4313      	orrs	r3, r2
 800272a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800272c:	4b0c      	ldr	r3, [pc, #48]	; (8002760 <HAL_GPIO_Init+0x2cc>)
 800272e:	693a      	ldr	r2, [r7, #16]
 8002730:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	3301      	adds	r3, #1
 8002736:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	40da      	lsrs	r2, r3
 8002740:	1e13      	subs	r3, r2, #0
 8002742:	d000      	beq.n	8002746 <HAL_GPIO_Init+0x2b2>
 8002744:	e6ae      	b.n	80024a4 <HAL_GPIO_Init+0x10>
  } 
}
 8002746:	46c0      	nop			; (mov r8, r8)
 8002748:	46c0      	nop			; (mov r8, r8)
 800274a:	46bd      	mov	sp, r7
 800274c:	b006      	add	sp, #24
 800274e:	bd80      	pop	{r7, pc}
 8002750:	40021000 	.word	0x40021000
 8002754:	40010000 	.word	0x40010000
 8002758:	48000400 	.word	0x48000400
 800275c:	48000800 	.word	0x48000800
 8002760:	40010400 	.word	0x40010400

08002764 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	0008      	movs	r0, r1
 800276e:	0011      	movs	r1, r2
 8002770:	1cbb      	adds	r3, r7, #2
 8002772:	1c02      	adds	r2, r0, #0
 8002774:	801a      	strh	r2, [r3, #0]
 8002776:	1c7b      	adds	r3, r7, #1
 8002778:	1c0a      	adds	r2, r1, #0
 800277a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800277c:	1c7b      	adds	r3, r7, #1
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d004      	beq.n	800278e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002784:	1cbb      	adds	r3, r7, #2
 8002786:	881a      	ldrh	r2, [r3, #0]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800278c:	e003      	b.n	8002796 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800278e:	1cbb      	adds	r3, r7, #2
 8002790:	881a      	ldrh	r2, [r3, #0]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002796:	46c0      	nop			; (mov r8, r8)
 8002798:	46bd      	mov	sp, r7
 800279a:	b002      	add	sp, #8
 800279c:	bd80      	pop	{r7, pc}
	...

080027a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b088      	sub	sp, #32
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d102      	bne.n	80027b4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	f000 fb76 	bl	8002ea0 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2201      	movs	r2, #1
 80027ba:	4013      	ands	r3, r2
 80027bc:	d100      	bne.n	80027c0 <HAL_RCC_OscConfig+0x20>
 80027be:	e08e      	b.n	80028de <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80027c0:	4bc5      	ldr	r3, [pc, #788]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	220c      	movs	r2, #12
 80027c6:	4013      	ands	r3, r2
 80027c8:	2b04      	cmp	r3, #4
 80027ca:	d00e      	beq.n	80027ea <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027cc:	4bc2      	ldr	r3, [pc, #776]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	220c      	movs	r2, #12
 80027d2:	4013      	ands	r3, r2
 80027d4:	2b08      	cmp	r3, #8
 80027d6:	d117      	bne.n	8002808 <HAL_RCC_OscConfig+0x68>
 80027d8:	4bbf      	ldr	r3, [pc, #764]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 80027da:	685a      	ldr	r2, [r3, #4]
 80027dc:	23c0      	movs	r3, #192	; 0xc0
 80027de:	025b      	lsls	r3, r3, #9
 80027e0:	401a      	ands	r2, r3
 80027e2:	2380      	movs	r3, #128	; 0x80
 80027e4:	025b      	lsls	r3, r3, #9
 80027e6:	429a      	cmp	r2, r3
 80027e8:	d10e      	bne.n	8002808 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027ea:	4bbb      	ldr	r3, [pc, #748]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	2380      	movs	r3, #128	; 0x80
 80027f0:	029b      	lsls	r3, r3, #10
 80027f2:	4013      	ands	r3, r2
 80027f4:	d100      	bne.n	80027f8 <HAL_RCC_OscConfig+0x58>
 80027f6:	e071      	b.n	80028dc <HAL_RCC_OscConfig+0x13c>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d000      	beq.n	8002802 <HAL_RCC_OscConfig+0x62>
 8002800:	e06c      	b.n	80028dc <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	f000 fb4c 	bl	8002ea0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	2b01      	cmp	r3, #1
 800280e:	d107      	bne.n	8002820 <HAL_RCC_OscConfig+0x80>
 8002810:	4bb1      	ldr	r3, [pc, #708]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	4bb0      	ldr	r3, [pc, #704]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 8002816:	2180      	movs	r1, #128	; 0x80
 8002818:	0249      	lsls	r1, r1, #9
 800281a:	430a      	orrs	r2, r1
 800281c:	601a      	str	r2, [r3, #0]
 800281e:	e02f      	b.n	8002880 <HAL_RCC_OscConfig+0xe0>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d10c      	bne.n	8002842 <HAL_RCC_OscConfig+0xa2>
 8002828:	4bab      	ldr	r3, [pc, #684]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	4baa      	ldr	r3, [pc, #680]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 800282e:	49ab      	ldr	r1, [pc, #684]	; (8002adc <HAL_RCC_OscConfig+0x33c>)
 8002830:	400a      	ands	r2, r1
 8002832:	601a      	str	r2, [r3, #0]
 8002834:	4ba8      	ldr	r3, [pc, #672]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	4ba7      	ldr	r3, [pc, #668]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 800283a:	49a9      	ldr	r1, [pc, #676]	; (8002ae0 <HAL_RCC_OscConfig+0x340>)
 800283c:	400a      	ands	r2, r1
 800283e:	601a      	str	r2, [r3, #0]
 8002840:	e01e      	b.n	8002880 <HAL_RCC_OscConfig+0xe0>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	2b05      	cmp	r3, #5
 8002848:	d10e      	bne.n	8002868 <HAL_RCC_OscConfig+0xc8>
 800284a:	4ba3      	ldr	r3, [pc, #652]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	4ba2      	ldr	r3, [pc, #648]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 8002850:	2180      	movs	r1, #128	; 0x80
 8002852:	02c9      	lsls	r1, r1, #11
 8002854:	430a      	orrs	r2, r1
 8002856:	601a      	str	r2, [r3, #0]
 8002858:	4b9f      	ldr	r3, [pc, #636]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	4b9e      	ldr	r3, [pc, #632]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 800285e:	2180      	movs	r1, #128	; 0x80
 8002860:	0249      	lsls	r1, r1, #9
 8002862:	430a      	orrs	r2, r1
 8002864:	601a      	str	r2, [r3, #0]
 8002866:	e00b      	b.n	8002880 <HAL_RCC_OscConfig+0xe0>
 8002868:	4b9b      	ldr	r3, [pc, #620]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	4b9a      	ldr	r3, [pc, #616]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 800286e:	499b      	ldr	r1, [pc, #620]	; (8002adc <HAL_RCC_OscConfig+0x33c>)
 8002870:	400a      	ands	r2, r1
 8002872:	601a      	str	r2, [r3, #0]
 8002874:	4b98      	ldr	r3, [pc, #608]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	4b97      	ldr	r3, [pc, #604]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 800287a:	4999      	ldr	r1, [pc, #612]	; (8002ae0 <HAL_RCC_OscConfig+0x340>)
 800287c:	400a      	ands	r2, r1
 800287e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d014      	beq.n	80028b2 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002888:	f7fe fc9c 	bl	80011c4 <HAL_GetTick>
 800288c:	0003      	movs	r3, r0
 800288e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002890:	e008      	b.n	80028a4 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002892:	f7fe fc97 	bl	80011c4 <HAL_GetTick>
 8002896:	0002      	movs	r2, r0
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	2b64      	cmp	r3, #100	; 0x64
 800289e:	d901      	bls.n	80028a4 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80028a0:	2303      	movs	r3, #3
 80028a2:	e2fd      	b.n	8002ea0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028a4:	4b8c      	ldr	r3, [pc, #560]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	2380      	movs	r3, #128	; 0x80
 80028aa:	029b      	lsls	r3, r3, #10
 80028ac:	4013      	ands	r3, r2
 80028ae:	d0f0      	beq.n	8002892 <HAL_RCC_OscConfig+0xf2>
 80028b0:	e015      	b.n	80028de <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b2:	f7fe fc87 	bl	80011c4 <HAL_GetTick>
 80028b6:	0003      	movs	r3, r0
 80028b8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028bc:	f7fe fc82 	bl	80011c4 <HAL_GetTick>
 80028c0:	0002      	movs	r2, r0
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b64      	cmp	r3, #100	; 0x64
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e2e8      	b.n	8002ea0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ce:	4b82      	ldr	r3, [pc, #520]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	2380      	movs	r3, #128	; 0x80
 80028d4:	029b      	lsls	r3, r3, #10
 80028d6:	4013      	ands	r3, r2
 80028d8:	d1f0      	bne.n	80028bc <HAL_RCC_OscConfig+0x11c>
 80028da:	e000      	b.n	80028de <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028dc:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	2202      	movs	r2, #2
 80028e4:	4013      	ands	r3, r2
 80028e6:	d100      	bne.n	80028ea <HAL_RCC_OscConfig+0x14a>
 80028e8:	e06c      	b.n	80029c4 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80028ea:	4b7b      	ldr	r3, [pc, #492]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	220c      	movs	r2, #12
 80028f0:	4013      	ands	r3, r2
 80028f2:	d00e      	beq.n	8002912 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80028f4:	4b78      	ldr	r3, [pc, #480]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	220c      	movs	r2, #12
 80028fa:	4013      	ands	r3, r2
 80028fc:	2b08      	cmp	r3, #8
 80028fe:	d11f      	bne.n	8002940 <HAL_RCC_OscConfig+0x1a0>
 8002900:	4b75      	ldr	r3, [pc, #468]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 8002902:	685a      	ldr	r2, [r3, #4]
 8002904:	23c0      	movs	r3, #192	; 0xc0
 8002906:	025b      	lsls	r3, r3, #9
 8002908:	401a      	ands	r2, r3
 800290a:	2380      	movs	r3, #128	; 0x80
 800290c:	021b      	lsls	r3, r3, #8
 800290e:	429a      	cmp	r2, r3
 8002910:	d116      	bne.n	8002940 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002912:	4b71      	ldr	r3, [pc, #452]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	2202      	movs	r2, #2
 8002918:	4013      	ands	r3, r2
 800291a:	d005      	beq.n	8002928 <HAL_RCC_OscConfig+0x188>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	2b01      	cmp	r3, #1
 8002922:	d001      	beq.n	8002928 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e2bb      	b.n	8002ea0 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002928:	4b6b      	ldr	r3, [pc, #428]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	22f8      	movs	r2, #248	; 0xf8
 800292e:	4393      	bics	r3, r2
 8002930:	0019      	movs	r1, r3
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	691b      	ldr	r3, [r3, #16]
 8002936:	00da      	lsls	r2, r3, #3
 8002938:	4b67      	ldr	r3, [pc, #412]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 800293a:	430a      	orrs	r2, r1
 800293c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800293e:	e041      	b.n	80029c4 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d024      	beq.n	8002992 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002948:	4b63      	ldr	r3, [pc, #396]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	4b62      	ldr	r3, [pc, #392]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 800294e:	2101      	movs	r1, #1
 8002950:	430a      	orrs	r2, r1
 8002952:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002954:	f7fe fc36 	bl	80011c4 <HAL_GetTick>
 8002958:	0003      	movs	r3, r0
 800295a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800295c:	e008      	b.n	8002970 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800295e:	f7fe fc31 	bl	80011c4 <HAL_GetTick>
 8002962:	0002      	movs	r2, r0
 8002964:	69bb      	ldr	r3, [r7, #24]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	2b02      	cmp	r3, #2
 800296a:	d901      	bls.n	8002970 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800296c:	2303      	movs	r3, #3
 800296e:	e297      	b.n	8002ea0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002970:	4b59      	ldr	r3, [pc, #356]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2202      	movs	r2, #2
 8002976:	4013      	ands	r3, r2
 8002978:	d0f1      	beq.n	800295e <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800297a:	4b57      	ldr	r3, [pc, #348]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	22f8      	movs	r2, #248	; 0xf8
 8002980:	4393      	bics	r3, r2
 8002982:	0019      	movs	r1, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	691b      	ldr	r3, [r3, #16]
 8002988:	00da      	lsls	r2, r3, #3
 800298a:	4b53      	ldr	r3, [pc, #332]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 800298c:	430a      	orrs	r2, r1
 800298e:	601a      	str	r2, [r3, #0]
 8002990:	e018      	b.n	80029c4 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002992:	4b51      	ldr	r3, [pc, #324]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	4b50      	ldr	r3, [pc, #320]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 8002998:	2101      	movs	r1, #1
 800299a:	438a      	bics	r2, r1
 800299c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800299e:	f7fe fc11 	bl	80011c4 <HAL_GetTick>
 80029a2:	0003      	movs	r3, r0
 80029a4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029a6:	e008      	b.n	80029ba <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029a8:	f7fe fc0c 	bl	80011c4 <HAL_GetTick>
 80029ac:	0002      	movs	r2, r0
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d901      	bls.n	80029ba <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80029b6:	2303      	movs	r3, #3
 80029b8:	e272      	b.n	8002ea0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029ba:	4b47      	ldr	r3, [pc, #284]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	2202      	movs	r2, #2
 80029c0:	4013      	ands	r3, r2
 80029c2:	d1f1      	bne.n	80029a8 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2208      	movs	r2, #8
 80029ca:	4013      	ands	r3, r2
 80029cc:	d036      	beq.n	8002a3c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	69db      	ldr	r3, [r3, #28]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d019      	beq.n	8002a0a <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029d6:	4b40      	ldr	r3, [pc, #256]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 80029d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80029da:	4b3f      	ldr	r3, [pc, #252]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 80029dc:	2101      	movs	r1, #1
 80029de:	430a      	orrs	r2, r1
 80029e0:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029e2:	f7fe fbef 	bl	80011c4 <HAL_GetTick>
 80029e6:	0003      	movs	r3, r0
 80029e8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029ea:	e008      	b.n	80029fe <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029ec:	f7fe fbea 	bl	80011c4 <HAL_GetTick>
 80029f0:	0002      	movs	r2, r0
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e250      	b.n	8002ea0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029fe:	4b36      	ldr	r3, [pc, #216]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 8002a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a02:	2202      	movs	r2, #2
 8002a04:	4013      	ands	r3, r2
 8002a06:	d0f1      	beq.n	80029ec <HAL_RCC_OscConfig+0x24c>
 8002a08:	e018      	b.n	8002a3c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a0a:	4b33      	ldr	r3, [pc, #204]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 8002a0c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a0e:	4b32      	ldr	r3, [pc, #200]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 8002a10:	2101      	movs	r1, #1
 8002a12:	438a      	bics	r2, r1
 8002a14:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a16:	f7fe fbd5 	bl	80011c4 <HAL_GetTick>
 8002a1a:	0003      	movs	r3, r0
 8002a1c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a1e:	e008      	b.n	8002a32 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a20:	f7fe fbd0 	bl	80011c4 <HAL_GetTick>
 8002a24:	0002      	movs	r2, r0
 8002a26:	69bb      	ldr	r3, [r7, #24]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	2b02      	cmp	r3, #2
 8002a2c:	d901      	bls.n	8002a32 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	e236      	b.n	8002ea0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a32:	4b29      	ldr	r3, [pc, #164]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 8002a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a36:	2202      	movs	r2, #2
 8002a38:	4013      	ands	r3, r2
 8002a3a:	d1f1      	bne.n	8002a20 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	2204      	movs	r2, #4
 8002a42:	4013      	ands	r3, r2
 8002a44:	d100      	bne.n	8002a48 <HAL_RCC_OscConfig+0x2a8>
 8002a46:	e0b5      	b.n	8002bb4 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a48:	201f      	movs	r0, #31
 8002a4a:	183b      	adds	r3, r7, r0
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a50:	4b21      	ldr	r3, [pc, #132]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 8002a52:	69da      	ldr	r2, [r3, #28]
 8002a54:	2380      	movs	r3, #128	; 0x80
 8002a56:	055b      	lsls	r3, r3, #21
 8002a58:	4013      	ands	r3, r2
 8002a5a:	d110      	bne.n	8002a7e <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a5c:	4b1e      	ldr	r3, [pc, #120]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 8002a5e:	69da      	ldr	r2, [r3, #28]
 8002a60:	4b1d      	ldr	r3, [pc, #116]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 8002a62:	2180      	movs	r1, #128	; 0x80
 8002a64:	0549      	lsls	r1, r1, #21
 8002a66:	430a      	orrs	r2, r1
 8002a68:	61da      	str	r2, [r3, #28]
 8002a6a:	4b1b      	ldr	r3, [pc, #108]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 8002a6c:	69da      	ldr	r2, [r3, #28]
 8002a6e:	2380      	movs	r3, #128	; 0x80
 8002a70:	055b      	lsls	r3, r3, #21
 8002a72:	4013      	ands	r3, r2
 8002a74:	60fb      	str	r3, [r7, #12]
 8002a76:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002a78:	183b      	adds	r3, r7, r0
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a7e:	4b19      	ldr	r3, [pc, #100]	; (8002ae4 <HAL_RCC_OscConfig+0x344>)
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	2380      	movs	r3, #128	; 0x80
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	4013      	ands	r3, r2
 8002a88:	d11a      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a8a:	4b16      	ldr	r3, [pc, #88]	; (8002ae4 <HAL_RCC_OscConfig+0x344>)
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	4b15      	ldr	r3, [pc, #84]	; (8002ae4 <HAL_RCC_OscConfig+0x344>)
 8002a90:	2180      	movs	r1, #128	; 0x80
 8002a92:	0049      	lsls	r1, r1, #1
 8002a94:	430a      	orrs	r2, r1
 8002a96:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a98:	f7fe fb94 	bl	80011c4 <HAL_GetTick>
 8002a9c:	0003      	movs	r3, r0
 8002a9e:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aa0:	e008      	b.n	8002ab4 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aa2:	f7fe fb8f 	bl	80011c4 <HAL_GetTick>
 8002aa6:	0002      	movs	r2, r0
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	2b64      	cmp	r3, #100	; 0x64
 8002aae:	d901      	bls.n	8002ab4 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e1f5      	b.n	8002ea0 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ab4:	4b0b      	ldr	r3, [pc, #44]	; (8002ae4 <HAL_RCC_OscConfig+0x344>)
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	2380      	movs	r3, #128	; 0x80
 8002aba:	005b      	lsls	r3, r3, #1
 8002abc:	4013      	ands	r3, r2
 8002abe:	d0f0      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d10f      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x348>
 8002ac8:	4b03      	ldr	r3, [pc, #12]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 8002aca:	6a1a      	ldr	r2, [r3, #32]
 8002acc:	4b02      	ldr	r3, [pc, #8]	; (8002ad8 <HAL_RCC_OscConfig+0x338>)
 8002ace:	2101      	movs	r1, #1
 8002ad0:	430a      	orrs	r2, r1
 8002ad2:	621a      	str	r2, [r3, #32]
 8002ad4:	e036      	b.n	8002b44 <HAL_RCC_OscConfig+0x3a4>
 8002ad6:	46c0      	nop			; (mov r8, r8)
 8002ad8:	40021000 	.word	0x40021000
 8002adc:	fffeffff 	.word	0xfffeffff
 8002ae0:	fffbffff 	.word	0xfffbffff
 8002ae4:	40007000 	.word	0x40007000
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d10c      	bne.n	8002b0a <HAL_RCC_OscConfig+0x36a>
 8002af0:	4bca      	ldr	r3, [pc, #808]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002af2:	6a1a      	ldr	r2, [r3, #32]
 8002af4:	4bc9      	ldr	r3, [pc, #804]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002af6:	2101      	movs	r1, #1
 8002af8:	438a      	bics	r2, r1
 8002afa:	621a      	str	r2, [r3, #32]
 8002afc:	4bc7      	ldr	r3, [pc, #796]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002afe:	6a1a      	ldr	r2, [r3, #32]
 8002b00:	4bc6      	ldr	r3, [pc, #792]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002b02:	2104      	movs	r1, #4
 8002b04:	438a      	bics	r2, r1
 8002b06:	621a      	str	r2, [r3, #32]
 8002b08:	e01c      	b.n	8002b44 <HAL_RCC_OscConfig+0x3a4>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	2b05      	cmp	r3, #5
 8002b10:	d10c      	bne.n	8002b2c <HAL_RCC_OscConfig+0x38c>
 8002b12:	4bc2      	ldr	r3, [pc, #776]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002b14:	6a1a      	ldr	r2, [r3, #32]
 8002b16:	4bc1      	ldr	r3, [pc, #772]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002b18:	2104      	movs	r1, #4
 8002b1a:	430a      	orrs	r2, r1
 8002b1c:	621a      	str	r2, [r3, #32]
 8002b1e:	4bbf      	ldr	r3, [pc, #764]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002b20:	6a1a      	ldr	r2, [r3, #32]
 8002b22:	4bbe      	ldr	r3, [pc, #760]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002b24:	2101      	movs	r1, #1
 8002b26:	430a      	orrs	r2, r1
 8002b28:	621a      	str	r2, [r3, #32]
 8002b2a:	e00b      	b.n	8002b44 <HAL_RCC_OscConfig+0x3a4>
 8002b2c:	4bbb      	ldr	r3, [pc, #748]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002b2e:	6a1a      	ldr	r2, [r3, #32]
 8002b30:	4bba      	ldr	r3, [pc, #744]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002b32:	2101      	movs	r1, #1
 8002b34:	438a      	bics	r2, r1
 8002b36:	621a      	str	r2, [r3, #32]
 8002b38:	4bb8      	ldr	r3, [pc, #736]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002b3a:	6a1a      	ldr	r2, [r3, #32]
 8002b3c:	4bb7      	ldr	r3, [pc, #732]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002b3e:	2104      	movs	r1, #4
 8002b40:	438a      	bics	r2, r1
 8002b42:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d014      	beq.n	8002b76 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b4c:	f7fe fb3a 	bl	80011c4 <HAL_GetTick>
 8002b50:	0003      	movs	r3, r0
 8002b52:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b54:	e009      	b.n	8002b6a <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b56:	f7fe fb35 	bl	80011c4 <HAL_GetTick>
 8002b5a:	0002      	movs	r2, r0
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	4aaf      	ldr	r2, [pc, #700]	; (8002e20 <HAL_RCC_OscConfig+0x680>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d901      	bls.n	8002b6a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8002b66:	2303      	movs	r3, #3
 8002b68:	e19a      	b.n	8002ea0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b6a:	4bac      	ldr	r3, [pc, #688]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002b6c:	6a1b      	ldr	r3, [r3, #32]
 8002b6e:	2202      	movs	r2, #2
 8002b70:	4013      	ands	r3, r2
 8002b72:	d0f0      	beq.n	8002b56 <HAL_RCC_OscConfig+0x3b6>
 8002b74:	e013      	b.n	8002b9e <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b76:	f7fe fb25 	bl	80011c4 <HAL_GetTick>
 8002b7a:	0003      	movs	r3, r0
 8002b7c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b7e:	e009      	b.n	8002b94 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b80:	f7fe fb20 	bl	80011c4 <HAL_GetTick>
 8002b84:	0002      	movs	r2, r0
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	4aa5      	ldr	r2, [pc, #660]	; (8002e20 <HAL_RCC_OscConfig+0x680>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d901      	bls.n	8002b94 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e185      	b.n	8002ea0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b94:	4ba1      	ldr	r3, [pc, #644]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002b96:	6a1b      	ldr	r3, [r3, #32]
 8002b98:	2202      	movs	r2, #2
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	d1f0      	bne.n	8002b80 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b9e:	231f      	movs	r3, #31
 8002ba0:	18fb      	adds	r3, r7, r3
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d105      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ba8:	4b9c      	ldr	r3, [pc, #624]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002baa:	69da      	ldr	r2, [r3, #28]
 8002bac:	4b9b      	ldr	r3, [pc, #620]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002bae:	499d      	ldr	r1, [pc, #628]	; (8002e24 <HAL_RCC_OscConfig+0x684>)
 8002bb0:	400a      	ands	r2, r1
 8002bb2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2210      	movs	r2, #16
 8002bba:	4013      	ands	r3, r2
 8002bbc:	d063      	beq.n	8002c86 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	695b      	ldr	r3, [r3, #20]
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	d12a      	bne.n	8002c1c <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002bc6:	4b95      	ldr	r3, [pc, #596]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002bc8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002bca:	4b94      	ldr	r3, [pc, #592]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002bcc:	2104      	movs	r1, #4
 8002bce:	430a      	orrs	r2, r1
 8002bd0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002bd2:	4b92      	ldr	r3, [pc, #584]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002bd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002bd6:	4b91      	ldr	r3, [pc, #580]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002bd8:	2101      	movs	r1, #1
 8002bda:	430a      	orrs	r2, r1
 8002bdc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bde:	f7fe faf1 	bl	80011c4 <HAL_GetTick>
 8002be2:	0003      	movs	r3, r0
 8002be4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002be6:	e008      	b.n	8002bfa <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002be8:	f7fe faec 	bl	80011c4 <HAL_GetTick>
 8002bec:	0002      	movs	r2, r0
 8002bee:	69bb      	ldr	r3, [r7, #24]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d901      	bls.n	8002bfa <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e152      	b.n	8002ea0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002bfa:	4b88      	ldr	r3, [pc, #544]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002bfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bfe:	2202      	movs	r2, #2
 8002c00:	4013      	ands	r3, r2
 8002c02:	d0f1      	beq.n	8002be8 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002c04:	4b85      	ldr	r3, [pc, #532]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002c06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c08:	22f8      	movs	r2, #248	; 0xf8
 8002c0a:	4393      	bics	r3, r2
 8002c0c:	0019      	movs	r1, r3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	699b      	ldr	r3, [r3, #24]
 8002c12:	00da      	lsls	r2, r3, #3
 8002c14:	4b81      	ldr	r3, [pc, #516]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002c16:	430a      	orrs	r2, r1
 8002c18:	635a      	str	r2, [r3, #52]	; 0x34
 8002c1a:	e034      	b.n	8002c86 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	695b      	ldr	r3, [r3, #20]
 8002c20:	3305      	adds	r3, #5
 8002c22:	d111      	bne.n	8002c48 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002c24:	4b7d      	ldr	r3, [pc, #500]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002c26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c28:	4b7c      	ldr	r3, [pc, #496]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002c2a:	2104      	movs	r1, #4
 8002c2c:	438a      	bics	r2, r1
 8002c2e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002c30:	4b7a      	ldr	r3, [pc, #488]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002c32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c34:	22f8      	movs	r2, #248	; 0xf8
 8002c36:	4393      	bics	r3, r2
 8002c38:	0019      	movs	r1, r3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	699b      	ldr	r3, [r3, #24]
 8002c3e:	00da      	lsls	r2, r3, #3
 8002c40:	4b76      	ldr	r3, [pc, #472]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002c42:	430a      	orrs	r2, r1
 8002c44:	635a      	str	r2, [r3, #52]	; 0x34
 8002c46:	e01e      	b.n	8002c86 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002c48:	4b74      	ldr	r3, [pc, #464]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002c4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c4c:	4b73      	ldr	r3, [pc, #460]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002c4e:	2104      	movs	r1, #4
 8002c50:	430a      	orrs	r2, r1
 8002c52:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002c54:	4b71      	ldr	r3, [pc, #452]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002c56:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c58:	4b70      	ldr	r3, [pc, #448]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002c5a:	2101      	movs	r1, #1
 8002c5c:	438a      	bics	r2, r1
 8002c5e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c60:	f7fe fab0 	bl	80011c4 <HAL_GetTick>
 8002c64:	0003      	movs	r3, r0
 8002c66:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002c68:	e008      	b.n	8002c7c <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002c6a:	f7fe faab 	bl	80011c4 <HAL_GetTick>
 8002c6e:	0002      	movs	r2, r0
 8002c70:	69bb      	ldr	r3, [r7, #24]
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	d901      	bls.n	8002c7c <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	e111      	b.n	8002ea0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002c7c:	4b67      	ldr	r3, [pc, #412]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002c7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c80:	2202      	movs	r2, #2
 8002c82:	4013      	ands	r3, r2
 8002c84:	d1f1      	bne.n	8002c6a <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	2220      	movs	r2, #32
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	d05c      	beq.n	8002d4a <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002c90:	4b62      	ldr	r3, [pc, #392]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	220c      	movs	r2, #12
 8002c96:	4013      	ands	r3, r2
 8002c98:	2b0c      	cmp	r3, #12
 8002c9a:	d00e      	beq.n	8002cba <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002c9c:	4b5f      	ldr	r3, [pc, #380]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	220c      	movs	r2, #12
 8002ca2:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002ca4:	2b08      	cmp	r3, #8
 8002ca6:	d114      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002ca8:	4b5c      	ldr	r3, [pc, #368]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002caa:	685a      	ldr	r2, [r3, #4]
 8002cac:	23c0      	movs	r3, #192	; 0xc0
 8002cae:	025b      	lsls	r3, r3, #9
 8002cb0:	401a      	ands	r2, r3
 8002cb2:	23c0      	movs	r3, #192	; 0xc0
 8002cb4:	025b      	lsls	r3, r3, #9
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d10b      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002cba:	4b58      	ldr	r3, [pc, #352]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002cbc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002cbe:	2380      	movs	r3, #128	; 0x80
 8002cc0:	029b      	lsls	r3, r3, #10
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	d040      	beq.n	8002d48 <HAL_RCC_OscConfig+0x5a8>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6a1b      	ldr	r3, [r3, #32]
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d03c      	beq.n	8002d48 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e0e6      	b.n	8002ea0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6a1b      	ldr	r3, [r3, #32]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d01b      	beq.n	8002d12 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002cda:	4b50      	ldr	r3, [pc, #320]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002cdc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002cde:	4b4f      	ldr	r3, [pc, #316]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002ce0:	2180      	movs	r1, #128	; 0x80
 8002ce2:	0249      	lsls	r1, r1, #9
 8002ce4:	430a      	orrs	r2, r1
 8002ce6:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ce8:	f7fe fa6c 	bl	80011c4 <HAL_GetTick>
 8002cec:	0003      	movs	r3, r0
 8002cee:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002cf0:	e008      	b.n	8002d04 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002cf2:	f7fe fa67 	bl	80011c4 <HAL_GetTick>
 8002cf6:	0002      	movs	r2, r0
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	2b02      	cmp	r3, #2
 8002cfe:	d901      	bls.n	8002d04 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8002d00:	2303      	movs	r3, #3
 8002d02:	e0cd      	b.n	8002ea0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002d04:	4b45      	ldr	r3, [pc, #276]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002d06:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d08:	2380      	movs	r3, #128	; 0x80
 8002d0a:	029b      	lsls	r3, r3, #10
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	d0f0      	beq.n	8002cf2 <HAL_RCC_OscConfig+0x552>
 8002d10:	e01b      	b.n	8002d4a <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002d12:	4b42      	ldr	r3, [pc, #264]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002d14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d16:	4b41      	ldr	r3, [pc, #260]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002d18:	4943      	ldr	r1, [pc, #268]	; (8002e28 <HAL_RCC_OscConfig+0x688>)
 8002d1a:	400a      	ands	r2, r1
 8002d1c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d1e:	f7fe fa51 	bl	80011c4 <HAL_GetTick>
 8002d22:	0003      	movs	r3, r0
 8002d24:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002d26:	e008      	b.n	8002d3a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d28:	f7fe fa4c 	bl	80011c4 <HAL_GetTick>
 8002d2c:	0002      	movs	r2, r0
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	2b02      	cmp	r3, #2
 8002d34:	d901      	bls.n	8002d3a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8002d36:	2303      	movs	r3, #3
 8002d38:	e0b2      	b.n	8002ea0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002d3a:	4b38      	ldr	r3, [pc, #224]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002d3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d3e:	2380      	movs	r3, #128	; 0x80
 8002d40:	029b      	lsls	r3, r3, #10
 8002d42:	4013      	ands	r3, r2
 8002d44:	d1f0      	bne.n	8002d28 <HAL_RCC_OscConfig+0x588>
 8002d46:	e000      	b.n	8002d4a <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002d48:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d100      	bne.n	8002d54 <HAL_RCC_OscConfig+0x5b4>
 8002d52:	e0a4      	b.n	8002e9e <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d54:	4b31      	ldr	r3, [pc, #196]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	220c      	movs	r2, #12
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	2b08      	cmp	r3, #8
 8002d5e:	d100      	bne.n	8002d62 <HAL_RCC_OscConfig+0x5c2>
 8002d60:	e078      	b.n	8002e54 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	d14c      	bne.n	8002e04 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d6a:	4b2c      	ldr	r3, [pc, #176]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	4b2b      	ldr	r3, [pc, #172]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002d70:	492e      	ldr	r1, [pc, #184]	; (8002e2c <HAL_RCC_OscConfig+0x68c>)
 8002d72:	400a      	ands	r2, r1
 8002d74:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d76:	f7fe fa25 	bl	80011c4 <HAL_GetTick>
 8002d7a:	0003      	movs	r3, r0
 8002d7c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d7e:	e008      	b.n	8002d92 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d80:	f7fe fa20 	bl	80011c4 <HAL_GetTick>
 8002d84:	0002      	movs	r2, r0
 8002d86:	69bb      	ldr	r3, [r7, #24]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d901      	bls.n	8002d92 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	e086      	b.n	8002ea0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d92:	4b22      	ldr	r3, [pc, #136]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	2380      	movs	r3, #128	; 0x80
 8002d98:	049b      	lsls	r3, r3, #18
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	d1f0      	bne.n	8002d80 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d9e:	4b1f      	ldr	r3, [pc, #124]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da2:	220f      	movs	r2, #15
 8002da4:	4393      	bics	r3, r2
 8002da6:	0019      	movs	r1, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002dac:	4b1b      	ldr	r3, [pc, #108]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002dae:	430a      	orrs	r2, r1
 8002db0:	62da      	str	r2, [r3, #44]	; 0x2c
 8002db2:	4b1a      	ldr	r3, [pc, #104]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	4a1e      	ldr	r2, [pc, #120]	; (8002e30 <HAL_RCC_OscConfig+0x690>)
 8002db8:	4013      	ands	r3, r2
 8002dba:	0019      	movs	r1, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dc4:	431a      	orrs	r2, r3
 8002dc6:	4b15      	ldr	r3, [pc, #84]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002dc8:	430a      	orrs	r2, r1
 8002dca:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dcc:	4b13      	ldr	r3, [pc, #76]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	4b12      	ldr	r3, [pc, #72]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002dd2:	2180      	movs	r1, #128	; 0x80
 8002dd4:	0449      	lsls	r1, r1, #17
 8002dd6:	430a      	orrs	r2, r1
 8002dd8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dda:	f7fe f9f3 	bl	80011c4 <HAL_GetTick>
 8002dde:	0003      	movs	r3, r0
 8002de0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002de2:	e008      	b.n	8002df6 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002de4:	f7fe f9ee 	bl	80011c4 <HAL_GetTick>
 8002de8:	0002      	movs	r2, r0
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d901      	bls.n	8002df6 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e054      	b.n	8002ea0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002df6:	4b09      	ldr	r3, [pc, #36]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	2380      	movs	r3, #128	; 0x80
 8002dfc:	049b      	lsls	r3, r3, #18
 8002dfe:	4013      	ands	r3, r2
 8002e00:	d0f0      	beq.n	8002de4 <HAL_RCC_OscConfig+0x644>
 8002e02:	e04c      	b.n	8002e9e <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e04:	4b05      	ldr	r3, [pc, #20]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	4b04      	ldr	r3, [pc, #16]	; (8002e1c <HAL_RCC_OscConfig+0x67c>)
 8002e0a:	4908      	ldr	r1, [pc, #32]	; (8002e2c <HAL_RCC_OscConfig+0x68c>)
 8002e0c:	400a      	ands	r2, r1
 8002e0e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e10:	f7fe f9d8 	bl	80011c4 <HAL_GetTick>
 8002e14:	0003      	movs	r3, r0
 8002e16:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e18:	e015      	b.n	8002e46 <HAL_RCC_OscConfig+0x6a6>
 8002e1a:	46c0      	nop			; (mov r8, r8)
 8002e1c:	40021000 	.word	0x40021000
 8002e20:	00001388 	.word	0x00001388
 8002e24:	efffffff 	.word	0xefffffff
 8002e28:	fffeffff 	.word	0xfffeffff
 8002e2c:	feffffff 	.word	0xfeffffff
 8002e30:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e34:	f7fe f9c6 	bl	80011c4 <HAL_GetTick>
 8002e38:	0002      	movs	r2, r0
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d901      	bls.n	8002e46 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002e42:	2303      	movs	r3, #3
 8002e44:	e02c      	b.n	8002ea0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e46:	4b18      	ldr	r3, [pc, #96]	; (8002ea8 <HAL_RCC_OscConfig+0x708>)
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	2380      	movs	r3, #128	; 0x80
 8002e4c:	049b      	lsls	r3, r3, #18
 8002e4e:	4013      	ands	r3, r2
 8002e50:	d1f0      	bne.n	8002e34 <HAL_RCC_OscConfig+0x694>
 8002e52:	e024      	b.n	8002e9e <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d101      	bne.n	8002e60 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e01f      	b.n	8002ea0 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002e60:	4b11      	ldr	r3, [pc, #68]	; (8002ea8 <HAL_RCC_OscConfig+0x708>)
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002e66:	4b10      	ldr	r3, [pc, #64]	; (8002ea8 <HAL_RCC_OscConfig+0x708>)
 8002e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e6a:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e6c:	697a      	ldr	r2, [r7, #20]
 8002e6e:	23c0      	movs	r3, #192	; 0xc0
 8002e70:	025b      	lsls	r3, r3, #9
 8002e72:	401a      	ands	r2, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d10e      	bne.n	8002e9a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	220f      	movs	r2, #15
 8002e80:	401a      	ands	r2, r3
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d107      	bne.n	8002e9a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002e8a:	697a      	ldr	r2, [r7, #20]
 8002e8c:	23f0      	movs	r3, #240	; 0xf0
 8002e8e:	039b      	lsls	r3, r3, #14
 8002e90:	401a      	ands	r2, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d001      	beq.n	8002e9e <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e000      	b.n	8002ea0 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8002e9e:	2300      	movs	r3, #0
}
 8002ea0:	0018      	movs	r0, r3
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	b008      	add	sp, #32
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	40021000 	.word	0x40021000

08002eac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d101      	bne.n	8002ec0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e0bf      	b.n	8003040 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ec0:	4b61      	ldr	r3, [pc, #388]	; (8003048 <HAL_RCC_ClockConfig+0x19c>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	683a      	ldr	r2, [r7, #0]
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d911      	bls.n	8002ef2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ece:	4b5e      	ldr	r3, [pc, #376]	; (8003048 <HAL_RCC_ClockConfig+0x19c>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	4393      	bics	r3, r2
 8002ed6:	0019      	movs	r1, r3
 8002ed8:	4b5b      	ldr	r3, [pc, #364]	; (8003048 <HAL_RCC_ClockConfig+0x19c>)
 8002eda:	683a      	ldr	r2, [r7, #0]
 8002edc:	430a      	orrs	r2, r1
 8002ede:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ee0:	4b59      	ldr	r3, [pc, #356]	; (8003048 <HAL_RCC_ClockConfig+0x19c>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	683a      	ldr	r2, [r7, #0]
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d001      	beq.n	8002ef2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e0a6      	b.n	8003040 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	2202      	movs	r2, #2
 8002ef8:	4013      	ands	r3, r2
 8002efa:	d015      	beq.n	8002f28 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2204      	movs	r2, #4
 8002f02:	4013      	ands	r3, r2
 8002f04:	d006      	beq.n	8002f14 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002f06:	4b51      	ldr	r3, [pc, #324]	; (800304c <HAL_RCC_ClockConfig+0x1a0>)
 8002f08:	685a      	ldr	r2, [r3, #4]
 8002f0a:	4b50      	ldr	r3, [pc, #320]	; (800304c <HAL_RCC_ClockConfig+0x1a0>)
 8002f0c:	21e0      	movs	r1, #224	; 0xe0
 8002f0e:	00c9      	lsls	r1, r1, #3
 8002f10:	430a      	orrs	r2, r1
 8002f12:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f14:	4b4d      	ldr	r3, [pc, #308]	; (800304c <HAL_RCC_ClockConfig+0x1a0>)
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	22f0      	movs	r2, #240	; 0xf0
 8002f1a:	4393      	bics	r3, r2
 8002f1c:	0019      	movs	r1, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	689a      	ldr	r2, [r3, #8]
 8002f22:	4b4a      	ldr	r3, [pc, #296]	; (800304c <HAL_RCC_ClockConfig+0x1a0>)
 8002f24:	430a      	orrs	r2, r1
 8002f26:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	4013      	ands	r3, r2
 8002f30:	d04c      	beq.n	8002fcc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d107      	bne.n	8002f4a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f3a:	4b44      	ldr	r3, [pc, #272]	; (800304c <HAL_RCC_ClockConfig+0x1a0>)
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	2380      	movs	r3, #128	; 0x80
 8002f40:	029b      	lsls	r3, r3, #10
 8002f42:	4013      	ands	r3, r2
 8002f44:	d120      	bne.n	8002f88 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e07a      	b.n	8003040 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	2b02      	cmp	r3, #2
 8002f50:	d107      	bne.n	8002f62 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f52:	4b3e      	ldr	r3, [pc, #248]	; (800304c <HAL_RCC_ClockConfig+0x1a0>)
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	2380      	movs	r3, #128	; 0x80
 8002f58:	049b      	lsls	r3, r3, #18
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	d114      	bne.n	8002f88 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e06e      	b.n	8003040 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	2b03      	cmp	r3, #3
 8002f68:	d107      	bne.n	8002f7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002f6a:	4b38      	ldr	r3, [pc, #224]	; (800304c <HAL_RCC_ClockConfig+0x1a0>)
 8002f6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f6e:	2380      	movs	r3, #128	; 0x80
 8002f70:	029b      	lsls	r3, r3, #10
 8002f72:	4013      	ands	r3, r2
 8002f74:	d108      	bne.n	8002f88 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e062      	b.n	8003040 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f7a:	4b34      	ldr	r3, [pc, #208]	; (800304c <HAL_RCC_ClockConfig+0x1a0>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	2202      	movs	r2, #2
 8002f80:	4013      	ands	r3, r2
 8002f82:	d101      	bne.n	8002f88 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e05b      	b.n	8003040 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f88:	4b30      	ldr	r3, [pc, #192]	; (800304c <HAL_RCC_ClockConfig+0x1a0>)
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	2203      	movs	r2, #3
 8002f8e:	4393      	bics	r3, r2
 8002f90:	0019      	movs	r1, r3
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685a      	ldr	r2, [r3, #4]
 8002f96:	4b2d      	ldr	r3, [pc, #180]	; (800304c <HAL_RCC_ClockConfig+0x1a0>)
 8002f98:	430a      	orrs	r2, r1
 8002f9a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f9c:	f7fe f912 	bl	80011c4 <HAL_GetTick>
 8002fa0:	0003      	movs	r3, r0
 8002fa2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fa4:	e009      	b.n	8002fba <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fa6:	f7fe f90d 	bl	80011c4 <HAL_GetTick>
 8002faa:	0002      	movs	r2, r0
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	4a27      	ldr	r2, [pc, #156]	; (8003050 <HAL_RCC_ClockConfig+0x1a4>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e042      	b.n	8003040 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fba:	4b24      	ldr	r3, [pc, #144]	; (800304c <HAL_RCC_ClockConfig+0x1a0>)
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	220c      	movs	r2, #12
 8002fc0:	401a      	ands	r2, r3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d1ec      	bne.n	8002fa6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002fcc:	4b1e      	ldr	r3, [pc, #120]	; (8003048 <HAL_RCC_ClockConfig+0x19c>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	683a      	ldr	r2, [r7, #0]
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d211      	bcs.n	8002ffe <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fda:	4b1b      	ldr	r3, [pc, #108]	; (8003048 <HAL_RCC_ClockConfig+0x19c>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	2201      	movs	r2, #1
 8002fe0:	4393      	bics	r3, r2
 8002fe2:	0019      	movs	r1, r3
 8002fe4:	4b18      	ldr	r3, [pc, #96]	; (8003048 <HAL_RCC_ClockConfig+0x19c>)
 8002fe6:	683a      	ldr	r2, [r7, #0]
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fec:	4b16      	ldr	r3, [pc, #88]	; (8003048 <HAL_RCC_ClockConfig+0x19c>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	683a      	ldr	r2, [r7, #0]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d001      	beq.n	8002ffe <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e020      	b.n	8003040 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	2204      	movs	r2, #4
 8003004:	4013      	ands	r3, r2
 8003006:	d009      	beq.n	800301c <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003008:	4b10      	ldr	r3, [pc, #64]	; (800304c <HAL_RCC_ClockConfig+0x1a0>)
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	4a11      	ldr	r2, [pc, #68]	; (8003054 <HAL_RCC_ClockConfig+0x1a8>)
 800300e:	4013      	ands	r3, r2
 8003010:	0019      	movs	r1, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	68da      	ldr	r2, [r3, #12]
 8003016:	4b0d      	ldr	r3, [pc, #52]	; (800304c <HAL_RCC_ClockConfig+0x1a0>)
 8003018:	430a      	orrs	r2, r1
 800301a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800301c:	f000 f820 	bl	8003060 <HAL_RCC_GetSysClockFreq>
 8003020:	0001      	movs	r1, r0
 8003022:	4b0a      	ldr	r3, [pc, #40]	; (800304c <HAL_RCC_ClockConfig+0x1a0>)
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	091b      	lsrs	r3, r3, #4
 8003028:	220f      	movs	r2, #15
 800302a:	4013      	ands	r3, r2
 800302c:	4a0a      	ldr	r2, [pc, #40]	; (8003058 <HAL_RCC_ClockConfig+0x1ac>)
 800302e:	5cd3      	ldrb	r3, [r2, r3]
 8003030:	000a      	movs	r2, r1
 8003032:	40da      	lsrs	r2, r3
 8003034:	4b09      	ldr	r3, [pc, #36]	; (800305c <HAL_RCC_ClockConfig+0x1b0>)
 8003036:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003038:	2003      	movs	r0, #3
 800303a:	f7fe f87d 	bl	8001138 <HAL_InitTick>
  
  return HAL_OK;
 800303e:	2300      	movs	r3, #0
}
 8003040:	0018      	movs	r0, r3
 8003042:	46bd      	mov	sp, r7
 8003044:	b004      	add	sp, #16
 8003046:	bd80      	pop	{r7, pc}
 8003048:	40022000 	.word	0x40022000
 800304c:	40021000 	.word	0x40021000
 8003050:	00001388 	.word	0x00001388
 8003054:	fffff8ff 	.word	0xfffff8ff
 8003058:	08004640 	.word	0x08004640
 800305c:	20000004 	.word	0x20000004

08003060 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b086      	sub	sp, #24
 8003064:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003066:	2300      	movs	r3, #0
 8003068:	60fb      	str	r3, [r7, #12]
 800306a:	2300      	movs	r3, #0
 800306c:	60bb      	str	r3, [r7, #8]
 800306e:	2300      	movs	r3, #0
 8003070:	617b      	str	r3, [r7, #20]
 8003072:	2300      	movs	r3, #0
 8003074:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003076:	2300      	movs	r3, #0
 8003078:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800307a:	4b2d      	ldr	r3, [pc, #180]	; (8003130 <HAL_RCC_GetSysClockFreq+0xd0>)
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	220c      	movs	r2, #12
 8003084:	4013      	ands	r3, r2
 8003086:	2b0c      	cmp	r3, #12
 8003088:	d046      	beq.n	8003118 <HAL_RCC_GetSysClockFreq+0xb8>
 800308a:	d848      	bhi.n	800311e <HAL_RCC_GetSysClockFreq+0xbe>
 800308c:	2b04      	cmp	r3, #4
 800308e:	d002      	beq.n	8003096 <HAL_RCC_GetSysClockFreq+0x36>
 8003090:	2b08      	cmp	r3, #8
 8003092:	d003      	beq.n	800309c <HAL_RCC_GetSysClockFreq+0x3c>
 8003094:	e043      	b.n	800311e <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003096:	4b27      	ldr	r3, [pc, #156]	; (8003134 <HAL_RCC_GetSysClockFreq+0xd4>)
 8003098:	613b      	str	r3, [r7, #16]
      break;
 800309a:	e043      	b.n	8003124 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	0c9b      	lsrs	r3, r3, #18
 80030a0:	220f      	movs	r2, #15
 80030a2:	4013      	ands	r3, r2
 80030a4:	4a24      	ldr	r2, [pc, #144]	; (8003138 <HAL_RCC_GetSysClockFreq+0xd8>)
 80030a6:	5cd3      	ldrb	r3, [r2, r3]
 80030a8:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80030aa:	4b21      	ldr	r3, [pc, #132]	; (8003130 <HAL_RCC_GetSysClockFreq+0xd0>)
 80030ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ae:	220f      	movs	r2, #15
 80030b0:	4013      	ands	r3, r2
 80030b2:	4a22      	ldr	r2, [pc, #136]	; (800313c <HAL_RCC_GetSysClockFreq+0xdc>)
 80030b4:	5cd3      	ldrb	r3, [r2, r3]
 80030b6:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80030b8:	68fa      	ldr	r2, [r7, #12]
 80030ba:	23c0      	movs	r3, #192	; 0xc0
 80030bc:	025b      	lsls	r3, r3, #9
 80030be:	401a      	ands	r2, r3
 80030c0:	2380      	movs	r3, #128	; 0x80
 80030c2:	025b      	lsls	r3, r3, #9
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d109      	bne.n	80030dc <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80030c8:	68b9      	ldr	r1, [r7, #8]
 80030ca:	481a      	ldr	r0, [pc, #104]	; (8003134 <HAL_RCC_GetSysClockFreq+0xd4>)
 80030cc:	f7fd f81c 	bl	8000108 <__udivsi3>
 80030d0:	0003      	movs	r3, r0
 80030d2:	001a      	movs	r2, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	4353      	muls	r3, r2
 80030d8:	617b      	str	r3, [r7, #20]
 80030da:	e01a      	b.n	8003112 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80030dc:	68fa      	ldr	r2, [r7, #12]
 80030de:	23c0      	movs	r3, #192	; 0xc0
 80030e0:	025b      	lsls	r3, r3, #9
 80030e2:	401a      	ands	r2, r3
 80030e4:	23c0      	movs	r3, #192	; 0xc0
 80030e6:	025b      	lsls	r3, r3, #9
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d109      	bne.n	8003100 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80030ec:	68b9      	ldr	r1, [r7, #8]
 80030ee:	4814      	ldr	r0, [pc, #80]	; (8003140 <HAL_RCC_GetSysClockFreq+0xe0>)
 80030f0:	f7fd f80a 	bl	8000108 <__udivsi3>
 80030f4:	0003      	movs	r3, r0
 80030f6:	001a      	movs	r2, r3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	4353      	muls	r3, r2
 80030fc:	617b      	str	r3, [r7, #20]
 80030fe:	e008      	b.n	8003112 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003100:	68b9      	ldr	r1, [r7, #8]
 8003102:	480c      	ldr	r0, [pc, #48]	; (8003134 <HAL_RCC_GetSysClockFreq+0xd4>)
 8003104:	f7fd f800 	bl	8000108 <__udivsi3>
 8003108:	0003      	movs	r3, r0
 800310a:	001a      	movs	r2, r3
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	4353      	muls	r3, r2
 8003110:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	613b      	str	r3, [r7, #16]
      break;
 8003116:	e005      	b.n	8003124 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8003118:	4b09      	ldr	r3, [pc, #36]	; (8003140 <HAL_RCC_GetSysClockFreq+0xe0>)
 800311a:	613b      	str	r3, [r7, #16]
      break;
 800311c:	e002      	b.n	8003124 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800311e:	4b05      	ldr	r3, [pc, #20]	; (8003134 <HAL_RCC_GetSysClockFreq+0xd4>)
 8003120:	613b      	str	r3, [r7, #16]
      break;
 8003122:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003124:	693b      	ldr	r3, [r7, #16]
}
 8003126:	0018      	movs	r0, r3
 8003128:	46bd      	mov	sp, r7
 800312a:	b006      	add	sp, #24
 800312c:	bd80      	pop	{r7, pc}
 800312e:	46c0      	nop			; (mov r8, r8)
 8003130:	40021000 	.word	0x40021000
 8003134:	007a1200 	.word	0x007a1200
 8003138:	08004658 	.word	0x08004658
 800313c:	08004668 	.word	0x08004668
 8003140:	02dc6c00 	.word	0x02dc6c00

08003144 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003148:	4b02      	ldr	r3, [pc, #8]	; (8003154 <HAL_RCC_GetHCLKFreq+0x10>)
 800314a:	681b      	ldr	r3, [r3, #0]
}
 800314c:	0018      	movs	r0, r3
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
 8003152:	46c0      	nop			; (mov r8, r8)
 8003154:	20000004 	.word	0x20000004

08003158 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 800315c:	f7ff fff2 	bl	8003144 <HAL_RCC_GetHCLKFreq>
 8003160:	0001      	movs	r1, r0
 8003162:	4b06      	ldr	r3, [pc, #24]	; (800317c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	0a1b      	lsrs	r3, r3, #8
 8003168:	2207      	movs	r2, #7
 800316a:	4013      	ands	r3, r2
 800316c:	4a04      	ldr	r2, [pc, #16]	; (8003180 <HAL_RCC_GetPCLK1Freq+0x28>)
 800316e:	5cd3      	ldrb	r3, [r2, r3]
 8003170:	40d9      	lsrs	r1, r3
 8003172:	000b      	movs	r3, r1
}    
 8003174:	0018      	movs	r0, r3
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	46c0      	nop			; (mov r8, r8)
 800317c:	40021000 	.word	0x40021000
 8003180:	08004650 	.word	0x08004650

08003184 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b086      	sub	sp, #24
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800318c:	2300      	movs	r3, #0
 800318e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8003190:	2300      	movs	r3, #0
 8003192:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	2380      	movs	r3, #128	; 0x80
 800319a:	025b      	lsls	r3, r3, #9
 800319c:	4013      	ands	r3, r2
 800319e:	d100      	bne.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80031a0:	e08e      	b.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80031a2:	2017      	movs	r0, #23
 80031a4:	183b      	adds	r3, r7, r0
 80031a6:	2200      	movs	r2, #0
 80031a8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031aa:	4b67      	ldr	r3, [pc, #412]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80031ac:	69da      	ldr	r2, [r3, #28]
 80031ae:	2380      	movs	r3, #128	; 0x80
 80031b0:	055b      	lsls	r3, r3, #21
 80031b2:	4013      	ands	r3, r2
 80031b4:	d110      	bne.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80031b6:	4b64      	ldr	r3, [pc, #400]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80031b8:	69da      	ldr	r2, [r3, #28]
 80031ba:	4b63      	ldr	r3, [pc, #396]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80031bc:	2180      	movs	r1, #128	; 0x80
 80031be:	0549      	lsls	r1, r1, #21
 80031c0:	430a      	orrs	r2, r1
 80031c2:	61da      	str	r2, [r3, #28]
 80031c4:	4b60      	ldr	r3, [pc, #384]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80031c6:	69da      	ldr	r2, [r3, #28]
 80031c8:	2380      	movs	r3, #128	; 0x80
 80031ca:	055b      	lsls	r3, r3, #21
 80031cc:	4013      	ands	r3, r2
 80031ce:	60bb      	str	r3, [r7, #8]
 80031d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031d2:	183b      	adds	r3, r7, r0
 80031d4:	2201      	movs	r2, #1
 80031d6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031d8:	4b5c      	ldr	r3, [pc, #368]	; (800334c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	2380      	movs	r3, #128	; 0x80
 80031de:	005b      	lsls	r3, r3, #1
 80031e0:	4013      	ands	r3, r2
 80031e2:	d11a      	bne.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031e4:	4b59      	ldr	r3, [pc, #356]	; (800334c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	4b58      	ldr	r3, [pc, #352]	; (800334c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80031ea:	2180      	movs	r1, #128	; 0x80
 80031ec:	0049      	lsls	r1, r1, #1
 80031ee:	430a      	orrs	r2, r1
 80031f0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031f2:	f7fd ffe7 	bl	80011c4 <HAL_GetTick>
 80031f6:	0003      	movs	r3, r0
 80031f8:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031fa:	e008      	b.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031fc:	f7fd ffe2 	bl	80011c4 <HAL_GetTick>
 8003200:	0002      	movs	r2, r0
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	2b64      	cmp	r3, #100	; 0x64
 8003208:	d901      	bls.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	e097      	b.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800320e:	4b4f      	ldr	r3, [pc, #316]	; (800334c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	2380      	movs	r3, #128	; 0x80
 8003214:	005b      	lsls	r3, r3, #1
 8003216:	4013      	ands	r3, r2
 8003218:	d0f0      	beq.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800321a:	4b4b      	ldr	r3, [pc, #300]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800321c:	6a1a      	ldr	r2, [r3, #32]
 800321e:	23c0      	movs	r3, #192	; 0xc0
 8003220:	009b      	lsls	r3, r3, #2
 8003222:	4013      	ands	r3, r2
 8003224:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d034      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x112>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	685a      	ldr	r2, [r3, #4]
 8003230:	23c0      	movs	r3, #192	; 0xc0
 8003232:	009b      	lsls	r3, r3, #2
 8003234:	4013      	ands	r3, r2
 8003236:	68fa      	ldr	r2, [r7, #12]
 8003238:	429a      	cmp	r2, r3
 800323a:	d02c      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800323c:	4b42      	ldr	r3, [pc, #264]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800323e:	6a1b      	ldr	r3, [r3, #32]
 8003240:	4a43      	ldr	r2, [pc, #268]	; (8003350 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003242:	4013      	ands	r3, r2
 8003244:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003246:	4b40      	ldr	r3, [pc, #256]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003248:	6a1a      	ldr	r2, [r3, #32]
 800324a:	4b3f      	ldr	r3, [pc, #252]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800324c:	2180      	movs	r1, #128	; 0x80
 800324e:	0249      	lsls	r1, r1, #9
 8003250:	430a      	orrs	r2, r1
 8003252:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003254:	4b3c      	ldr	r3, [pc, #240]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003256:	6a1a      	ldr	r2, [r3, #32]
 8003258:	4b3b      	ldr	r3, [pc, #236]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800325a:	493e      	ldr	r1, [pc, #248]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800325c:	400a      	ands	r2, r1
 800325e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003260:	4b39      	ldr	r3, [pc, #228]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003262:	68fa      	ldr	r2, [r7, #12]
 8003264:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2201      	movs	r2, #1
 800326a:	4013      	ands	r3, r2
 800326c:	d013      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800326e:	f7fd ffa9 	bl	80011c4 <HAL_GetTick>
 8003272:	0003      	movs	r3, r0
 8003274:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003276:	e009      	b.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003278:	f7fd ffa4 	bl	80011c4 <HAL_GetTick>
 800327c:	0002      	movs	r2, r0
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	4a35      	ldr	r2, [pc, #212]	; (8003358 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d901      	bls.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003288:	2303      	movs	r3, #3
 800328a:	e058      	b.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x1ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800328c:	4b2e      	ldr	r3, [pc, #184]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800328e:	6a1b      	ldr	r3, [r3, #32]
 8003290:	2202      	movs	r2, #2
 8003292:	4013      	ands	r3, r2
 8003294:	d0f0      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003296:	4b2c      	ldr	r3, [pc, #176]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003298:	6a1b      	ldr	r3, [r3, #32]
 800329a:	4a2d      	ldr	r2, [pc, #180]	; (8003350 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800329c:	4013      	ands	r3, r2
 800329e:	0019      	movs	r1, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	685a      	ldr	r2, [r3, #4]
 80032a4:	4b28      	ldr	r3, [pc, #160]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80032a6:	430a      	orrs	r2, r1
 80032a8:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80032aa:	2317      	movs	r3, #23
 80032ac:	18fb      	adds	r3, r7, r3
 80032ae:	781b      	ldrb	r3, [r3, #0]
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d105      	bne.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032b4:	4b24      	ldr	r3, [pc, #144]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80032b6:	69da      	ldr	r2, [r3, #28]
 80032b8:	4b23      	ldr	r3, [pc, #140]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80032ba:	4928      	ldr	r1, [pc, #160]	; (800335c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80032bc:	400a      	ands	r2, r1
 80032be:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2201      	movs	r2, #1
 80032c6:	4013      	ands	r3, r2
 80032c8:	d009      	beq.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80032ca:	4b1f      	ldr	r3, [pc, #124]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80032cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ce:	2203      	movs	r2, #3
 80032d0:	4393      	bics	r3, r2
 80032d2:	0019      	movs	r1, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	689a      	ldr	r2, [r3, #8]
 80032d8:	4b1b      	ldr	r3, [pc, #108]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80032da:	430a      	orrs	r2, r1
 80032dc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	2220      	movs	r2, #32
 80032e4:	4013      	ands	r3, r2
 80032e6:	d009      	beq.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80032e8:	4b17      	ldr	r3, [pc, #92]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80032ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ec:	2210      	movs	r2, #16
 80032ee:	4393      	bics	r3, r2
 80032f0:	0019      	movs	r1, r3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	68da      	ldr	r2, [r3, #12]
 80032f6:	4b14      	ldr	r3, [pc, #80]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80032f8:	430a      	orrs	r2, r1
 80032fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	2380      	movs	r3, #128	; 0x80
 8003302:	029b      	lsls	r3, r3, #10
 8003304:	4013      	ands	r3, r2
 8003306:	d009      	beq.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003308:	4b0f      	ldr	r3, [pc, #60]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800330a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800330c:	2280      	movs	r2, #128	; 0x80
 800330e:	4393      	bics	r3, r2
 8003310:	0019      	movs	r1, r3
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	695a      	ldr	r2, [r3, #20]
 8003316:	4b0c      	ldr	r3, [pc, #48]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003318:	430a      	orrs	r2, r1
 800331a:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	2380      	movs	r3, #128	; 0x80
 8003322:	00db      	lsls	r3, r3, #3
 8003324:	4013      	ands	r3, r2
 8003326:	d009      	beq.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003328:	4b07      	ldr	r3, [pc, #28]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800332a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800332c:	2240      	movs	r2, #64	; 0x40
 800332e:	4393      	bics	r3, r2
 8003330:	0019      	movs	r1, r3
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	691a      	ldr	r2, [r3, #16]
 8003336:	4b04      	ldr	r3, [pc, #16]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003338:	430a      	orrs	r2, r1
 800333a:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800333c:	2300      	movs	r3, #0
}
 800333e:	0018      	movs	r0, r3
 8003340:	46bd      	mov	sp, r7
 8003342:	b006      	add	sp, #24
 8003344:	bd80      	pop	{r7, pc}
 8003346:	46c0      	nop			; (mov r8, r8)
 8003348:	40021000 	.word	0x40021000
 800334c:	40007000 	.word	0x40007000
 8003350:	fffffcff 	.word	0xfffffcff
 8003354:	fffeffff 	.word	0xfffeffff
 8003358:	00001388 	.word	0x00001388
 800335c:	efffffff 	.word	0xefffffff

08003360 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d101      	bne.n	8003372 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	e044      	b.n	80033fc <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003376:	2b00      	cmp	r3, #0
 8003378:	d107      	bne.n	800338a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2278      	movs	r2, #120	; 0x78
 800337e:	2100      	movs	r1, #0
 8003380:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	0018      	movs	r0, r3
 8003386:	f7fd fd61 	bl	8000e4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2224      	movs	r2, #36	; 0x24
 800338e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	2101      	movs	r1, #1
 800339c:	438a      	bics	r2, r1
 800339e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	0018      	movs	r0, r3
 80033a4:	f000 fb30 	bl	8003a08 <UART_SetConfig>
 80033a8:	0003      	movs	r3, r0
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d101      	bne.n	80033b2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e024      	b.n	80033fc <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d003      	beq.n	80033c2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	0018      	movs	r0, r3
 80033be:	f000 fc63 	bl	8003c88 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	685a      	ldr	r2, [r3, #4]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	490d      	ldr	r1, [pc, #52]	; (8003404 <HAL_UART_Init+0xa4>)
 80033ce:	400a      	ands	r2, r1
 80033d0:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	689a      	ldr	r2, [r3, #8]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	212a      	movs	r1, #42	; 0x2a
 80033de:	438a      	bics	r2, r1
 80033e0:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	2101      	movs	r1, #1
 80033ee:	430a      	orrs	r2, r1
 80033f0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	0018      	movs	r0, r3
 80033f6:	f000 fcfb 	bl	8003df0 <UART_CheckIdleState>
 80033fa:	0003      	movs	r3, r0
}
 80033fc:	0018      	movs	r0, r3
 80033fe:	46bd      	mov	sp, r7
 8003400:	b002      	add	sp, #8
 8003402:	bd80      	pop	{r7, pc}
 8003404:	ffffb7ff 	.word	0xffffb7ff

08003408 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003408:	b590      	push	{r4, r7, lr}
 800340a:	b0ab      	sub	sp, #172	; 0xac
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	69db      	ldr	r3, [r3, #28]
 8003416:	22a4      	movs	r2, #164	; 0xa4
 8003418:	18b9      	adds	r1, r7, r2
 800341a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	20a0      	movs	r0, #160	; 0xa0
 8003424:	1839      	adds	r1, r7, r0
 8003426:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	219c      	movs	r1, #156	; 0x9c
 8003430:	1879      	adds	r1, r7, r1
 8003432:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003434:	0011      	movs	r1, r2
 8003436:	18bb      	adds	r3, r7, r2
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a99      	ldr	r2, [pc, #612]	; (80036a0 <HAL_UART_IRQHandler+0x298>)
 800343c:	4013      	ands	r3, r2
 800343e:	2298      	movs	r2, #152	; 0x98
 8003440:	18bc      	adds	r4, r7, r2
 8003442:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8003444:	18bb      	adds	r3, r7, r2
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d114      	bne.n	8003476 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800344c:	187b      	adds	r3, r7, r1
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2220      	movs	r2, #32
 8003452:	4013      	ands	r3, r2
 8003454:	d00f      	beq.n	8003476 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003456:	183b      	adds	r3, r7, r0
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	2220      	movs	r2, #32
 800345c:	4013      	ands	r3, r2
 800345e:	d00a      	beq.n	8003476 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003464:	2b00      	cmp	r3, #0
 8003466:	d100      	bne.n	800346a <HAL_UART_IRQHandler+0x62>
 8003468:	e29e      	b.n	80039a8 <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	0010      	movs	r0, r2
 8003472:	4798      	blx	r3
      }
      return;
 8003474:	e298      	b.n	80039a8 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003476:	2398      	movs	r3, #152	; 0x98
 8003478:	18fb      	adds	r3, r7, r3
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d100      	bne.n	8003482 <HAL_UART_IRQHandler+0x7a>
 8003480:	e114      	b.n	80036ac <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003482:	239c      	movs	r3, #156	; 0x9c
 8003484:	18fb      	adds	r3, r7, r3
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	2201      	movs	r2, #1
 800348a:	4013      	ands	r3, r2
 800348c:	d106      	bne.n	800349c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800348e:	23a0      	movs	r3, #160	; 0xa0
 8003490:	18fb      	adds	r3, r7, r3
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a83      	ldr	r2, [pc, #524]	; (80036a4 <HAL_UART_IRQHandler+0x29c>)
 8003496:	4013      	ands	r3, r2
 8003498:	d100      	bne.n	800349c <HAL_UART_IRQHandler+0x94>
 800349a:	e107      	b.n	80036ac <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800349c:	23a4      	movs	r3, #164	; 0xa4
 800349e:	18fb      	adds	r3, r7, r3
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	2201      	movs	r2, #1
 80034a4:	4013      	ands	r3, r2
 80034a6:	d012      	beq.n	80034ce <HAL_UART_IRQHandler+0xc6>
 80034a8:	23a0      	movs	r3, #160	; 0xa0
 80034aa:	18fb      	adds	r3, r7, r3
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	2380      	movs	r3, #128	; 0x80
 80034b0:	005b      	lsls	r3, r3, #1
 80034b2:	4013      	ands	r3, r2
 80034b4:	d00b      	beq.n	80034ce <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	2201      	movs	r2, #1
 80034bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2284      	movs	r2, #132	; 0x84
 80034c2:	589b      	ldr	r3, [r3, r2]
 80034c4:	2201      	movs	r2, #1
 80034c6:	431a      	orrs	r2, r3
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2184      	movs	r1, #132	; 0x84
 80034cc:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80034ce:	23a4      	movs	r3, #164	; 0xa4
 80034d0:	18fb      	adds	r3, r7, r3
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	2202      	movs	r2, #2
 80034d6:	4013      	ands	r3, r2
 80034d8:	d011      	beq.n	80034fe <HAL_UART_IRQHandler+0xf6>
 80034da:	239c      	movs	r3, #156	; 0x9c
 80034dc:	18fb      	adds	r3, r7, r3
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2201      	movs	r2, #1
 80034e2:	4013      	ands	r3, r2
 80034e4:	d00b      	beq.n	80034fe <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	2202      	movs	r2, #2
 80034ec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2284      	movs	r2, #132	; 0x84
 80034f2:	589b      	ldr	r3, [r3, r2]
 80034f4:	2204      	movs	r2, #4
 80034f6:	431a      	orrs	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2184      	movs	r1, #132	; 0x84
 80034fc:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80034fe:	23a4      	movs	r3, #164	; 0xa4
 8003500:	18fb      	adds	r3, r7, r3
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	2204      	movs	r2, #4
 8003506:	4013      	ands	r3, r2
 8003508:	d011      	beq.n	800352e <HAL_UART_IRQHandler+0x126>
 800350a:	239c      	movs	r3, #156	; 0x9c
 800350c:	18fb      	adds	r3, r7, r3
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	2201      	movs	r2, #1
 8003512:	4013      	ands	r3, r2
 8003514:	d00b      	beq.n	800352e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	2204      	movs	r2, #4
 800351c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2284      	movs	r2, #132	; 0x84
 8003522:	589b      	ldr	r3, [r3, r2]
 8003524:	2202      	movs	r2, #2
 8003526:	431a      	orrs	r2, r3
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2184      	movs	r1, #132	; 0x84
 800352c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800352e:	23a4      	movs	r3, #164	; 0xa4
 8003530:	18fb      	adds	r3, r7, r3
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	2208      	movs	r2, #8
 8003536:	4013      	ands	r3, r2
 8003538:	d017      	beq.n	800356a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800353a:	23a0      	movs	r3, #160	; 0xa0
 800353c:	18fb      	adds	r3, r7, r3
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	2220      	movs	r2, #32
 8003542:	4013      	ands	r3, r2
 8003544:	d105      	bne.n	8003552 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003546:	239c      	movs	r3, #156	; 0x9c
 8003548:	18fb      	adds	r3, r7, r3
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2201      	movs	r2, #1
 800354e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003550:	d00b      	beq.n	800356a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2208      	movs	r2, #8
 8003558:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2284      	movs	r2, #132	; 0x84
 800355e:	589b      	ldr	r3, [r3, r2]
 8003560:	2208      	movs	r2, #8
 8003562:	431a      	orrs	r2, r3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2184      	movs	r1, #132	; 0x84
 8003568:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800356a:	23a4      	movs	r3, #164	; 0xa4
 800356c:	18fb      	adds	r3, r7, r3
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	2380      	movs	r3, #128	; 0x80
 8003572:	011b      	lsls	r3, r3, #4
 8003574:	4013      	ands	r3, r2
 8003576:	d013      	beq.n	80035a0 <HAL_UART_IRQHandler+0x198>
 8003578:	23a0      	movs	r3, #160	; 0xa0
 800357a:	18fb      	adds	r3, r7, r3
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	2380      	movs	r3, #128	; 0x80
 8003580:	04db      	lsls	r3, r3, #19
 8003582:	4013      	ands	r3, r2
 8003584:	d00c      	beq.n	80035a0 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	2280      	movs	r2, #128	; 0x80
 800358c:	0112      	lsls	r2, r2, #4
 800358e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2284      	movs	r2, #132	; 0x84
 8003594:	589b      	ldr	r3, [r3, r2]
 8003596:	2220      	movs	r2, #32
 8003598:	431a      	orrs	r2, r3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2184      	movs	r1, #132	; 0x84
 800359e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2284      	movs	r2, #132	; 0x84
 80035a4:	589b      	ldr	r3, [r3, r2]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d100      	bne.n	80035ac <HAL_UART_IRQHandler+0x1a4>
 80035aa:	e1ff      	b.n	80039ac <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80035ac:	23a4      	movs	r3, #164	; 0xa4
 80035ae:	18fb      	adds	r3, r7, r3
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	2220      	movs	r2, #32
 80035b4:	4013      	ands	r3, r2
 80035b6:	d00e      	beq.n	80035d6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80035b8:	23a0      	movs	r3, #160	; 0xa0
 80035ba:	18fb      	adds	r3, r7, r3
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	2220      	movs	r2, #32
 80035c0:	4013      	ands	r3, r2
 80035c2:	d008      	beq.n	80035d6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d004      	beq.n	80035d6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80035d0:	687a      	ldr	r2, [r7, #4]
 80035d2:	0010      	movs	r0, r2
 80035d4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2284      	movs	r2, #132	; 0x84
 80035da:	589b      	ldr	r3, [r3, r2]
 80035dc:	2194      	movs	r1, #148	; 0x94
 80035de:	187a      	adds	r2, r7, r1
 80035e0:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	2240      	movs	r2, #64	; 0x40
 80035ea:	4013      	ands	r3, r2
 80035ec:	2b40      	cmp	r3, #64	; 0x40
 80035ee:	d004      	beq.n	80035fa <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80035f0:	187b      	adds	r3, r7, r1
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2228      	movs	r2, #40	; 0x28
 80035f6:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80035f8:	d047      	beq.n	800368a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	0018      	movs	r0, r3
 80035fe:	f000 fdcd 	bl	800419c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	2240      	movs	r2, #64	; 0x40
 800360a:	4013      	ands	r3, r2
 800360c:	2b40      	cmp	r3, #64	; 0x40
 800360e:	d137      	bne.n	8003680 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003610:	f3ef 8310 	mrs	r3, PRIMASK
 8003614:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8003616:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003618:	2090      	movs	r0, #144	; 0x90
 800361a:	183a      	adds	r2, r7, r0
 800361c:	6013      	str	r3, [r2, #0]
 800361e:	2301      	movs	r3, #1
 8003620:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003622:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003624:	f383 8810 	msr	PRIMASK, r3
}
 8003628:	46c0      	nop			; (mov r8, r8)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	689a      	ldr	r2, [r3, #8]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	2140      	movs	r1, #64	; 0x40
 8003636:	438a      	bics	r2, r1
 8003638:	609a      	str	r2, [r3, #8]
 800363a:	183b      	adds	r3, r7, r0
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003640:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003642:	f383 8810 	msr	PRIMASK, r3
}
 8003646:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800364c:	2b00      	cmp	r3, #0
 800364e:	d012      	beq.n	8003676 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003654:	4a14      	ldr	r2, [pc, #80]	; (80036a8 <HAL_UART_IRQHandler+0x2a0>)
 8003656:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800365c:	0018      	movs	r0, r3
 800365e:	f7fe fde9 	bl	8002234 <HAL_DMA_Abort_IT>
 8003662:	1e03      	subs	r3, r0, #0
 8003664:	d01a      	beq.n	800369c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800366a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003670:	0018      	movs	r0, r3
 8003672:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003674:	e012      	b.n	800369c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	0018      	movs	r0, r3
 800367a:	f000 f9bd 	bl	80039f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800367e:	e00d      	b.n	800369c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	0018      	movs	r0, r3
 8003684:	f000 f9b8 	bl	80039f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003688:	e008      	b.n	800369c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	0018      	movs	r0, r3
 800368e:	f000 f9b3 	bl	80039f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2284      	movs	r2, #132	; 0x84
 8003696:	2100      	movs	r1, #0
 8003698:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800369a:	e187      	b.n	80039ac <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800369c:	46c0      	nop			; (mov r8, r8)
    return;
 800369e:	e185      	b.n	80039ac <HAL_UART_IRQHandler+0x5a4>
 80036a0:	0000080f 	.word	0x0000080f
 80036a4:	04000120 	.word	0x04000120
 80036a8:	08004457 	.word	0x08004457

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d000      	beq.n	80036b6 <HAL_UART_IRQHandler+0x2ae>
 80036b4:	e139      	b.n	800392a <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80036b6:	23a4      	movs	r3, #164	; 0xa4
 80036b8:	18fb      	adds	r3, r7, r3
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2210      	movs	r2, #16
 80036be:	4013      	ands	r3, r2
 80036c0:	d100      	bne.n	80036c4 <HAL_UART_IRQHandler+0x2bc>
 80036c2:	e132      	b.n	800392a <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80036c4:	23a0      	movs	r3, #160	; 0xa0
 80036c6:	18fb      	adds	r3, r7, r3
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	2210      	movs	r2, #16
 80036cc:	4013      	ands	r3, r2
 80036ce:	d100      	bne.n	80036d2 <HAL_UART_IRQHandler+0x2ca>
 80036d0:	e12b      	b.n	800392a <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	2210      	movs	r2, #16
 80036d8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	2240      	movs	r2, #64	; 0x40
 80036e2:	4013      	ands	r3, r2
 80036e4:	2b40      	cmp	r3, #64	; 0x40
 80036e6:	d000      	beq.n	80036ea <HAL_UART_IRQHandler+0x2e2>
 80036e8:	e09f      	b.n	800382a <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	685a      	ldr	r2, [r3, #4]
 80036f2:	217e      	movs	r1, #126	; 0x7e
 80036f4:	187b      	adds	r3, r7, r1
 80036f6:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80036f8:	187b      	adds	r3, r7, r1
 80036fa:	881b      	ldrh	r3, [r3, #0]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d100      	bne.n	8003702 <HAL_UART_IRQHandler+0x2fa>
 8003700:	e156      	b.n	80039b0 <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2258      	movs	r2, #88	; 0x58
 8003706:	5a9b      	ldrh	r3, [r3, r2]
 8003708:	187a      	adds	r2, r7, r1
 800370a:	8812      	ldrh	r2, [r2, #0]
 800370c:	429a      	cmp	r2, r3
 800370e:	d300      	bcc.n	8003712 <HAL_UART_IRQHandler+0x30a>
 8003710:	e14e      	b.n	80039b0 <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	187a      	adds	r2, r7, r1
 8003716:	215a      	movs	r1, #90	; 0x5a
 8003718:	8812      	ldrh	r2, [r2, #0]
 800371a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003720:	699b      	ldr	r3, [r3, #24]
 8003722:	2b20      	cmp	r3, #32
 8003724:	d06f      	beq.n	8003806 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003726:	f3ef 8310 	mrs	r3, PRIMASK
 800372a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800372c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800372e:	67bb      	str	r3, [r7, #120]	; 0x78
 8003730:	2301      	movs	r3, #1
 8003732:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003734:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003736:	f383 8810 	msr	PRIMASK, r3
}
 800373a:	46c0      	nop			; (mov r8, r8)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	499e      	ldr	r1, [pc, #632]	; (80039c0 <HAL_UART_IRQHandler+0x5b8>)
 8003748:	400a      	ands	r2, r1
 800374a:	601a      	str	r2, [r3, #0]
 800374c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800374e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003750:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003752:	f383 8810 	msr	PRIMASK, r3
}
 8003756:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003758:	f3ef 8310 	mrs	r3, PRIMASK
 800375c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800375e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003760:	677b      	str	r3, [r7, #116]	; 0x74
 8003762:	2301      	movs	r3, #1
 8003764:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003766:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003768:	f383 8810 	msr	PRIMASK, r3
}
 800376c:	46c0      	nop			; (mov r8, r8)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	689a      	ldr	r2, [r3, #8]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	2101      	movs	r1, #1
 800377a:	438a      	bics	r2, r1
 800377c:	609a      	str	r2, [r3, #8]
 800377e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003780:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003782:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003784:	f383 8810 	msr	PRIMASK, r3
}
 8003788:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800378a:	f3ef 8310 	mrs	r3, PRIMASK
 800378e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8003790:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003792:	673b      	str	r3, [r7, #112]	; 0x70
 8003794:	2301      	movs	r3, #1
 8003796:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003798:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800379a:	f383 8810 	msr	PRIMASK, r3
}
 800379e:	46c0      	nop			; (mov r8, r8)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	689a      	ldr	r2, [r3, #8]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	2140      	movs	r1, #64	; 0x40
 80037ac:	438a      	bics	r2, r1
 80037ae:	609a      	str	r2, [r3, #8]
 80037b0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80037b2:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037b6:	f383 8810 	msr	PRIMASK, r3
}
 80037ba:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2280      	movs	r2, #128	; 0x80
 80037c0:	2120      	movs	r1, #32
 80037c2:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037ca:	f3ef 8310 	mrs	r3, PRIMASK
 80037ce:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80037d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037d2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80037d4:	2301      	movs	r3, #1
 80037d6:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80037da:	f383 8810 	msr	PRIMASK, r3
}
 80037de:	46c0      	nop			; (mov r8, r8)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	2110      	movs	r1, #16
 80037ec:	438a      	bics	r2, r1
 80037ee:	601a      	str	r2, [r3, #0]
 80037f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037f2:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80037f6:	f383 8810 	msr	PRIMASK, r3
}
 80037fa:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003800:	0018      	movs	r0, r3
 8003802:	f7fe fcdf 	bl	80021c4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2202      	movs	r2, #2
 800380a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2258      	movs	r2, #88	; 0x58
 8003810:	5a9a      	ldrh	r2, [r3, r2]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	215a      	movs	r1, #90	; 0x5a
 8003816:	5a5b      	ldrh	r3, [r3, r1]
 8003818:	b29b      	uxth	r3, r3
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	b29a      	uxth	r2, r3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	0011      	movs	r1, r2
 8003822:	0018      	movs	r0, r3
 8003824:	f7fd fc16 	bl	8001054 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003828:	e0c2      	b.n	80039b0 <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2258      	movs	r2, #88	; 0x58
 800382e:	5a99      	ldrh	r1, [r3, r2]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	225a      	movs	r2, #90	; 0x5a
 8003834:	5a9b      	ldrh	r3, [r3, r2]
 8003836:	b29a      	uxth	r2, r3
 8003838:	208e      	movs	r0, #142	; 0x8e
 800383a:	183b      	adds	r3, r7, r0
 800383c:	1a8a      	subs	r2, r1, r2
 800383e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	225a      	movs	r2, #90	; 0x5a
 8003844:	5a9b      	ldrh	r3, [r3, r2]
 8003846:	b29b      	uxth	r3, r3
 8003848:	2b00      	cmp	r3, #0
 800384a:	d100      	bne.n	800384e <HAL_UART_IRQHandler+0x446>
 800384c:	e0b2      	b.n	80039b4 <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 800384e:	183b      	adds	r3, r7, r0
 8003850:	881b      	ldrh	r3, [r3, #0]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d100      	bne.n	8003858 <HAL_UART_IRQHandler+0x450>
 8003856:	e0ad      	b.n	80039b4 <HAL_UART_IRQHandler+0x5ac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003858:	f3ef 8310 	mrs	r3, PRIMASK
 800385c:	60fb      	str	r3, [r7, #12]
  return(result);
 800385e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003860:	2488      	movs	r4, #136	; 0x88
 8003862:	193a      	adds	r2, r7, r4
 8003864:	6013      	str	r3, [r2, #0]
 8003866:	2301      	movs	r3, #1
 8003868:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	f383 8810 	msr	PRIMASK, r3
}
 8003870:	46c0      	nop			; (mov r8, r8)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4951      	ldr	r1, [pc, #324]	; (80039c4 <HAL_UART_IRQHandler+0x5bc>)
 800387e:	400a      	ands	r2, r1
 8003880:	601a      	str	r2, [r3, #0]
 8003882:	193b      	adds	r3, r7, r4
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	f383 8810 	msr	PRIMASK, r3
}
 800388e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003890:	f3ef 8310 	mrs	r3, PRIMASK
 8003894:	61bb      	str	r3, [r7, #24]
  return(result);
 8003896:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003898:	2484      	movs	r4, #132	; 0x84
 800389a:	193a      	adds	r2, r7, r4
 800389c:	6013      	str	r3, [r2, #0]
 800389e:	2301      	movs	r3, #1
 80038a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	f383 8810 	msr	PRIMASK, r3
}
 80038a8:	46c0      	nop			; (mov r8, r8)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	689a      	ldr	r2, [r3, #8]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	2101      	movs	r1, #1
 80038b6:	438a      	bics	r2, r1
 80038b8:	609a      	str	r2, [r3, #8]
 80038ba:	193b      	adds	r3, r7, r4
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038c0:	6a3b      	ldr	r3, [r7, #32]
 80038c2:	f383 8810 	msr	PRIMASK, r3
}
 80038c6:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2280      	movs	r2, #128	; 0x80
 80038cc:	2120      	movs	r1, #32
 80038ce:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038dc:	f3ef 8310 	mrs	r3, PRIMASK
 80038e0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80038e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038e4:	2480      	movs	r4, #128	; 0x80
 80038e6:	193a      	adds	r2, r7, r4
 80038e8:	6013      	str	r3, [r2, #0]
 80038ea:	2301      	movs	r3, #1
 80038ec:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038f0:	f383 8810 	msr	PRIMASK, r3
}
 80038f4:	46c0      	nop			; (mov r8, r8)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2110      	movs	r1, #16
 8003902:	438a      	bics	r2, r1
 8003904:	601a      	str	r2, [r3, #0]
 8003906:	193b      	adds	r3, r7, r4
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800390c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800390e:	f383 8810 	msr	PRIMASK, r3
}
 8003912:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2202      	movs	r2, #2
 8003918:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800391a:	183b      	adds	r3, r7, r0
 800391c:	881a      	ldrh	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	0011      	movs	r1, r2
 8003922:	0018      	movs	r0, r3
 8003924:	f7fd fb96 	bl	8001054 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003928:	e044      	b.n	80039b4 <HAL_UART_IRQHandler+0x5ac>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800392a:	23a4      	movs	r3, #164	; 0xa4
 800392c:	18fb      	adds	r3, r7, r3
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	2380      	movs	r3, #128	; 0x80
 8003932:	035b      	lsls	r3, r3, #13
 8003934:	4013      	ands	r3, r2
 8003936:	d010      	beq.n	800395a <HAL_UART_IRQHandler+0x552>
 8003938:	239c      	movs	r3, #156	; 0x9c
 800393a:	18fb      	adds	r3, r7, r3
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	2380      	movs	r3, #128	; 0x80
 8003940:	03db      	lsls	r3, r3, #15
 8003942:	4013      	ands	r3, r2
 8003944:	d009      	beq.n	800395a <HAL_UART_IRQHandler+0x552>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	2280      	movs	r2, #128	; 0x80
 800394c:	0352      	lsls	r2, r2, #13
 800394e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	0018      	movs	r0, r3
 8003954:	f000 fdc1 	bl	80044da <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003958:	e02f      	b.n	80039ba <HAL_UART_IRQHandler+0x5b2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800395a:	23a4      	movs	r3, #164	; 0xa4
 800395c:	18fb      	adds	r3, r7, r3
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	2280      	movs	r2, #128	; 0x80
 8003962:	4013      	ands	r3, r2
 8003964:	d00f      	beq.n	8003986 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003966:	23a0      	movs	r3, #160	; 0xa0
 8003968:	18fb      	adds	r3, r7, r3
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	2280      	movs	r2, #128	; 0x80
 800396e:	4013      	ands	r3, r2
 8003970:	d009      	beq.n	8003986 <HAL_UART_IRQHandler+0x57e>
  {
    if (huart->TxISR != NULL)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003976:	2b00      	cmp	r3, #0
 8003978:	d01e      	beq.n	80039b8 <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	0010      	movs	r0, r2
 8003982:	4798      	blx	r3
    }
    return;
 8003984:	e018      	b.n	80039b8 <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003986:	23a4      	movs	r3, #164	; 0xa4
 8003988:	18fb      	adds	r3, r7, r3
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	2240      	movs	r2, #64	; 0x40
 800398e:	4013      	ands	r3, r2
 8003990:	d013      	beq.n	80039ba <HAL_UART_IRQHandler+0x5b2>
 8003992:	23a0      	movs	r3, #160	; 0xa0
 8003994:	18fb      	adds	r3, r7, r3
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	2240      	movs	r2, #64	; 0x40
 800399a:	4013      	ands	r3, r2
 800399c:	d00d      	beq.n	80039ba <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	0018      	movs	r0, r3
 80039a2:	f000 fd6f 	bl	8004484 <UART_EndTransmit_IT>
    return;
 80039a6:	e008      	b.n	80039ba <HAL_UART_IRQHandler+0x5b2>
      return;
 80039a8:	46c0      	nop			; (mov r8, r8)
 80039aa:	e006      	b.n	80039ba <HAL_UART_IRQHandler+0x5b2>
    return;
 80039ac:	46c0      	nop			; (mov r8, r8)
 80039ae:	e004      	b.n	80039ba <HAL_UART_IRQHandler+0x5b2>
      return;
 80039b0:	46c0      	nop			; (mov r8, r8)
 80039b2:	e002      	b.n	80039ba <HAL_UART_IRQHandler+0x5b2>
      return;
 80039b4:	46c0      	nop			; (mov r8, r8)
 80039b6:	e000      	b.n	80039ba <HAL_UART_IRQHandler+0x5b2>
    return;
 80039b8:	46c0      	nop			; (mov r8, r8)
  }

}
 80039ba:	46bd      	mov	sp, r7
 80039bc:	b02b      	add	sp, #172	; 0xac
 80039be:	bd90      	pop	{r4, r7, pc}
 80039c0:	fffffeff 	.word	0xfffffeff
 80039c4:	fffffedf 	.word	0xfffffedf

080039c8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80039d0:	46c0      	nop			; (mov r8, r8)
 80039d2:	46bd      	mov	sp, r7
 80039d4:	b002      	add	sp, #8
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b082      	sub	sp, #8
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80039e0:	46c0      	nop			; (mov r8, r8)
 80039e2:	46bd      	mov	sp, r7
 80039e4:	b002      	add	sp, #8
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80039f0:	46c0      	nop			; (mov r8, r8)
 80039f2:	46bd      	mov	sp, r7
 80039f4:	b002      	add	sp, #8
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003a00:	46c0      	nop			; (mov r8, r8)
 8003a02:	46bd      	mov	sp, r7
 8003a04:	b002      	add	sp, #8
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b088      	sub	sp, #32
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a10:	231e      	movs	r3, #30
 8003a12:	18fb      	adds	r3, r7, r3
 8003a14:	2200      	movs	r2, #0
 8003a16:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	689a      	ldr	r2, [r3, #8]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	691b      	ldr	r3, [r3, #16]
 8003a20:	431a      	orrs	r2, r3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	695b      	ldr	r3, [r3, #20]
 8003a26:	431a      	orrs	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	69db      	ldr	r3, [r3, #28]
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a8d      	ldr	r2, [pc, #564]	; (8003c6c <UART_SetConfig+0x264>)
 8003a38:	4013      	ands	r3, r2
 8003a3a:	0019      	movs	r1, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	697a      	ldr	r2, [r7, #20]
 8003a42:	430a      	orrs	r2, r1
 8003a44:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	4a88      	ldr	r2, [pc, #544]	; (8003c70 <UART_SetConfig+0x268>)
 8003a4e:	4013      	ands	r3, r2
 8003a50:	0019      	movs	r1, r3
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	68da      	ldr	r2, [r3, #12]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	430a      	orrs	r2, r1
 8003a5c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	699b      	ldr	r3, [r3, #24]
 8003a62:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6a1b      	ldr	r3, [r3, #32]
 8003a68:	697a      	ldr	r2, [r7, #20]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	4a7f      	ldr	r2, [pc, #508]	; (8003c74 <UART_SetConfig+0x26c>)
 8003a76:	4013      	ands	r3, r2
 8003a78:	0019      	movs	r1, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	697a      	ldr	r2, [r7, #20]
 8003a80:	430a      	orrs	r2, r1
 8003a82:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a7b      	ldr	r2, [pc, #492]	; (8003c78 <UART_SetConfig+0x270>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d127      	bne.n	8003ade <UART_SetConfig+0xd6>
 8003a8e:	4b7b      	ldr	r3, [pc, #492]	; (8003c7c <UART_SetConfig+0x274>)
 8003a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a92:	2203      	movs	r2, #3
 8003a94:	4013      	ands	r3, r2
 8003a96:	2b03      	cmp	r3, #3
 8003a98:	d00d      	beq.n	8003ab6 <UART_SetConfig+0xae>
 8003a9a:	d81b      	bhi.n	8003ad4 <UART_SetConfig+0xcc>
 8003a9c:	2b02      	cmp	r3, #2
 8003a9e:	d014      	beq.n	8003aca <UART_SetConfig+0xc2>
 8003aa0:	d818      	bhi.n	8003ad4 <UART_SetConfig+0xcc>
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d002      	beq.n	8003aac <UART_SetConfig+0xa4>
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d00a      	beq.n	8003ac0 <UART_SetConfig+0xb8>
 8003aaa:	e013      	b.n	8003ad4 <UART_SetConfig+0xcc>
 8003aac:	231f      	movs	r3, #31
 8003aae:	18fb      	adds	r3, r7, r3
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	701a      	strb	r2, [r3, #0]
 8003ab4:	e021      	b.n	8003afa <UART_SetConfig+0xf2>
 8003ab6:	231f      	movs	r3, #31
 8003ab8:	18fb      	adds	r3, r7, r3
 8003aba:	2202      	movs	r2, #2
 8003abc:	701a      	strb	r2, [r3, #0]
 8003abe:	e01c      	b.n	8003afa <UART_SetConfig+0xf2>
 8003ac0:	231f      	movs	r3, #31
 8003ac2:	18fb      	adds	r3, r7, r3
 8003ac4:	2204      	movs	r2, #4
 8003ac6:	701a      	strb	r2, [r3, #0]
 8003ac8:	e017      	b.n	8003afa <UART_SetConfig+0xf2>
 8003aca:	231f      	movs	r3, #31
 8003acc:	18fb      	adds	r3, r7, r3
 8003ace:	2208      	movs	r2, #8
 8003ad0:	701a      	strb	r2, [r3, #0]
 8003ad2:	e012      	b.n	8003afa <UART_SetConfig+0xf2>
 8003ad4:	231f      	movs	r3, #31
 8003ad6:	18fb      	adds	r3, r7, r3
 8003ad8:	2210      	movs	r2, #16
 8003ada:	701a      	strb	r2, [r3, #0]
 8003adc:	e00d      	b.n	8003afa <UART_SetConfig+0xf2>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a67      	ldr	r2, [pc, #412]	; (8003c80 <UART_SetConfig+0x278>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d104      	bne.n	8003af2 <UART_SetConfig+0xea>
 8003ae8:	231f      	movs	r3, #31
 8003aea:	18fb      	adds	r3, r7, r3
 8003aec:	2200      	movs	r2, #0
 8003aee:	701a      	strb	r2, [r3, #0]
 8003af0:	e003      	b.n	8003afa <UART_SetConfig+0xf2>
 8003af2:	231f      	movs	r3, #31
 8003af4:	18fb      	adds	r3, r7, r3
 8003af6:	2210      	movs	r2, #16
 8003af8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	69da      	ldr	r2, [r3, #28]
 8003afe:	2380      	movs	r3, #128	; 0x80
 8003b00:	021b      	lsls	r3, r3, #8
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d15c      	bne.n	8003bc0 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8003b06:	231f      	movs	r3, #31
 8003b08:	18fb      	adds	r3, r7, r3
 8003b0a:	781b      	ldrb	r3, [r3, #0]
 8003b0c:	2b08      	cmp	r3, #8
 8003b0e:	d015      	beq.n	8003b3c <UART_SetConfig+0x134>
 8003b10:	dc18      	bgt.n	8003b44 <UART_SetConfig+0x13c>
 8003b12:	2b04      	cmp	r3, #4
 8003b14:	d00d      	beq.n	8003b32 <UART_SetConfig+0x12a>
 8003b16:	dc15      	bgt.n	8003b44 <UART_SetConfig+0x13c>
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d002      	beq.n	8003b22 <UART_SetConfig+0x11a>
 8003b1c:	2b02      	cmp	r3, #2
 8003b1e:	d005      	beq.n	8003b2c <UART_SetConfig+0x124>
 8003b20:	e010      	b.n	8003b44 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b22:	f7ff fb19 	bl	8003158 <HAL_RCC_GetPCLK1Freq>
 8003b26:	0003      	movs	r3, r0
 8003b28:	61bb      	str	r3, [r7, #24]
        break;
 8003b2a:	e012      	b.n	8003b52 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b2c:	4b55      	ldr	r3, [pc, #340]	; (8003c84 <UART_SetConfig+0x27c>)
 8003b2e:	61bb      	str	r3, [r7, #24]
        break;
 8003b30:	e00f      	b.n	8003b52 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b32:	f7ff fa95 	bl	8003060 <HAL_RCC_GetSysClockFreq>
 8003b36:	0003      	movs	r3, r0
 8003b38:	61bb      	str	r3, [r7, #24]
        break;
 8003b3a:	e00a      	b.n	8003b52 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b3c:	2380      	movs	r3, #128	; 0x80
 8003b3e:	021b      	lsls	r3, r3, #8
 8003b40:	61bb      	str	r3, [r7, #24]
        break;
 8003b42:	e006      	b.n	8003b52 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003b44:	2300      	movs	r3, #0
 8003b46:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003b48:	231e      	movs	r3, #30
 8003b4a:	18fb      	adds	r3, r7, r3
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	701a      	strb	r2, [r3, #0]
        break;
 8003b50:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003b52:	69bb      	ldr	r3, [r7, #24]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d100      	bne.n	8003b5a <UART_SetConfig+0x152>
 8003b58:	e07a      	b.n	8003c50 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	005a      	lsls	r2, r3, #1
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	085b      	lsrs	r3, r3, #1
 8003b64:	18d2      	adds	r2, r2, r3
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	0019      	movs	r1, r3
 8003b6c:	0010      	movs	r0, r2
 8003b6e:	f7fc facb 	bl	8000108 <__udivsi3>
 8003b72:	0003      	movs	r3, r0
 8003b74:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	2b0f      	cmp	r3, #15
 8003b7a:	d91c      	bls.n	8003bb6 <UART_SetConfig+0x1ae>
 8003b7c:	693a      	ldr	r2, [r7, #16]
 8003b7e:	2380      	movs	r3, #128	; 0x80
 8003b80:	025b      	lsls	r3, r3, #9
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d217      	bcs.n	8003bb6 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	b29a      	uxth	r2, r3
 8003b8a:	200e      	movs	r0, #14
 8003b8c:	183b      	adds	r3, r7, r0
 8003b8e:	210f      	movs	r1, #15
 8003b90:	438a      	bics	r2, r1
 8003b92:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	085b      	lsrs	r3, r3, #1
 8003b98:	b29b      	uxth	r3, r3
 8003b9a:	2207      	movs	r2, #7
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	b299      	uxth	r1, r3
 8003ba0:	183b      	adds	r3, r7, r0
 8003ba2:	183a      	adds	r2, r7, r0
 8003ba4:	8812      	ldrh	r2, [r2, #0]
 8003ba6:	430a      	orrs	r2, r1
 8003ba8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	183a      	adds	r2, r7, r0
 8003bb0:	8812      	ldrh	r2, [r2, #0]
 8003bb2:	60da      	str	r2, [r3, #12]
 8003bb4:	e04c      	b.n	8003c50 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8003bb6:	231e      	movs	r3, #30
 8003bb8:	18fb      	adds	r3, r7, r3
 8003bba:	2201      	movs	r2, #1
 8003bbc:	701a      	strb	r2, [r3, #0]
 8003bbe:	e047      	b.n	8003c50 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003bc0:	231f      	movs	r3, #31
 8003bc2:	18fb      	adds	r3, r7, r3
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	2b08      	cmp	r3, #8
 8003bc8:	d015      	beq.n	8003bf6 <UART_SetConfig+0x1ee>
 8003bca:	dc18      	bgt.n	8003bfe <UART_SetConfig+0x1f6>
 8003bcc:	2b04      	cmp	r3, #4
 8003bce:	d00d      	beq.n	8003bec <UART_SetConfig+0x1e4>
 8003bd0:	dc15      	bgt.n	8003bfe <UART_SetConfig+0x1f6>
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d002      	beq.n	8003bdc <UART_SetConfig+0x1d4>
 8003bd6:	2b02      	cmp	r3, #2
 8003bd8:	d005      	beq.n	8003be6 <UART_SetConfig+0x1de>
 8003bda:	e010      	b.n	8003bfe <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003bdc:	f7ff fabc 	bl	8003158 <HAL_RCC_GetPCLK1Freq>
 8003be0:	0003      	movs	r3, r0
 8003be2:	61bb      	str	r3, [r7, #24]
        break;
 8003be4:	e012      	b.n	8003c0c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003be6:	4b27      	ldr	r3, [pc, #156]	; (8003c84 <UART_SetConfig+0x27c>)
 8003be8:	61bb      	str	r3, [r7, #24]
        break;
 8003bea:	e00f      	b.n	8003c0c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003bec:	f7ff fa38 	bl	8003060 <HAL_RCC_GetSysClockFreq>
 8003bf0:	0003      	movs	r3, r0
 8003bf2:	61bb      	str	r3, [r7, #24]
        break;
 8003bf4:	e00a      	b.n	8003c0c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003bf6:	2380      	movs	r3, #128	; 0x80
 8003bf8:	021b      	lsls	r3, r3, #8
 8003bfa:	61bb      	str	r3, [r7, #24]
        break;
 8003bfc:	e006      	b.n	8003c0c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003c02:	231e      	movs	r3, #30
 8003c04:	18fb      	adds	r3, r7, r3
 8003c06:	2201      	movs	r2, #1
 8003c08:	701a      	strb	r2, [r3, #0]
        break;
 8003c0a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003c0c:	69bb      	ldr	r3, [r7, #24]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d01e      	beq.n	8003c50 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	085a      	lsrs	r2, r3, #1
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	18d2      	adds	r2, r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	0019      	movs	r1, r3
 8003c22:	0010      	movs	r0, r2
 8003c24:	f7fc fa70 	bl	8000108 <__udivsi3>
 8003c28:	0003      	movs	r3, r0
 8003c2a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	2b0f      	cmp	r3, #15
 8003c30:	d90a      	bls.n	8003c48 <UART_SetConfig+0x240>
 8003c32:	693a      	ldr	r2, [r7, #16]
 8003c34:	2380      	movs	r3, #128	; 0x80
 8003c36:	025b      	lsls	r3, r3, #9
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d205      	bcs.n	8003c48 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	b29a      	uxth	r2, r3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	60da      	str	r2, [r3, #12]
 8003c46:	e003      	b.n	8003c50 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8003c48:	231e      	movs	r3, #30
 8003c4a:	18fb      	adds	r3, r7, r3
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2200      	movs	r2, #0
 8003c54:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003c5c:	231e      	movs	r3, #30
 8003c5e:	18fb      	adds	r3, r7, r3
 8003c60:	781b      	ldrb	r3, [r3, #0]
}
 8003c62:	0018      	movs	r0, r3
 8003c64:	46bd      	mov	sp, r7
 8003c66:	b008      	add	sp, #32
 8003c68:	bd80      	pop	{r7, pc}
 8003c6a:	46c0      	nop			; (mov r8, r8)
 8003c6c:	efff69f3 	.word	0xefff69f3
 8003c70:	ffffcfff 	.word	0xffffcfff
 8003c74:	fffff4ff 	.word	0xfffff4ff
 8003c78:	40013800 	.word	0x40013800
 8003c7c:	40021000 	.word	0x40021000
 8003c80:	40004400 	.word	0x40004400
 8003c84:	007a1200 	.word	0x007a1200

08003c88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c94:	2201      	movs	r2, #1
 8003c96:	4013      	ands	r3, r2
 8003c98:	d00b      	beq.n	8003cb2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	4a4a      	ldr	r2, [pc, #296]	; (8003dcc <UART_AdvFeatureConfig+0x144>)
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	0019      	movs	r1, r3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	430a      	orrs	r2, r1
 8003cb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cb6:	2202      	movs	r2, #2
 8003cb8:	4013      	ands	r3, r2
 8003cba:	d00b      	beq.n	8003cd4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	4a43      	ldr	r2, [pc, #268]	; (8003dd0 <UART_AdvFeatureConfig+0x148>)
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	0019      	movs	r1, r3
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	430a      	orrs	r2, r1
 8003cd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd8:	2204      	movs	r2, #4
 8003cda:	4013      	ands	r3, r2
 8003cdc:	d00b      	beq.n	8003cf6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	4a3b      	ldr	r2, [pc, #236]	; (8003dd4 <UART_AdvFeatureConfig+0x14c>)
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	0019      	movs	r1, r3
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	430a      	orrs	r2, r1
 8003cf4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cfa:	2208      	movs	r2, #8
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	d00b      	beq.n	8003d18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	4a34      	ldr	r2, [pc, #208]	; (8003dd8 <UART_AdvFeatureConfig+0x150>)
 8003d08:	4013      	ands	r3, r2
 8003d0a:	0019      	movs	r1, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	430a      	orrs	r2, r1
 8003d16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d1c:	2210      	movs	r2, #16
 8003d1e:	4013      	ands	r3, r2
 8003d20:	d00b      	beq.n	8003d3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	4a2c      	ldr	r2, [pc, #176]	; (8003ddc <UART_AdvFeatureConfig+0x154>)
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	0019      	movs	r1, r3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	430a      	orrs	r2, r1
 8003d38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3e:	2220      	movs	r2, #32
 8003d40:	4013      	ands	r3, r2
 8003d42:	d00b      	beq.n	8003d5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	4a25      	ldr	r2, [pc, #148]	; (8003de0 <UART_AdvFeatureConfig+0x158>)
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	0019      	movs	r1, r3
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	430a      	orrs	r2, r1
 8003d5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d60:	2240      	movs	r2, #64	; 0x40
 8003d62:	4013      	ands	r3, r2
 8003d64:	d01d      	beq.n	8003da2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	4a1d      	ldr	r2, [pc, #116]	; (8003de4 <UART_AdvFeatureConfig+0x15c>)
 8003d6e:	4013      	ands	r3, r2
 8003d70:	0019      	movs	r1, r3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d82:	2380      	movs	r3, #128	; 0x80
 8003d84:	035b      	lsls	r3, r3, #13
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d10b      	bne.n	8003da2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	4a15      	ldr	r2, [pc, #84]	; (8003de8 <UART_AdvFeatureConfig+0x160>)
 8003d92:	4013      	ands	r3, r2
 8003d94:	0019      	movs	r1, r3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	430a      	orrs	r2, r1
 8003da0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da6:	2280      	movs	r2, #128	; 0x80
 8003da8:	4013      	ands	r3, r2
 8003daa:	d00b      	beq.n	8003dc4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	4a0e      	ldr	r2, [pc, #56]	; (8003dec <UART_AdvFeatureConfig+0x164>)
 8003db4:	4013      	ands	r3, r2
 8003db6:	0019      	movs	r1, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	430a      	orrs	r2, r1
 8003dc2:	605a      	str	r2, [r3, #4]
  }
}
 8003dc4:	46c0      	nop			; (mov r8, r8)
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	b002      	add	sp, #8
 8003dca:	bd80      	pop	{r7, pc}
 8003dcc:	fffdffff 	.word	0xfffdffff
 8003dd0:	fffeffff 	.word	0xfffeffff
 8003dd4:	fffbffff 	.word	0xfffbffff
 8003dd8:	ffff7fff 	.word	0xffff7fff
 8003ddc:	ffffefff 	.word	0xffffefff
 8003de0:	ffffdfff 	.word	0xffffdfff
 8003de4:	ffefffff 	.word	0xffefffff
 8003de8:	ff9fffff 	.word	0xff9fffff
 8003dec:	fff7ffff 	.word	0xfff7ffff

08003df0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b092      	sub	sp, #72	; 0x48
 8003df4:	af02      	add	r7, sp, #8
 8003df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2284      	movs	r2, #132	; 0x84
 8003dfc:	2100      	movs	r1, #0
 8003dfe:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003e00:	f7fd f9e0 	bl	80011c4 <HAL_GetTick>
 8003e04:	0003      	movs	r3, r0
 8003e06:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	2208      	movs	r2, #8
 8003e10:	4013      	ands	r3, r2
 8003e12:	2b08      	cmp	r3, #8
 8003e14:	d12c      	bne.n	8003e70 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e18:	2280      	movs	r2, #128	; 0x80
 8003e1a:	0391      	lsls	r1, r2, #14
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	4a46      	ldr	r2, [pc, #280]	; (8003f38 <UART_CheckIdleState+0x148>)
 8003e20:	9200      	str	r2, [sp, #0]
 8003e22:	2200      	movs	r2, #0
 8003e24:	f000 f88c 	bl	8003f40 <UART_WaitOnFlagUntilTimeout>
 8003e28:	1e03      	subs	r3, r0, #0
 8003e2a:	d021      	beq.n	8003e70 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e2c:	f3ef 8310 	mrs	r3, PRIMASK
 8003e30:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003e34:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e36:	2301      	movs	r3, #1
 8003e38:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e3c:	f383 8810 	msr	PRIMASK, r3
}
 8003e40:	46c0      	nop			; (mov r8, r8)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	2180      	movs	r1, #128	; 0x80
 8003e4e:	438a      	bics	r2, r1
 8003e50:	601a      	str	r2, [r3, #0]
 8003e52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e54:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e58:	f383 8810 	msr	PRIMASK, r3
}
 8003e5c:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2220      	movs	r2, #32
 8003e62:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2278      	movs	r2, #120	; 0x78
 8003e68:	2100      	movs	r1, #0
 8003e6a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e05f      	b.n	8003f30 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	2204      	movs	r2, #4
 8003e78:	4013      	ands	r3, r2
 8003e7a:	2b04      	cmp	r3, #4
 8003e7c:	d146      	bne.n	8003f0c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e80:	2280      	movs	r2, #128	; 0x80
 8003e82:	03d1      	lsls	r1, r2, #15
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	4a2c      	ldr	r2, [pc, #176]	; (8003f38 <UART_CheckIdleState+0x148>)
 8003e88:	9200      	str	r2, [sp, #0]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	f000 f858 	bl	8003f40 <UART_WaitOnFlagUntilTimeout>
 8003e90:	1e03      	subs	r3, r0, #0
 8003e92:	d03b      	beq.n	8003f0c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e94:	f3ef 8310 	mrs	r3, PRIMASK
 8003e98:	60fb      	str	r3, [r7, #12]
  return(result);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e9c:	637b      	str	r3, [r7, #52]	; 0x34
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	f383 8810 	msr	PRIMASK, r3
}
 8003ea8:	46c0      	nop			; (mov r8, r8)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4921      	ldr	r1, [pc, #132]	; (8003f3c <UART_CheckIdleState+0x14c>)
 8003eb6:	400a      	ands	r2, r1
 8003eb8:	601a      	str	r2, [r3, #0]
 8003eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ebc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	f383 8810 	msr	PRIMASK, r3
}
 8003ec4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ec6:	f3ef 8310 	mrs	r3, PRIMASK
 8003eca:	61bb      	str	r3, [r7, #24]
  return(result);
 8003ecc:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ece:	633b      	str	r3, [r7, #48]	; 0x30
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	f383 8810 	msr	PRIMASK, r3
}
 8003eda:	46c0      	nop			; (mov r8, r8)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	689a      	ldr	r2, [r3, #8]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	2101      	movs	r1, #1
 8003ee8:	438a      	bics	r2, r1
 8003eea:	609a      	str	r2, [r3, #8]
 8003eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eee:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ef0:	6a3b      	ldr	r3, [r7, #32]
 8003ef2:	f383 8810 	msr	PRIMASK, r3
}
 8003ef6:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2280      	movs	r2, #128	; 0x80
 8003efc:	2120      	movs	r1, #32
 8003efe:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2278      	movs	r2, #120	; 0x78
 8003f04:	2100      	movs	r1, #0
 8003f06:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	e011      	b.n	8003f30 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2220      	movs	r2, #32
 8003f10:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2280      	movs	r2, #128	; 0x80
 8003f16:	2120      	movs	r1, #32
 8003f18:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2278      	movs	r2, #120	; 0x78
 8003f2a:	2100      	movs	r1, #0
 8003f2c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f2e:	2300      	movs	r3, #0
}
 8003f30:	0018      	movs	r0, r3
 8003f32:	46bd      	mov	sp, r7
 8003f34:	b010      	add	sp, #64	; 0x40
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	01ffffff 	.word	0x01ffffff
 8003f3c:	fffffedf 	.word	0xfffffedf

08003f40 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b084      	sub	sp, #16
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	60b9      	str	r1, [r7, #8]
 8003f4a:	603b      	str	r3, [r7, #0]
 8003f4c:	1dfb      	adds	r3, r7, #7
 8003f4e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f50:	e04b      	b.n	8003fea <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f52:	69bb      	ldr	r3, [r7, #24]
 8003f54:	3301      	adds	r3, #1
 8003f56:	d048      	beq.n	8003fea <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f58:	f7fd f934 	bl	80011c4 <HAL_GetTick>
 8003f5c:	0002      	movs	r2, r0
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	1ad3      	subs	r3, r2, r3
 8003f62:	69ba      	ldr	r2, [r7, #24]
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d302      	bcc.n	8003f6e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003f68:	69bb      	ldr	r3, [r7, #24]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d101      	bne.n	8003f72 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e04b      	b.n	800400a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	2204      	movs	r2, #4
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	d035      	beq.n	8003fea <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	69db      	ldr	r3, [r3, #28]
 8003f84:	2208      	movs	r2, #8
 8003f86:	4013      	ands	r3, r2
 8003f88:	2b08      	cmp	r3, #8
 8003f8a:	d111      	bne.n	8003fb0 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	2208      	movs	r2, #8
 8003f92:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	0018      	movs	r0, r3
 8003f98:	f000 f900 	bl	800419c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2284      	movs	r2, #132	; 0x84
 8003fa0:	2108      	movs	r1, #8
 8003fa2:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2278      	movs	r2, #120	; 0x78
 8003fa8:	2100      	movs	r1, #0
 8003faa:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	e02c      	b.n	800400a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	69da      	ldr	r2, [r3, #28]
 8003fb6:	2380      	movs	r3, #128	; 0x80
 8003fb8:	011b      	lsls	r3, r3, #4
 8003fba:	401a      	ands	r2, r3
 8003fbc:	2380      	movs	r3, #128	; 0x80
 8003fbe:	011b      	lsls	r3, r3, #4
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d112      	bne.n	8003fea <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	2280      	movs	r2, #128	; 0x80
 8003fca:	0112      	lsls	r2, r2, #4
 8003fcc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	0018      	movs	r0, r3
 8003fd2:	f000 f8e3 	bl	800419c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2284      	movs	r2, #132	; 0x84
 8003fda:	2120      	movs	r1, #32
 8003fdc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2278      	movs	r2, #120	; 0x78
 8003fe2:	2100      	movs	r1, #0
 8003fe4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e00f      	b.n	800400a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	69db      	ldr	r3, [r3, #28]
 8003ff0:	68ba      	ldr	r2, [r7, #8]
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	68ba      	ldr	r2, [r7, #8]
 8003ff6:	1ad3      	subs	r3, r2, r3
 8003ff8:	425a      	negs	r2, r3
 8003ffa:	4153      	adcs	r3, r2
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	001a      	movs	r2, r3
 8004000:	1dfb      	adds	r3, r7, #7
 8004002:	781b      	ldrb	r3, [r3, #0]
 8004004:	429a      	cmp	r2, r3
 8004006:	d0a4      	beq.n	8003f52 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004008:	2300      	movs	r3, #0
}
 800400a:	0018      	movs	r0, r3
 800400c:	46bd      	mov	sp, r7
 800400e:	b004      	add	sp, #16
 8004010:	bd80      	pop	{r7, pc}
	...

08004014 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b090      	sub	sp, #64	; 0x40
 8004018:	af00      	add	r7, sp, #0
 800401a:	60f8      	str	r0, [r7, #12]
 800401c:	60b9      	str	r1, [r7, #8]
 800401e:	1dbb      	adds	r3, r7, #6
 8004020:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	68ba      	ldr	r2, [r7, #8]
 8004026:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	1dba      	adds	r2, r7, #6
 800402c:	2158      	movs	r1, #88	; 0x58
 800402e:	8812      	ldrh	r2, [r2, #0]
 8004030:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2284      	movs	r2, #132	; 0x84
 8004036:	2100      	movs	r1, #0
 8004038:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2280      	movs	r2, #128	; 0x80
 800403e:	2122      	movs	r1, #34	; 0x22
 8004040:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004046:	2b00      	cmp	r3, #0
 8004048:	d028      	beq.n	800409c <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800404e:	4a3e      	ldr	r2, [pc, #248]	; (8004148 <UART_Start_Receive_DMA+0x134>)
 8004050:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004056:	4a3d      	ldr	r2, [pc, #244]	; (800414c <UART_Start_Receive_DMA+0x138>)
 8004058:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800405e:	4a3c      	ldr	r2, [pc, #240]	; (8004150 <UART_Start_Receive_DMA+0x13c>)
 8004060:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004066:	2200      	movs	r2, #0
 8004068:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6f58      	ldr	r0, [r3, #116]	; 0x74
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	3324      	adds	r3, #36	; 0x24
 8004074:	0019      	movs	r1, r3
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800407a:	001a      	movs	r2, r3
 800407c:	1dbb      	adds	r3, r7, #6
 800407e:	881b      	ldrh	r3, [r3, #0]
 8004080:	f7fe f83a 	bl	80020f8 <HAL_DMA_Start_IT>
 8004084:	1e03      	subs	r3, r0, #0
 8004086:	d009      	beq.n	800409c <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2284      	movs	r2, #132	; 0x84
 800408c:	2110      	movs	r1, #16
 800408e:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2280      	movs	r2, #128	; 0x80
 8004094:	2120      	movs	r1, #32
 8004096:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e050      	b.n	800413e <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	691b      	ldr	r3, [r3, #16]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d019      	beq.n	80040d8 <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040a4:	f3ef 8310 	mrs	r3, PRIMASK
 80040a8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80040aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80040ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040ae:	2301      	movs	r3, #1
 80040b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040b4:	f383 8810 	msr	PRIMASK, r3
}
 80040b8:	46c0      	nop			; (mov r8, r8)
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	2180      	movs	r1, #128	; 0x80
 80040c6:	0049      	lsls	r1, r1, #1
 80040c8:	430a      	orrs	r2, r1
 80040ca:	601a      	str	r2, [r3, #0]
 80040cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040ce:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040d2:	f383 8810 	msr	PRIMASK, r3
}
 80040d6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040d8:	f3ef 8310 	mrs	r3, PRIMASK
 80040dc:	613b      	str	r3, [r7, #16]
  return(result);
 80040de:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040e0:	63bb      	str	r3, [r7, #56]	; 0x38
 80040e2:	2301      	movs	r3, #1
 80040e4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	f383 8810 	msr	PRIMASK, r3
}
 80040ec:	46c0      	nop			; (mov r8, r8)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	689a      	ldr	r2, [r3, #8]
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	2101      	movs	r1, #1
 80040fa:	430a      	orrs	r2, r1
 80040fc:	609a      	str	r2, [r3, #8]
 80040fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004100:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004102:	69bb      	ldr	r3, [r7, #24]
 8004104:	f383 8810 	msr	PRIMASK, r3
}
 8004108:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800410a:	f3ef 8310 	mrs	r3, PRIMASK
 800410e:	61fb      	str	r3, [r7, #28]
  return(result);
 8004110:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004112:	637b      	str	r3, [r7, #52]	; 0x34
 8004114:	2301      	movs	r3, #1
 8004116:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004118:	6a3b      	ldr	r3, [r7, #32]
 800411a:	f383 8810 	msr	PRIMASK, r3
}
 800411e:	46c0      	nop			; (mov r8, r8)
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	689a      	ldr	r2, [r3, #8]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	2140      	movs	r1, #64	; 0x40
 800412c:	430a      	orrs	r2, r1
 800412e:	609a      	str	r2, [r3, #8]
 8004130:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004132:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004136:	f383 8810 	msr	PRIMASK, r3
}
 800413a:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 800413c:	2300      	movs	r3, #0
}
 800413e:	0018      	movs	r0, r3
 8004140:	46bd      	mov	sp, r7
 8004142:	b010      	add	sp, #64	; 0x40
 8004144:	bd80      	pop	{r7, pc}
 8004146:	46c0      	nop			; (mov r8, r8)
 8004148:	08004265 	.word	0x08004265
 800414c:	08004391 	.word	0x08004391
 8004150:	080043d3 	.word	0x080043d3

08004154 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b086      	sub	sp, #24
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800415c:	f3ef 8310 	mrs	r3, PRIMASK
 8004160:	60bb      	str	r3, [r7, #8]
  return(result);
 8004162:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004164:	617b      	str	r3, [r7, #20]
 8004166:	2301      	movs	r3, #1
 8004168:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f383 8810 	msr	PRIMASK, r3
}
 8004170:	46c0      	nop			; (mov r8, r8)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	21c0      	movs	r1, #192	; 0xc0
 800417e:	438a      	bics	r2, r1
 8004180:	601a      	str	r2, [r3, #0]
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	f383 8810 	msr	PRIMASK, r3
}
 800418c:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2220      	movs	r2, #32
 8004192:	67da      	str	r2, [r3, #124]	; 0x7c
}
 8004194:	46c0      	nop			; (mov r8, r8)
 8004196:	46bd      	mov	sp, r7
 8004198:	b006      	add	sp, #24
 800419a:	bd80      	pop	{r7, pc}

0800419c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b08e      	sub	sp, #56	; 0x38
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041a4:	f3ef 8310 	mrs	r3, PRIMASK
 80041a8:	617b      	str	r3, [r7, #20]
  return(result);
 80041aa:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041ac:	637b      	str	r3, [r7, #52]	; 0x34
 80041ae:	2301      	movs	r3, #1
 80041b0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041b2:	69bb      	ldr	r3, [r7, #24]
 80041b4:	f383 8810 	msr	PRIMASK, r3
}
 80041b8:	46c0      	nop			; (mov r8, r8)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4926      	ldr	r1, [pc, #152]	; (8004260 <UART_EndRxTransfer+0xc4>)
 80041c6:	400a      	ands	r2, r1
 80041c8:	601a      	str	r2, [r3, #0]
 80041ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041cc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041ce:	69fb      	ldr	r3, [r7, #28]
 80041d0:	f383 8810 	msr	PRIMASK, r3
}
 80041d4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041d6:	f3ef 8310 	mrs	r3, PRIMASK
 80041da:	623b      	str	r3, [r7, #32]
  return(result);
 80041dc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041de:	633b      	str	r3, [r7, #48]	; 0x30
 80041e0:	2301      	movs	r3, #1
 80041e2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e6:	f383 8810 	msr	PRIMASK, r3
}
 80041ea:	46c0      	nop			; (mov r8, r8)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	689a      	ldr	r2, [r3, #8]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	2101      	movs	r1, #1
 80041f8:	438a      	bics	r2, r1
 80041fa:	609a      	str	r2, [r3, #8]
 80041fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041fe:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004202:	f383 8810 	msr	PRIMASK, r3
}
 8004206:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800420c:	2b01      	cmp	r3, #1
 800420e:	d118      	bne.n	8004242 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004210:	f3ef 8310 	mrs	r3, PRIMASK
 8004214:	60bb      	str	r3, [r7, #8]
  return(result);
 8004216:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004218:	62fb      	str	r3, [r7, #44]	; 0x2c
 800421a:	2301      	movs	r3, #1
 800421c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	f383 8810 	msr	PRIMASK, r3
}
 8004224:	46c0      	nop			; (mov r8, r8)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	2110      	movs	r1, #16
 8004232:	438a      	bics	r2, r1
 8004234:	601a      	str	r2, [r3, #0]
 8004236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004238:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	f383 8810 	msr	PRIMASK, r3
}
 8004240:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2280      	movs	r2, #128	; 0x80
 8004246:	2120      	movs	r1, #32
 8004248:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2200      	movs	r2, #0
 800424e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2200      	movs	r2, #0
 8004254:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004256:	46c0      	nop			; (mov r8, r8)
 8004258:	46bd      	mov	sp, r7
 800425a:	b00e      	add	sp, #56	; 0x38
 800425c:	bd80      	pop	{r7, pc}
 800425e:	46c0      	nop			; (mov r8, r8)
 8004260:	fffffedf 	.word	0xfffffedf

08004264 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b094      	sub	sp, #80	; 0x50
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004270:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	699b      	ldr	r3, [r3, #24]
 8004276:	2b20      	cmp	r3, #32
 8004278:	d06f      	beq.n	800435a <UART_DMAReceiveCplt+0xf6>
  {
    huart->RxXferCount = 0U;
 800427a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800427c:	225a      	movs	r2, #90	; 0x5a
 800427e:	2100      	movs	r1, #0
 8004280:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004282:	f3ef 8310 	mrs	r3, PRIMASK
 8004286:	61bb      	str	r3, [r7, #24]
  return(result);
 8004288:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800428a:	64bb      	str	r3, [r7, #72]	; 0x48
 800428c:	2301      	movs	r3, #1
 800428e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004290:	69fb      	ldr	r3, [r7, #28]
 8004292:	f383 8810 	msr	PRIMASK, r3
}
 8004296:	46c0      	nop			; (mov r8, r8)
 8004298:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	493a      	ldr	r1, [pc, #232]	; (800438c <UART_DMAReceiveCplt+0x128>)
 80042a4:	400a      	ands	r2, r1
 80042a6:	601a      	str	r2, [r3, #0]
 80042a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042aa:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042ac:	6a3b      	ldr	r3, [r7, #32]
 80042ae:	f383 8810 	msr	PRIMASK, r3
}
 80042b2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042b4:	f3ef 8310 	mrs	r3, PRIMASK
 80042b8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80042ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042bc:	647b      	str	r3, [r7, #68]	; 0x44
 80042be:	2301      	movs	r3, #1
 80042c0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042c4:	f383 8810 	msr	PRIMASK, r3
}
 80042c8:	46c0      	nop			; (mov r8, r8)
 80042ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	689a      	ldr	r2, [r3, #8]
 80042d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	2101      	movs	r1, #1
 80042d6:	438a      	bics	r2, r1
 80042d8:	609a      	str	r2, [r3, #8]
 80042da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042e0:	f383 8810 	msr	PRIMASK, r3
}
 80042e4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042e6:	f3ef 8310 	mrs	r3, PRIMASK
 80042ea:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80042ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042ee:	643b      	str	r3, [r7, #64]	; 0x40
 80042f0:	2301      	movs	r3, #1
 80042f2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042f6:	f383 8810 	msr	PRIMASK, r3
}
 80042fa:	46c0      	nop			; (mov r8, r8)
 80042fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	689a      	ldr	r2, [r3, #8]
 8004302:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2140      	movs	r1, #64	; 0x40
 8004308:	438a      	bics	r2, r1
 800430a:	609a      	str	r2, [r3, #8]
 800430c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800430e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004310:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004312:	f383 8810 	msr	PRIMASK, r3
}
 8004316:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004318:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800431a:	2280      	movs	r2, #128	; 0x80
 800431c:	2120      	movs	r1, #32
 800431e:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004320:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004322:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004324:	2b01      	cmp	r3, #1
 8004326:	d118      	bne.n	800435a <UART_DMAReceiveCplt+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004328:	f3ef 8310 	mrs	r3, PRIMASK
 800432c:	60fb      	str	r3, [r7, #12]
  return(result);
 800432e:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004330:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004332:	2301      	movs	r3, #1
 8004334:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	f383 8810 	msr	PRIMASK, r3
}
 800433c:	46c0      	nop			; (mov r8, r8)
 800433e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	2110      	movs	r1, #16
 800434a:	438a      	bics	r2, r1
 800434c:	601a      	str	r2, [r3, #0]
 800434e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004350:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	f383 8810 	msr	PRIMASK, r3
}
 8004358:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800435a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800435c:	2200      	movs	r2, #0
 800435e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004360:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004362:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004364:	2b01      	cmp	r3, #1
 8004366:	d108      	bne.n	800437a <UART_DMAReceiveCplt+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004368:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800436a:	2258      	movs	r2, #88	; 0x58
 800436c:	5a9a      	ldrh	r2, [r3, r2]
 800436e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004370:	0011      	movs	r1, r2
 8004372:	0018      	movs	r0, r3
 8004374:	f7fc fe6e 	bl	8001054 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004378:	e003      	b.n	8004382 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800437a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800437c:	0018      	movs	r0, r3
 800437e:	f7ff fb2b 	bl	80039d8 <HAL_UART_RxCpltCallback>
}
 8004382:	46c0      	nop			; (mov r8, r8)
 8004384:	46bd      	mov	sp, r7
 8004386:	b014      	add	sp, #80	; 0x50
 8004388:	bd80      	pop	{r7, pc}
 800438a:	46c0      	nop			; (mov r8, r8)
 800438c:	fffffeff 	.word	0xfffffeff

08004390 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b084      	sub	sp, #16
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800439c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2201      	movs	r2, #1
 80043a2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d10a      	bne.n	80043c2 <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2258      	movs	r2, #88	; 0x58
 80043b0:	5a9b      	ldrh	r3, [r3, r2]
 80043b2:	085b      	lsrs	r3, r3, #1
 80043b4:	b29a      	uxth	r2, r3
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	0011      	movs	r1, r2
 80043ba:	0018      	movs	r0, r3
 80043bc:	f7fc fe4a 	bl	8001054 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80043c0:	e003      	b.n	80043ca <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	0018      	movs	r0, r3
 80043c6:	f7ff fb0f 	bl	80039e8 <HAL_UART_RxHalfCpltCallback>
}
 80043ca:	46c0      	nop			; (mov r8, r8)
 80043cc:	46bd      	mov	sp, r7
 80043ce:	b004      	add	sp, #16
 80043d0:	bd80      	pop	{r7, pc}

080043d2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80043d2:	b580      	push	{r7, lr}
 80043d4:	b086      	sub	sp, #24
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043de:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80043e4:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	2280      	movs	r2, #128	; 0x80
 80043ea:	589b      	ldr	r3, [r3, r2]
 80043ec:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	2280      	movs	r2, #128	; 0x80
 80043f6:	4013      	ands	r3, r2
 80043f8:	2b80      	cmp	r3, #128	; 0x80
 80043fa:	d10a      	bne.n	8004412 <UART_DMAError+0x40>
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	2b21      	cmp	r3, #33	; 0x21
 8004400:	d107      	bne.n	8004412 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	2252      	movs	r2, #82	; 0x52
 8004406:	2100      	movs	r1, #0
 8004408:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	0018      	movs	r0, r3
 800440e:	f7ff fea1 	bl	8004154 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	2240      	movs	r2, #64	; 0x40
 800441a:	4013      	ands	r3, r2
 800441c:	2b40      	cmp	r3, #64	; 0x40
 800441e:	d10a      	bne.n	8004436 <UART_DMAError+0x64>
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2b22      	cmp	r3, #34	; 0x22
 8004424:	d107      	bne.n	8004436 <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	225a      	movs	r2, #90	; 0x5a
 800442a:	2100      	movs	r1, #0
 800442c:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	0018      	movs	r0, r3
 8004432:	f7ff feb3 	bl	800419c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	2284      	movs	r2, #132	; 0x84
 800443a:	589b      	ldr	r3, [r3, r2]
 800443c:	2210      	movs	r2, #16
 800443e:	431a      	orrs	r2, r3
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	2184      	movs	r1, #132	; 0x84
 8004444:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	0018      	movs	r0, r3
 800444a:	f7ff fad5 	bl	80039f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800444e:	46c0      	nop			; (mov r8, r8)
 8004450:	46bd      	mov	sp, r7
 8004452:	b006      	add	sp, #24
 8004454:	bd80      	pop	{r7, pc}

08004456 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004456:	b580      	push	{r7, lr}
 8004458:	b084      	sub	sp, #16
 800445a:	af00      	add	r7, sp, #0
 800445c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004462:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	225a      	movs	r2, #90	; 0x5a
 8004468:	2100      	movs	r1, #0
 800446a:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2252      	movs	r2, #82	; 0x52
 8004470:	2100      	movs	r1, #0
 8004472:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	0018      	movs	r0, r3
 8004478:	f7ff fabe 	bl	80039f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800447c:	46c0      	nop			; (mov r8, r8)
 800447e:	46bd      	mov	sp, r7
 8004480:	b004      	add	sp, #16
 8004482:	bd80      	pop	{r7, pc}

08004484 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b086      	sub	sp, #24
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800448c:	f3ef 8310 	mrs	r3, PRIMASK
 8004490:	60bb      	str	r3, [r7, #8]
  return(result);
 8004492:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004494:	617b      	str	r3, [r7, #20]
 8004496:	2301      	movs	r3, #1
 8004498:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	f383 8810 	msr	PRIMASK, r3
}
 80044a0:	46c0      	nop			; (mov r8, r8)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	2140      	movs	r1, #64	; 0x40
 80044ae:	438a      	bics	r2, r1
 80044b0:	601a      	str	r2, [r3, #0]
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	f383 8810 	msr	PRIMASK, r3
}
 80044bc:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2220      	movs	r2, #32
 80044c2:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2200      	movs	r2, #0
 80044c8:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	0018      	movs	r0, r3
 80044ce:	f7ff fa7b 	bl	80039c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80044d2:	46c0      	nop			; (mov r8, r8)
 80044d4:	46bd      	mov	sp, r7
 80044d6:	b006      	add	sp, #24
 80044d8:	bd80      	pop	{r7, pc}

080044da <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80044da:	b580      	push	{r7, lr}
 80044dc:	b082      	sub	sp, #8
 80044de:	af00      	add	r7, sp, #0
 80044e0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80044e2:	46c0      	nop			; (mov r8, r8)
 80044e4:	46bd      	mov	sp, r7
 80044e6:	b002      	add	sp, #8
 80044e8:	bd80      	pop	{r7, pc}

080044ea <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80044ea:	b5b0      	push	{r4, r5, r7, lr}
 80044ec:	b08a      	sub	sp, #40	; 0x28
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	60f8      	str	r0, [r7, #12]
 80044f2:	60b9      	str	r1, [r7, #8]
 80044f4:	1dbb      	adds	r3, r7, #6
 80044f6:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2280      	movs	r2, #128	; 0x80
 80044fc:	589b      	ldr	r3, [r3, r2]
 80044fe:	2b20      	cmp	r3, #32
 8004500:	d156      	bne.n	80045b0 <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d003      	beq.n	8004510 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8004508:	1dbb      	adds	r3, r7, #6
 800450a:	881b      	ldrh	r3, [r3, #0]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d101      	bne.n	8004514 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	e04e      	b.n	80045b2 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	689a      	ldr	r2, [r3, #8]
 8004518:	2380      	movs	r3, #128	; 0x80
 800451a:	015b      	lsls	r3, r3, #5
 800451c:	429a      	cmp	r2, r3
 800451e:	d109      	bne.n	8004534 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	691b      	ldr	r3, [r3, #16]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d105      	bne.n	8004534 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	2201      	movs	r2, #1
 800452c:	4013      	ands	r3, r2
 800452e:	d001      	beq.n	8004534 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e03e      	b.n	80045b2 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2201      	movs	r2, #1
 8004538:	661a      	str	r2, [r3, #96]	; 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2200      	movs	r2, #0
 800453e:	665a      	str	r2, [r3, #100]	; 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8004540:	2527      	movs	r5, #39	; 0x27
 8004542:	197c      	adds	r4, r7, r5
 8004544:	1dbb      	adds	r3, r7, #6
 8004546:	881a      	ldrh	r2, [r3, #0]
 8004548:	68b9      	ldr	r1, [r7, #8]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	0018      	movs	r0, r3
 800454e:	f7ff fd61 	bl	8004014 <UART_Start_Receive_DMA>
 8004552:	0003      	movs	r3, r0
 8004554:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004556:	197b      	adds	r3, r7, r5
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d124      	bne.n	80045a8 <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004562:	2b01      	cmp	r3, #1
 8004564:	d11c      	bne.n	80045a0 <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	2210      	movs	r2, #16
 800456c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800456e:	f3ef 8310 	mrs	r3, PRIMASK
 8004572:	617b      	str	r3, [r7, #20]
  return(result);
 8004574:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004576:	623b      	str	r3, [r7, #32]
 8004578:	2301      	movs	r3, #1
 800457a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800457c:	69bb      	ldr	r3, [r7, #24]
 800457e:	f383 8810 	msr	PRIMASK, r3
}
 8004582:	46c0      	nop			; (mov r8, r8)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	2110      	movs	r1, #16
 8004590:	430a      	orrs	r2, r1
 8004592:	601a      	str	r2, [r3, #0]
 8004594:	6a3b      	ldr	r3, [r7, #32]
 8004596:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004598:	69fb      	ldr	r3, [r7, #28]
 800459a:	f383 8810 	msr	PRIMASK, r3
}
 800459e:	e003      	b.n	80045a8 <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80045a0:	2327      	movs	r3, #39	; 0x27
 80045a2:	18fb      	adds	r3, r7, r3
 80045a4:	2201      	movs	r2, #1
 80045a6:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 80045a8:	2327      	movs	r3, #39	; 0x27
 80045aa:	18fb      	adds	r3, r7, r3
 80045ac:	781b      	ldrb	r3, [r3, #0]
 80045ae:	e000      	b.n	80045b2 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 80045b0:	2302      	movs	r3, #2
  }
}
 80045b2:	0018      	movs	r0, r3
 80045b4:	46bd      	mov	sp, r7
 80045b6:	b00a      	add	sp, #40	; 0x28
 80045b8:	bdb0      	pop	{r4, r5, r7, pc}

080045ba <memset>:
 80045ba:	0003      	movs	r3, r0
 80045bc:	1882      	adds	r2, r0, r2
 80045be:	4293      	cmp	r3, r2
 80045c0:	d100      	bne.n	80045c4 <memset+0xa>
 80045c2:	4770      	bx	lr
 80045c4:	7019      	strb	r1, [r3, #0]
 80045c6:	3301      	adds	r3, #1
 80045c8:	e7f9      	b.n	80045be <memset+0x4>
	...

080045cc <__libc_init_array>:
 80045cc:	b570      	push	{r4, r5, r6, lr}
 80045ce:	2600      	movs	r6, #0
 80045d0:	4c0c      	ldr	r4, [pc, #48]	; (8004604 <__libc_init_array+0x38>)
 80045d2:	4d0d      	ldr	r5, [pc, #52]	; (8004608 <__libc_init_array+0x3c>)
 80045d4:	1b64      	subs	r4, r4, r5
 80045d6:	10a4      	asrs	r4, r4, #2
 80045d8:	42a6      	cmp	r6, r4
 80045da:	d109      	bne.n	80045f0 <__libc_init_array+0x24>
 80045dc:	2600      	movs	r6, #0
 80045de:	f000 f823 	bl	8004628 <_init>
 80045e2:	4c0a      	ldr	r4, [pc, #40]	; (800460c <__libc_init_array+0x40>)
 80045e4:	4d0a      	ldr	r5, [pc, #40]	; (8004610 <__libc_init_array+0x44>)
 80045e6:	1b64      	subs	r4, r4, r5
 80045e8:	10a4      	asrs	r4, r4, #2
 80045ea:	42a6      	cmp	r6, r4
 80045ec:	d105      	bne.n	80045fa <__libc_init_array+0x2e>
 80045ee:	bd70      	pop	{r4, r5, r6, pc}
 80045f0:	00b3      	lsls	r3, r6, #2
 80045f2:	58eb      	ldr	r3, [r5, r3]
 80045f4:	4798      	blx	r3
 80045f6:	3601      	adds	r6, #1
 80045f8:	e7ee      	b.n	80045d8 <__libc_init_array+0xc>
 80045fa:	00b3      	lsls	r3, r6, #2
 80045fc:	58eb      	ldr	r3, [r5, r3]
 80045fe:	4798      	blx	r3
 8004600:	3601      	adds	r6, #1
 8004602:	e7f2      	b.n	80045ea <__libc_init_array+0x1e>
 8004604:	08004678 	.word	0x08004678
 8004608:	08004678 	.word	0x08004678
 800460c:	0800467c 	.word	0x0800467c
 8004610:	08004678 	.word	0x08004678

08004614 <memcpy>:
 8004614:	2300      	movs	r3, #0
 8004616:	b510      	push	{r4, lr}
 8004618:	429a      	cmp	r2, r3
 800461a:	d100      	bne.n	800461e <memcpy+0xa>
 800461c:	bd10      	pop	{r4, pc}
 800461e:	5ccc      	ldrb	r4, [r1, r3]
 8004620:	54c4      	strb	r4, [r0, r3]
 8004622:	3301      	adds	r3, #1
 8004624:	e7f8      	b.n	8004618 <memcpy+0x4>
	...

08004628 <_init>:
 8004628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800462a:	46c0      	nop			; (mov r8, r8)
 800462c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800462e:	bc08      	pop	{r3}
 8004630:	469e      	mov	lr, r3
 8004632:	4770      	bx	lr

08004634 <_fini>:
 8004634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004636:	46c0      	nop			; (mov r8, r8)
 8004638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800463a:	bc08      	pop	{r3}
 800463c:	469e      	mov	lr, r3
 800463e:	4770      	bx	lr
