LIBRARY ieee; 
USE ieee.std_logic_1164.all;
LIBRARY work; 
ENTITY VDHL_Polarity_gates IS
	PORT (
			IN_1, IN_2, IN_3, IN_4, POLARITY_CNTRL :IN STD_LOGIC;
			OUT_1, OUT_2, OUT_3, OUT_4: OUT STD_LOGIC
	);
END VDHL_Polarity_gates;

ARCHITECTURE simple_gates_1 OF VDHL_Polarity_gates IS
BEGIN

XNOR_OUT <= IN_1 AND POLARITY_CNTRL;
XNOR_OUT <= IN_2 AND POLARITY_CNTRL;
XNOR_OUT <= IN_3 AND POLARITY_CNTRL;
XNOR_OUT  <= IN_4 AND POLARITY_CNTRL; 

end simple_gates_1;
