{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 09 13:11:29 2008 " "Info: Processing started: Mon Jun 09 13:11:29 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProvaVHDL -c ProvaVHDL " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProvaVHDL -c ProvaVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "ArrayOUT2\[3\]\$latch~10 " "Info: Node \"ArrayOUT2\[3\]\$latch~10\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 50 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 50 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "ArrayOUT2\[2\]\$latch~10 " "Info: Node \"ArrayOUT2\[2\]\$latch~10\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 50 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 50 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "ArrayOUT2\[1\]\$latch~10 " "Info: Node \"ArrayOUT2\[1\]\$latch~10\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 50 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 50 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "ArrayOUT2\[0\]\$latch~10 " "Info: Node \"ArrayOUT2\[0\]\$latch~10\"" {  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 50 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 50 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "NumeroIN3\[1\] NumeroOUT\[31\] 29.600 ns Longest " "Info: Longest tpd from source pin \"NumeroIN3\[1\]\" to destination pin \"NumeroOUT\[31\]\" is 29.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 0.900 ns NumeroIN3\[1\] 1 PIN PIN_198 27 " "Info: 1: + IC(0.000 ns) + CELL(0.900 ns) = 0.900 ns; Loc. = PIN_198; Fanout = 27; PIN Node = 'NumeroIN3\[1\]'" {  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { NumeroIN3[1] } "NODE_NAME" } } { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(3.500 ns) 8.600 ns lpm_add_sub:Add0\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[3\]~252 2 COMB SEXP127 4 " "Info: 2: + IC(4.200 ns) + CELL(3.500 ns) = 8.600 ns; Loc. = SEXP127; Fanout = 4; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[3\]~252'" {  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.700 ns" { NumeroIN3[1] lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[3]~252 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.600 ns) 12.200 ns lpm_add_sub:Add0\|addcore:adder\[0\]\|bg_out~39 3 COMB LC114 37 " "Info: 3: + IC(0.000 ns) + CELL(3.600 ns) = 12.200 ns; Loc. = LC114; Fanout = 37; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\[0\]\|bg_out~39'" {  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.600 ns" { lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[3]~252 lpm_add_sub:Add0|addcore:adder[0]|bg_out~39 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/addcore.tdf" 644 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(3.600 ns) 20.500 ns lpm_add_sub:Add0\|addcore:adder\[3\]\|a_csnbuffer:result_node\|sout_node\[7\]~100 4 COMB LC6 1 " "Info: 4: + IC(4.700 ns) + CELL(3.600 ns) = 20.500 ns; Loc. = LC6; Fanout = 1; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\[3\]\|a_csnbuffer:result_node\|sout_node\[7\]~100'" {  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.300 ns" { lpm_add_sub:Add0|addcore:adder[0]|bg_out~39 lpm_add_sub:Add0|addcore:adder[3]|a_csnbuffer:result_node|sout_node[7]~100 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(3.600 ns) 28.100 ns lpm_add_sub:Add0\|addcore:adder\[3\]\|a_csnbuffer:result_node\|sout_node\[7\]~109 5 COMB LC273 1 " "Info: 5: + IC(4.000 ns) + CELL(3.600 ns) = 28.100 ns; Loc. = LC273; Fanout = 1; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\[3\]\|a_csnbuffer:result_node\|sout_node\[7\]~109'" {  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.600 ns" { lpm_add_sub:Add0|addcore:adder[3]|a_csnbuffer:result_node|sout_node[7]~100 lpm_add_sub:Add0|addcore:adder[3]|a_csnbuffer:result_node|sout_node[7]~109 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/programmi/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 29.600 ns NumeroOUT\[31\] 6 PIN PIN_69 0 " "Info: 6: + IC(0.000 ns) + CELL(1.500 ns) = 29.600 ns; Loc. = PIN_69; Fanout = 0; PIN Node = 'NumeroOUT\[31\]'" {  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { lpm_add_sub:Add0|addcore:adder[3]|a_csnbuffer:result_node|sout_node[7]~109 NumeroOUT[31] } "NODE_NAME" } } { "ProvaVHDL.vhd" "" { Text "C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/ProvaVHDL/ProvaVHDL.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.700 ns ( 56.42 % ) " "Info: Total cell delay = 16.700 ns ( 56.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.900 ns ( 43.58 % ) " "Info: Total interconnect delay = 12.900 ns ( 43.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/programmi/altera/quartus60/win/TimingClosureFloorplan.fld" "" "29.600 ns" { NumeroIN3[1] lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[3]~252 lpm_add_sub:Add0|addcore:adder[0]|bg_out~39 lpm_add_sub:Add0|addcore:adder[3]|a_csnbuffer:result_node|sout_node[7]~100 lpm_add_sub:Add0|addcore:adder[3]|a_csnbuffer:result_node|sout_node[7]~109 NumeroOUT[31] } "NODE_NAME" } } { "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/programmi/altera/quartus60/win/Technology_Viewer.qrui" "29.600 ns" { NumeroIN3[1] NumeroIN3[1]~out lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[3]~252 lpm_add_sub:Add0|addcore:adder[0]|bg_out~39 lpm_add_sub:Add0|addcore:adder[3]|a_csnbuffer:result_node|sout_node[7]~100 lpm_add_sub:Add0|addcore:adder[3]|a_csnbuffer:result_node|sout_node[7]~109 NumeroOUT[31] } { 0.000ns 0.000ns 4.200ns 0.000ns 4.700ns 4.000ns 0.000ns } { 0.000ns 0.900ns 3.500ns 3.600ns 3.600ns 3.600ns 1.500ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 09 13:11:29 2008 " "Info: Processing ended: Mon Jun 09 13:11:29 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
