
---------- Begin Simulation Statistics ----------
final_tick                               1338345032500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60862                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702376                       # Number of bytes of host memory used
host_op_rate                                    61040                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23604.66                       # Real time elapsed on the host
host_tick_rate                               56698341                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436618574                       # Number of instructions simulated
sim_ops                                    1440822321                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.338345                       # Number of seconds simulated
sim_ticks                                1338345032500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.571507                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              185194915                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           211478506                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19917874                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        275889594                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21187140                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22635622                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1448482                       # Number of indirect misses.
system.cpu0.branchPred.lookups              351877572                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187731                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100260                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10926944                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547924                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32280752                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309740                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       62108485                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316566189                       # Number of instructions committed
system.cpu0.commit.committedOps            1318669768                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2370380158                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.556312                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.264305                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1692428226     71.40%     71.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    417820274     17.63%     89.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    102584968      4.33%     93.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     86782230      3.66%     97.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     25201052      1.06%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5189139      0.22%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6317670      0.27%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1775847      0.07%     98.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32280752      1.36%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2370380158                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143557                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273937862                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405172098                       # Number of loads committed
system.cpu0.commit.membars                    4203743                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203749      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742074681     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833021      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099837      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407272350     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151186080     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318669768                       # Class of committed instruction
system.cpu0.commit.refs                     558458458                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316566189                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318669768                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.028480                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.028480                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            462406775                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9044761                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           180541059                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1414200818                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               931915173                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                974081237                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10937767                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13386471                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6180352                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  351877572                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                240010932                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1442454168                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5318513                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1440368957                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39857396                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.131758                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         923138348                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         206382055                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.539337                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2385521304                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.604678                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.889512                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1362524315     57.12%     57.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               761169860     31.91%     89.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               146917181      6.16%     95.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                91862791      3.85%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13988661      0.59%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4751482      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   93392      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2100843      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2112779      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2385521304                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      285107061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            11038254                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               335047422                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.511782                       # Inst execution rate
system.cpu0.iew.exec_refs                   591052094                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 156216347                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              369653315                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            436004512                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106481                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          9429525                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           156869456                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1380707200                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            434835747                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8092810                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1366779464                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1907030                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             13307737                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10937767                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             17814595                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       226247                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        24825415                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        44236                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10221                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4524471                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30832414                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3583085                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10221                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       756149                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10282105                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                618837809                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1353239167                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.830526                       # average fanout of values written-back
system.cpu0.iew.wb_producers                513961161                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.506712                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1353357860                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1678964770                       # number of integer regfile reads
system.cpu0.int_regfile_writes              871968549                       # number of integer regfile writes
system.cpu0.ipc                              0.492980                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.492980                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205608      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            762259878     55.44%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848473      0.86%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100411      0.15%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           440215366     32.02%     88.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          154242489     11.22%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1374872275                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3182226                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002315                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 621918     19.54%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2045528     64.28%     83.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               514778     16.18%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1373848841                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5138658027                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1353239117                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1442753855                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1374396822                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1374872275                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310378                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       62037347                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           210050                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           638                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     27259072                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2385521304                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.576340                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.831187                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1391260320     58.32%     58.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          719796177     30.17%     88.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          196937427      8.26%     96.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59747209      2.50%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11649545      0.49%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3008618      0.13%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1830528      0.08%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             996661      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             294819      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2385521304                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.514812                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         20364647                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1464048                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           436004512                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          156869456                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1891                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2670628365                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6061702                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              402860752                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845209099                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14487199                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               945583590                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18089878                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                18036                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1719489653                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1401686619                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          913742135                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                965287753                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              27067539                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10937767                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             60427310                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                68532969                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1719489609                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        424132                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5910                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32336367                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5910                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3718853544                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2776727430                       # The number of ROB writes
system.cpu0.timesIdled                       33456183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1858                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.973211                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20604005                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            24247648                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2771027                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30654284                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1055858                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1069602                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13744                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35164266                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47885                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099997                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1969844                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28116718                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3694764                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300649                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15082673                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120052385                       # Number of instructions committed
system.cpu1.commit.committedOps             122152553                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    468896209                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.260511                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.017883                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    419082947     89.38%     89.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24852689      5.30%     94.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8529667      1.82%     96.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6990078      1.49%     97.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2068756      0.44%     98.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       977646      0.21%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2348704      0.50%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       350958      0.07%     99.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3694764      0.79%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    468896209                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797631                       # Number of function calls committed.
system.cpu1.commit.int_insts                116589908                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30173857                       # Number of loads committed
system.cpu1.commit.membars                    4200106                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200106      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76659049     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32273854     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9019400      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122152553                       # Class of committed instruction
system.cpu1.commit.refs                      41293266                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120052385                       # Number of Instructions Simulated
system.cpu1.committedOps                    122152553                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.940006                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.940006                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            376860350                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               851778                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19618988                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             144202326                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22966886                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65154411                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1971267                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2035147                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5113255                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35164266                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21338076                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    445918827                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               241045                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     149099926                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5544900                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074342                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23374891                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21659863                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.315217                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         472066169                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.320295                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.739966                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               374883450     79.41%     79.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62243713     13.19%     92.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19961130      4.23%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11473062      2.43%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2968039      0.63%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  477995      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   58495      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       8      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     277      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           472066169                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         940965                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2045596                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30363251                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.279707                       # Inst execution rate
system.cpu1.iew.exec_refs                    44989889                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11482033                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              314026215                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34138915                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100731                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2352927                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11776576                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          137192866                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33507856                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2108890                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            132303597                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1902517                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6300704                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1971267                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10603992                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       109327                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          847251                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        28590                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1944                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        12949                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3965058                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       657167                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1944                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       540878                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1504718                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 76796013                       # num instructions consuming a value
system.cpu1.iew.wb_count                    130918197                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.841212                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64601745                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.276778                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     130976764                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               167992722                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88048757                       # number of integer regfile writes
system.cpu1.ipc                              0.253807                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.253807                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200208      3.12%      3.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84582892     62.93%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36205406     26.94%     92.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9423833      7.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             134412487                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2940367                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021876                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 636320     21.64%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1837409     62.49%     84.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               466636     15.87%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133152632                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         744014673                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    130918185                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        152234625                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 130891808                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                134412487                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301058                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15040312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           183189                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           409                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6189780                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    472066169                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.284732                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.771785                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          390514527     82.72%     82.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50679145     10.74%     93.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19397793      4.11%     97.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5313325      1.13%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3786406      0.80%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1066933      0.23%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             800204      0.17%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             346420      0.07%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             161416      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      472066169                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.284166                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13425540                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1248308                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34138915                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11776576                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       473007134                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2203666333                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              340804941                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81680742                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14088760                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26494554                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3583282                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                29682                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            180003968                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             141656690                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           95371420                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65814549                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              19218941                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1971267                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             36957535                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13690678                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       180003956                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23323                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               638                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29184328                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           638                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   602436411                       # The number of ROB reads
system.cpu1.rob.rob_writes                  277649483                       # The number of ROB writes
system.cpu1.timesIdled                          18099                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6720628                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2207025                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10707526                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               5918                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1881809                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9668394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19254027                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       193808                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        80458                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     72106418                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6549950                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    144212339                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6630408                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1338345032500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6530069                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3829059                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5756450                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              347                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            269                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3137564                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3137562                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6530069                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           262                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     28921651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               28921651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    863788160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               863788160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              550                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9668511                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9668511    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9668511                       # Request fanout histogram
system.membus.respLayer1.occupancy        51110014796                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         37020399388                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1338345032500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1338345032500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1338345032500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1338345032500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1338345032500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1338345032500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1338345032500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1338345032500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1338345032500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1338345032500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       606170700                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   605996596.683162                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       160000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1262711500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1335314179000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3030853500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1338345032500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    201121078                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       201121078                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    201121078                       # number of overall hits
system.cpu0.icache.overall_hits::total      201121078                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     38889854                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      38889854                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     38889854                       # number of overall misses
system.cpu0.icache.overall_misses::total     38889854                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 577899978999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 577899978999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 577899978999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 577899978999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    240010932                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    240010932                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    240010932                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    240010932                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.162034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.162034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.162034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.162034                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14859.916394                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14859.916394                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14859.916394                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14859.916394                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2572                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.528302                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     36911462                       # number of writebacks
system.cpu0.icache.writebacks::total         36911462                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1978359                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1978359                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1978359                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1978359                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     36911495                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     36911495                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     36911495                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     36911495                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 513986023500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 513986023500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 513986023500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 513986023500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.153791                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.153791                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.153791                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.153791                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13924.822701                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13924.822701                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13924.822701                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13924.822701                       # average overall mshr miss latency
system.cpu0.icache.replacements              36911462                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    201121078                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      201121078                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     38889854                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     38889854                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 577899978999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 577899978999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    240010932                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    240010932                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.162034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.162034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14859.916394                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14859.916394                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1978359                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1978359                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     36911495                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     36911495                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 513986023500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 513986023500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.153791                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.153791                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13924.822701                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13924.822701                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1338345032500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999958                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          238032345                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         36911462                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.448738                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999958                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        516933358                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       516933358                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1338345032500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    503598945                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       503598945                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    503598945                       # number of overall hits
system.cpu0.dcache.overall_hits::total      503598945                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     52379919                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      52379919                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     52379919                       # number of overall misses
system.cpu0.dcache.overall_misses::total     52379919                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1776541231918                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1776541231918                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1776541231918                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1776541231918                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    555978864                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    555978864                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    555978864                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    555978864                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.094212                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.094212                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.094212                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.094212                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33916.456265                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33916.456265                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33916.456265                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33916.456265                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11606561                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       370772                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           264803                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4123                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.830927                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.927723                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32567795                       # number of writebacks
system.cpu0.dcache.writebacks::total         32567795                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     20723289                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     20723289                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     20723289                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     20723289                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31656630                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31656630                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31656630                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31656630                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 644338679477                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 644338679477                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 644338679477                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 644338679477                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056939                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056939                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056939                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056939                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20353.988390                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20353.988390                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20353.988390                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20353.988390                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32567795                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    369634243                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      369634243                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     35162394                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     35162394                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1006651177500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1006651177500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    404796637                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    404796637                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.086864                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.086864                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28628.630278                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28628.630278                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8159355                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8159355                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27003039                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27003039                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 458940893500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 458940893500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066708                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066708                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16995.897888                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16995.897888                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    133964702                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     133964702                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     17217525                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     17217525                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 769890054418                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 769890054418                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182227                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182227                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.113886                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.113886                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 44715.489271                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44715.489271                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     12563934                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     12563934                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4653591                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4653591                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 185397785977                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 185397785977                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030781                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030781                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 39839.725059                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39839.725059                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2134                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2134                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1792                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1792                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    142594500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    142594500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.456444                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.456444                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 79572.823661                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 79572.823661                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1776                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1776                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       726500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       726500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004075                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004075                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 45406.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45406.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3702                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3702                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          168                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       870500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       870500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.043411                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.043411                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5181.547619                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5181.547619                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          168                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       703500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       703500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.043411                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.043411                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4187.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4187.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188234                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188234                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912026                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912026                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92307883500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92307883500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100260                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100260                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434244                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434244                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101211.899113                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101211.899113                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912025                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912025                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91395857500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91395857500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434244                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434244                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100212.008991                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100212.008991                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1338345032500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999370                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          537361835                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32568411                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.499480                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999370                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1148742283                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1148742283                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1338345032500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            36040739                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29310769                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               19458                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              530915                       # number of demand (read+write) hits
system.l2.demand_hits::total                 65901881                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           36040739                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29310769                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              19458                       # number of overall hits
system.l2.overall_hits::.cpu1.data             530915                       # number of overall hits
system.l2.overall_hits::total                65901881                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            870756                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3256500                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6720                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2067670                       # number of demand (read+write) misses
system.l2.demand_misses::total                6201646                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           870756                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3256500                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6720                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2067670                       # number of overall misses
system.l2.overall_misses::total               6201646                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  72406281497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 335397443030                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    613228500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 223966251055                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     632383204082                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  72406281497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 335397443030                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    613228500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 223966251055                       # number of overall miss cycles
system.l2.overall_miss_latency::total    632383204082                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        36911495                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32567269                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           26178                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2598585                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             72103527                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       36911495                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32567269                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          26178                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2598585                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            72103527                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.023590                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.099993                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.256704                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.795691                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086010                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.023590                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.099993                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.256704                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.795691                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086010                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83153.353519                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102993.226786                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91254.241071                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108318.179910                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101970.219532                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83153.353519                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102993.226786                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91254.241071                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108318.179910                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101970.219532                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             257992                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4132                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      62.437561                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2599455                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3829059                       # number of writebacks
system.l2.writebacks::total                   3829059                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          83170                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          28163                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              111397                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         83170                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         28163                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             111397                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       870721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3173330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2039507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6090249                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       870721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3173330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2039507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3620951                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9711200                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  63697135500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 297553750606                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    544667501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 201247682605                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 563043236212                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  63697135500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 297553750606                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    544667501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 201247682605                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 347400044875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 910443281087                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.023589                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.097439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.255596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.784853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.084465                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.023589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.097439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.255596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.784853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.134684                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73154.472558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93767.036711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81403.004185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98674.671185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92449.953395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73154.472558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93767.036711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81403.004185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98674.671185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95941.658662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93751.882475                       # average overall mshr miss latency
system.l2.replacements                       16145029                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7633489                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7633489                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7633489                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7633489                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64280485                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64280485                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64280485                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64280485                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3620951                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3620951                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 347400044875                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 347400044875                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95941.658662                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95941.658662                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   18                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 60                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       331500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       331500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               78                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.859649                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.523810                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.769231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6765.306122                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         5525                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            60                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       983500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       208000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1191500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.859649                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.523810                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.769231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20071.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 18909.090909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19858.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        14750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 11062.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       119500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       158500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19916.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19812.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3685549                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           254491                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3940040                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1879134                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1332474                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3211608                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 195074292769                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 144593812785                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  339668105554                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5564683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1586965                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7151648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.337689                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.839637                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.449072                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103810.740889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108515.297698                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105762.629049                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        54753                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        20448                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            75201                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1824381                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1312026                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3136407                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 172365486809                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 129720804313                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 302086291122                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.327850                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.826752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.438557                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94478.887255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98870.604937                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96316.036510                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      36040739                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         19458                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           36060197                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       870756                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6720                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           877476                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  72406281497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    613228500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  73019509997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     36911495                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        26178                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       36937673                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.023590                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.256704                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.023756                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83153.353519                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91254.241071                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83215.392782                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            64                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       870721                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6691                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       877412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  63697135500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    544667501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  64241803001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.023589                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.255596                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.023754                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73154.472558                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81403.004185                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73217.374507                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25625220                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       276424                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25901644                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1377366                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       735196                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2112562                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 140323150261                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  79372438270                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 219695588531                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27002586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1011620                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28014206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.051009                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.726751                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.075410                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101877.896115                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107960.922353                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103994.859574                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        28417                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         7715                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        36132                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1348949                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       727481                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2076430                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 125188263797                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  71526878292                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 196715142089                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.049956                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.719125                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.074121                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92804.297121                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98321.300889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94737.189353                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          107                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           68                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               175                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          209                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           85                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             294                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1951995                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       636496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2588491                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          316                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          153                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           469                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.661392                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.555556                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.626866                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  9339.688995                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  7488.188235                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  8804.391156                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           21                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           32                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          188                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           74                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          262                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3776483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1542489                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5318972                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.594937                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.483660                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.558635                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20087.675532                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20844.445946                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20301.419847                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1338345032500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1338345032500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999932                       # Cycle average of tags in use
system.l2.tags.total_refs                   147483590                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16145236                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.134805                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.818628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.422069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.099640                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.025897                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.788368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.845329                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.419041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.084720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.173432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.043568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.278833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1168289820                       # Number of tag accesses
system.l2.tags.data_accesses               1168289820                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1338345032500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      55726080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     203156352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        428224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     130550912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    228866816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          618728384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     55726080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       428224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      56154304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    245059776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       245059776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         870720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3174318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2039858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3576044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9667631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3829059                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3829059                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         41638052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        151796694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           319965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         97546529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    171007334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             462308574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     41638052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       319965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         41958017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183106576                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183106576                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183106576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        41638052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       151796694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          319965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        97546529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    171007334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            645415150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3715125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    870720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3044722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2033443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3575639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005761317750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       227651                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       227651                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18929038                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3499165                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9667631                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3829059                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9667631                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3829059                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 136416                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                113934                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            459070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            461308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            462487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            462316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1129643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            963843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            811520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            493191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            468607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            458411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           465219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           455871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           542433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           461796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           732700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           702800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            231585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            231447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            232493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            231800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            229553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           231521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           228266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           246880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           228572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233373                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 366094639136                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                47656075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            544804920386                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38410.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57160.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5619825                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1710026                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9667631                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3829059                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3827103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1817935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  705799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  548476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  436501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  358224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  304613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  262773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  222893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  192271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 194558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 258695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 125975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  90675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  70291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  53797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  37440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  19531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 156538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 200774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 218160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 224670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 226241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 230692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 234814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 240183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 246504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 242381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 239947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 238366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 233802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 232590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 236067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  25827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     24                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5916447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    143.288895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.647931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.983123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4314749     72.93%     72.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       944463     15.96%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       144599      2.44%     91.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        93825      1.59%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        74331      1.26%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        56774      0.96%     95.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        42833      0.72%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        32098      0.54%     96.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       212775      3.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5916447                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       227651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.867635                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.769429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    328.351272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       227646    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        227651                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       227651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.319247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.297346                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.893594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           196223     86.19%     86.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4684      2.06%     88.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17740      7.79%     96.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5881      2.58%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1867      0.82%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              707      0.31%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              299      0.13%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              121      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               57      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               24      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               21      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        227651                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              609997760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8730624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               237765952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               618728384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            245059776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       455.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       177.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    462.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1338344929500                       # Total gap between requests
system.mem_ctrls.avgGap                      99160.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     55726080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    194862208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       428224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    130140352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    228840896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    237765952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 41638051.957278065383                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 145599380.778513848782                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 319965.322544730268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 97239761.675582721829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 170987966.811914026737                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 177656692.576396584511                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       870720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3174318                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6691                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2039858                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3576044                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3829059                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  27861041370                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 166829364439                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    263560602                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 116376642749                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 233474311226                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 32248827151612                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31997.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52555.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39390.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57051.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65288.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8422128.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20605368840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10951998090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         30615156180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9737596800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     105647396400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     374863185270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     198250231200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       750670932780                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.894922                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 510957885194                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  44690100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 782697047306                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21638134140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11500918275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         37437718920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9655188660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     105647396400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     445916502780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     138415858560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       770211717735                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.495630                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 354507297756                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  44690100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 939147634744                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                163                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     13432703250                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   65802884663.540527                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     95.12%     95.12% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.22%     96.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.22%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.22%     98.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        48500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 526209863500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   236863366000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1101481666500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1338345032500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21303484                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21303484                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21303484                       # number of overall hits
system.cpu1.icache.overall_hits::total       21303484                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        34592                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         34592                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        34592                       # number of overall misses
system.cpu1.icache.overall_misses::total        34592                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1110834500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1110834500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1110834500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1110834500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21338076                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21338076                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21338076                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21338076                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001621                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001621                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001621                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001621                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32112.468201                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32112.468201                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32112.468201                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32112.468201                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          115                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          115                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        26146                       # number of writebacks
system.cpu1.icache.writebacks::total            26146                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8414                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8414                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8414                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8414                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        26178                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        26178                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        26178                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        26178                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    868247000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    868247000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    868247000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    868247000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001227                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001227                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001227                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001227                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33167.048667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33167.048667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33167.048667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33167.048667                       # average overall mshr miss latency
system.cpu1.icache.replacements                 26146                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21303484                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21303484                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        34592                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        34592                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1110834500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1110834500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21338076                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21338076                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001621                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001621                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32112.468201                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32112.468201                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8414                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8414                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        26178                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        26178                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    868247000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    868247000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001227                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001227                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33167.048667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33167.048667                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1338345032500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991368                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           17955151                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            26146                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           686.726497                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        359854000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991368                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999730                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999730                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42702330                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42702330                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1338345032500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31871824                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31871824                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31871824                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31871824                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9386942                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9386942                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9386942                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9386942                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 794337384995                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 794337384995                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 794337384995                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 794337384995                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41258766                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41258766                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41258766                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41258766                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.227514                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.227514                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.227514                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.227514                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84621.529034                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84621.529034                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84621.529034                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84621.529034                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7468793                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       290039                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           115268                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3745                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.795026                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.446996                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2598522                       # number of writebacks
system.cpu1.dcache.writebacks::total          2598522                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7561135                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7561135                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7561135                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7561135                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1825807                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1825807                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1825807                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1825807                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 160338429512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 160338429512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 160338429512                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 160338429512                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044253                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044253                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044253                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044253                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87817.841378                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87817.841378                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87817.841378                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87817.841378                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2598522                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     26832201                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       26832201                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5407597                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5407597                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 443276743500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 443276743500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32239798                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32239798                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.167730                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.167730                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81972.962020                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81972.962020                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4395719                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4395719                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1011878                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1011878                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  84437042500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  84437042500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031386                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031386                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83445.872427                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83445.872427                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5039623                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5039623                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3979345                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3979345                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 351060641495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 351060641495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9018968                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9018968                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.441220                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.441220                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 88220.710065                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 88220.710065                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3165416                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3165416                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       813929                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       813929                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  75901387012                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  75901387012                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090246                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090246                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 93253.081057                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 93253.081057                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          391                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          391                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          130                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          130                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3778500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3778500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.249520                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.249520                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29065.384615                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29065.384615                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           76                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           76                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           54                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           54                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2725000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2725000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.103647                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.103647                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 50462.962963                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50462.962963                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       546500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       546500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.251131                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.251131                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4923.423423                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4923.423423                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       436500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       436500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.248869                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.248869                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3968.181818                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3968.181818                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326312                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326312                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773685                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773685                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  75296748000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  75296748000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368422                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368422                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 97322.228039                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 97322.228039                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773685                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773685                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  74523063000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  74523063000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368422                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368422                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 96322.228039                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 96322.228039                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1338345032500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.908450                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35794260                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2599383                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.770291                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        359865500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.908450                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.965889                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.965889                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89318863                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89318863                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1338345032500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          64952634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11462548                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     64470435                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12315970                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6505431                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             365                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           277                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            642                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7152422                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7152422                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      36937673                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28014962                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          469                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          469                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    110734451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97704285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        78502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7796944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             216314182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4724669184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4168644032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3348736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    332614848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9229276800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22652539                       # Total snoops (count)
system.tol2bus.snoopTraffic                 245157760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         94757797                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.072881                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.263187                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               87932258     92.80%     92.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6745076      7.12%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  80463      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           94757797                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       144211192289                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48872678656                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       55369867237                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3900399867                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          39289954                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1477438751500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 421649                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707592                       # Number of bytes of host memory used
host_op_rate                                   422863                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3757.32                       # Real time elapsed on the host
host_tick_rate                               37019443                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1584268264                       # Number of instructions simulated
sim_ops                                    1588828598                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.139094                       # Number of seconds simulated
sim_ticks                                139093719000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.663926                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               45476452                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            45629802                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7099683                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         46680622                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21870                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36427                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14557                       # Number of indirect misses.
system.cpu0.branchPred.lookups               46818796                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8786                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         41664                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3626559                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21487508                       # Number of branches committed
system.cpu0.commit.bw_lim_events               262030                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         399862                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       31309353                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            74151252                       # Number of instructions committed
system.cpu0.commit.committedOps              74328198                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    263640761                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.281930                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.745169                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    221795561     84.13%     84.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     18746387      7.11%     91.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     15471150      5.87%     97.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      7112881      2.70%     99.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       119820      0.05%     99.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        84210      0.03%     99.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        36756      0.01%     99.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        11966      0.00%     99.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       262030      0.10%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    263640761                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  27629737                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               47026                       # Number of function calls committed.
system.cpu0.commit.int_insts                 70451232                       # Number of committed integer instructions.
system.cpu0.commit.loads                     11806670                       # Number of loads committed
system.cpu0.commit.membars                     284449                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       284644      0.38%      0.38% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40928707     55.06%     55.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2536      0.00%     55.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             556      0.00%     55.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         66376      0.09%     55.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       3407810      4.58%     60.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        101862      0.14%     60.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc        35079      0.05%     60.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       3442808      4.63%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          140      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1558512      2.10%     67.04% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3923506      5.28%     72.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     10289822     13.84%     86.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     10285840     13.84%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         74328198                       # Class of committed instruction
system.cpu0.commit.refs                      26057680                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   74151252                       # Number of Instructions Simulated
system.cpu0.committedOps                     74328198                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.728205                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.728205                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            171208505                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3474059                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            35019964                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             120079833                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                36736911                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 54973591                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3629628                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3426902                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3619265                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   46818796                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 26889812                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    230949269                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3013294                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     143221688                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          293                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14205598                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.169357                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          32115381                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          45498322                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.518073                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         270167900                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.532868                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.895721                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               187295614     69.33%     69.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31437279     11.64%     80.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                43729719     16.19%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6880043      2.55%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  359734      0.13%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   19154      0.01%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  287927      0.11%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  102819      0.04%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   55611      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           270167900                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 27264485                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                18487107                       # number of floating regfile writes
system.cpu0.idleCycles                        6283141                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3651685                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                28482817                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.332924                       # Inst execution rate
system.cpu0.iew.exec_refs                    30674301                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  14308745                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               25474635                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             16577678                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            162820                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6060915                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            14470122                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          105610814                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             16365556                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3974088                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             92037248                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                262983                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             71132309                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3629628                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             71424748                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       233058                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            4284                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1228                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           61                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4771008                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       219123                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1228                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        85130                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3566555                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 57817083                       # num instructions consuming a value
system.cpu0.iew.wb_count                     91149164                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.677600                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 39176838                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.329712                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      91162642                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               113259190                       # number of integer regfile reads
system.cpu0.int_regfile_writes               29748001                       # number of integer regfile writes
system.cpu0.ipc                              0.268226                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.268226                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           286578      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             52756580     54.95%     55.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2847      0.00%     55.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  624      0.00%     55.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              70632      0.07%     55.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3620807      3.77%     59.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             172292      0.18%     59.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     59.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc          35088      0.04%     59.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            3443018      3.59%     62.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           4472619      4.66%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2864193      2.98%     70.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3934483      4.10%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       14011347     14.59%     89.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      10340227     10.77%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              96011335                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               36622909                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           74921376                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     32442884                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          55215001                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     614827                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006404                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  31736      5.16%      5.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     9      0.00%      5.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     48      0.01%      5.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  257      0.04%      5.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc             1262      0.21%      5.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                13215      2.15%      7.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              425859     69.26%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 97186     15.81%     92.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                28969      4.71%     97.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            13053      2.12%     99.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            3233      0.53%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              59716675                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         390077758                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     58706280                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         81679736                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 105089253                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 96011335                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             521561                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       31282700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2193736                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        121699                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16776044                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    270167900                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.355377                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.714214                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          204625146     75.74%     75.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           40964969     15.16%     90.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           19743840      7.31%     98.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4124998      1.53%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             504309      0.19%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             103645      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              70039      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              19635      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              11319      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      270167900                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.347300                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4088792                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3498572                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            16577678                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           14470122                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               12236188                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               7054075                       # number of misc regfile writes
system.cpu0.numCycles                       276451041                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1736397                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              102362915                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             38443977                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5461313                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                41814465                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18644719                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               161415                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            179597058                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             118624048                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           68597954                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 52995312                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              31309385                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3629628                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             51053988                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                30154044                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         50555542                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       129041516                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      18311592                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            120171                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22353469                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        120746                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   368997029                       # The number of ROB reads
system.cpu0.rob.rob_writes                  217802803                       # The number of ROB writes
system.cpu0.timesIdled                          66978                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1884                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.798170                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               45264968                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            45356511                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          7072159                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         46319355                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             17816                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          25093                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7277                       # Number of indirect misses.
system.cpu1.branchPred.lookups               46441355                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3898                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         41609                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3608830                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  21378450                       # Number of branches committed
system.cpu1.commit.bw_lim_events               265519                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         404579                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       31338782                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73498438                       # Number of instructions committed
system.cpu1.commit.committedOps              73678079                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    261364680                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.281898                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.744284                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    219878077     84.13%     84.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     18522062      7.09%     91.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     15399341      5.89%     97.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7108187      2.72%     99.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        97948      0.04%     99.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        55681      0.02%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        26630      0.01%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11235      0.00%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       265519      0.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    261364680                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  27646367                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               30271                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69792589                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11721189                       # Number of loads committed
system.cpu1.commit.membars                     288551                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       288551      0.39%      0.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        40692527     55.23%     55.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            442      0.00%     55.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     55.62% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         69423      0.09%     55.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp       3407664      4.63%     60.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        106986      0.15%     60.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc        37531      0.05%     60.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       3445179      4.68%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc           42      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1470140      2.00%     67.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3579860      4.86%     72.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     10292658     13.97%     86.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     10286884     13.96%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         73678079                       # Class of committed instruction
system.cpu1.commit.refs                      25629542                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73498438                       # Number of Instructions Simulated
system.cpu1.committedOps                     73678079                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.674769                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.674769                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            170242817                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              3464087                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            34940361                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             119464966                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                35896541                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 54509422                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3611243                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3347920                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3624183                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   46441355                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 26820843                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    229645245                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              3001239                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     142330822                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               14149144                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.171948                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          31164369                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          45282784                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.526976                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         267884206                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.532859                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.888577                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               185426997     69.22%     69.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31232975     11.66%     80.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43633465     16.29%     97.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6925770      2.59%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  363346      0.14%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   17372      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  121199      0.05%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  104745      0.04%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   58337      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           267884206                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 27284712                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                18504710                       # number of floating regfile writes
system.cpu1.idleCycles                        2205586                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3638112                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                28384557                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.338570                       # Inst execution rate
system.cpu1.iew.exec_refs                    30259646                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13965050                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               25542246                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             16486096                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            151882                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          6057278                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14115434                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          104989770                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16294596                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          3967295                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             91444176                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                263530                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             70700705                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3611243                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             70994546                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       226607                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1290                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          863                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4764907                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       207081                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           863                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        80831                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3557281                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 57711684                       # num instructions consuming a value
system.cpu1.iew.wb_count                     90544130                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.679144                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 39194555                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.335237                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      90556287                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               112274122                       # number of integer regfile reads
system.cpu1.int_regfile_writes               29554595                       # number of integer regfile writes
system.cpu1.ipc                              0.272126                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.272126                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           290127      0.30%      0.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52558966     55.09%     55.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 466      0.00%     55.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     55.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              73737      0.08%     55.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp            3620636      3.79%     59.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             178999      0.19%     59.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     59.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc          37542      0.04%     59.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            3445377      3.61%     63.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           4472443      4.69%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2785695      2.92%     70.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3587111      3.76%     74.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       14017172     14.69%     89.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      10343008     10.84%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              95411471                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               36650137                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           74971595                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     32462761                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          55242651                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     591300                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006197                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  32248      5.45%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    1      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  288      0.05%      5.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      5.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc             2000      0.34%      5.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                16069      2.72%      8.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              425857     72.02%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     80.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 96198     16.27%     96.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1631      0.28%     97.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead            13670      2.31%     99.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3338      0.56%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              59062507                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         386521535                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     58081369                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         81059650                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 104485894                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 95411471                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             503876                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       31311691                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2194682                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         99297                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     16788278                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    267884206                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.356167                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.713999                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          202733348     75.68%     75.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           40696317     15.19%     90.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19642289      7.33%     98.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4137692      1.54%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             491783      0.18%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              87558      0.03%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              64882      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              19410      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              10927      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      267884206                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.353258                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          4138892                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3508023                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            16486096                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14115434                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               12262681                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               7066825                       # number of misc regfile writes
system.cpu1.numCycles                       270089792                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     8000775                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              102116451                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38233806                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5540584                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                40965726                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              18653072                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               168286                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            178611388                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             118003554                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           68424385                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52541194                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              30555742                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3611243                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             50331716                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                30190579                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         50573457                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       128037931                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      18317876                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            109672                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22468894                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        110440                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   366103555                       # The number of ROB reads
system.cpu1.rob.rob_writes                  216553928                       # The number of ROB writes
system.cpu1.timesIdled                          27815                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1977166                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1370615                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3794374                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               8669                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                378120                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3456064                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6871729                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        74955                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        32485                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3517667                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3133324                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7037291                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3165809                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 139093719000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2652869                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2418571                       # Transaction distribution
system.membus.trans_dist::CleanEvict           997646                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             6027                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3389                       # Transaction distribution
system.membus.trans_dist::ReadExReq            791964                       # Transaction distribution
system.membus.trans_dist::ReadExResp           791938                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2652870                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1072                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10316346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10316346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    375256192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               375256192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7708                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3455322                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3455322    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3455322                       # Request fanout histogram
system.membus.respLayer1.occupancy        17966089519                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         17199898407                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   139093719000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 139093719000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 139093719000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 139093719000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 139093719000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   139093719000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 139093719000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 139093719000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 139093719000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 139093719000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                804                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          402                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    2160197.761194                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   5664663.632767                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          402    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     48585500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            402                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   138225319500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    868399500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 139093719000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     26816061                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        26816061                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     26816061                       # number of overall hits
system.cpu0.icache.overall_hits::total       26816061                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        73751                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         73751                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        73751                       # number of overall misses
system.cpu0.icache.overall_misses::total        73751                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5004477498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5004477498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5004477498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5004477498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     26889812                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     26889812                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     26889812                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     26889812                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002743                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002743                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002743                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002743                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67856.401920                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67856.401920                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67856.401920                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67856.401920                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3720                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               85                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.764706                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        67672                       # number of writebacks
system.cpu0.icache.writebacks::total            67672                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6076                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6076                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6076                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6076                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        67675                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        67675                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        67675                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        67675                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4594500498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4594500498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4594500498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4594500498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002517                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002517                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002517                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002517                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67890.661219                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67890.661219                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67890.661219                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67890.661219                       # average overall mshr miss latency
system.cpu0.icache.replacements                 67672                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     26816061                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       26816061                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        73751                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        73751                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5004477498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5004477498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     26889812                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     26889812                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002743                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002743                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67856.401920                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67856.401920                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6076                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6076                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        67675                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        67675                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4594500498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4594500498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002517                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002517                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67890.661219                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67890.661219                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 139093719000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999987                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           26883962                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            67706                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           397.069122                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999987                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         53847298                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        53847298                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 139093719000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16379307                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16379307                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16379307                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16379307                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     13328702                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13328702                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     13328702                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13328702                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 824203037385                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 824203037385                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 824203037385                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 824203037385                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     29708009                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     29708009                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     29708009                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     29708009                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.448657                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.448657                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.448657                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.448657                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 61836.706784                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61836.706784                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 61836.706784                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61836.706784                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     22477220                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          290                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           323731                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    69.431781                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           29                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1726547                       # number of writebacks
system.cpu0.dcache.writebacks::total          1726547                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11625034                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11625034                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11625034                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11625034                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1703668                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1703668                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1703668                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1703668                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 135875225300                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 135875225300                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 135875225300                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 135875225300                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057347                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057347                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057347                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057347                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 79754.521010                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79754.521010                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 79754.521010                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79754.521010                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1726547                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     11362773                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11362773                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4207560                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4207560                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 278964744000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 278964744000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     15570333                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     15570333                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.270229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.270229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 66300.835639                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66300.835639                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3437639                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3437639                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       769921                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       769921                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  69073442000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  69073442000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049448                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049448                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 89714.973354                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89714.973354                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5016534                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5016534                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9121142                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9121142                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 545238293385                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 545238293385                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     14137676                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14137676                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.645166                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.645166                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 59777.415304                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59777.415304                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8187395                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8187395                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       933747                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       933747                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  66801783300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  66801783300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066047                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066047                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 71541.630977                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71541.630977                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        71797                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        71797                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          977                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          977                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     35553500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     35553500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        72774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        72774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.013425                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013425                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 36390.481064                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 36390.481064                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          544                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          544                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          433                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          433                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6968000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6968000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005950                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005950                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 16092.378753                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16092.378753                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        69681                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        69681                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1921                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1921                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     13248000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     13248000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        71602                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        71602                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026829                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026829                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6896.408121                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6896.408121                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1920                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1920                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     11367000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     11367000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.026815                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026815                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5920.312500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5920.312500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       763000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       763000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       724000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       724000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         9850                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           9850                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        31814                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        31814                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2919083328                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2919083328                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        41664                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        41664                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.763585                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.763585                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 91754.678066                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 91754.678066                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           21                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           21                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        31793                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        31793                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2887262328                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2887262328                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.763081                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.763081                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 90814.403422                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 90814.403422                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 139093719000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.952706                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18270082                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1732740                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.544041                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.952706                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998522                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998522                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         61520806                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        61520806                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 139093719000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               16019                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              487728                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12666                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              464067                       # number of demand (read+write) hits
system.l2.demand_hits::total                   980480                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              16019                       # number of overall hits
system.l2.overall_hits::.cpu0.data             487728                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12666                       # number of overall hits
system.l2.overall_hits::.cpu1.data             464067                       # number of overall hits
system.l2.overall_hits::total                  980480                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             51656                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1235692                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18314                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1213842                       # number of demand (read+write) misses
system.l2.demand_misses::total                2519504                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            51656                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1235692                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18314                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1213842                       # number of overall misses
system.l2.overall_misses::total               2519504                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4307472993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 130402564393                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1633572999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 128286806394                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     264630416779                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4307472993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 130402564393                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1633572999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 128286806394                       # number of overall miss cycles
system.l2.overall_miss_latency::total    264630416779                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           67675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1723420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30980                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1677909                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3499984                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          67675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1723420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30980                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1677909                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3499984                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.763295                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.717000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.591156                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.723425                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.719862                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.763295                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.717000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.591156                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.723425                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.719862                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83387.660543                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105529.989992                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89198.045157                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105686.577326                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105032.743262                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83387.660543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105529.989992                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89198.045157                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105686.577326                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105032.743262                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             432972                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7739                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      55.946763                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    323728                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2418571                       # number of writebacks
system.l2.writebacks::total                   2418571                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            801                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         121856                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            675                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         115506                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              238838                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           801                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        121856                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           675                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        115506                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             238838                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        50855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1113836                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        17639                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1098336                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2280666                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        50855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1113836                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        17639                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1098336                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1166982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3447648                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3746950996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 109644588869                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1411524502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 108268273390                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 223071337757                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3746950996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 109644588869                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1411524502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 108268273390                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 162293267040                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 385364604797                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.751459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.646294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.569367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.654586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.651622                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.751459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.646294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.569367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.654586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.985047                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73679.107187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98438.718868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80022.932252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98574.819900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97809.735295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73679.107187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98438.718868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80022.932252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98574.819900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 139070.925721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111776.087581                       # average overall mshr miss latency
system.l2.replacements                        6573021                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2451779                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2451779                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2451779                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2451779                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       991118                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           991118                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       991118                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       991118                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1166982                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1166982                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 162293267040                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 162293267040                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 139070.925721                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 139070.925721                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             220                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             225                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  445                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           644                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           760                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1404                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1828000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2894000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4722000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          864                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          985                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1849                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.745370                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.771574                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.759329                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2838.509317                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3807.894737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3363.247863                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          643                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          759                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1402                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12745000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     15078500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     27823500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.744213                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.770558                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.758248                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19821.150855                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19866.271410                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19845.577746                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           132                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           134                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                266                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          152                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          144                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              296                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       835500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       503000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1338500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          284                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          278                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            562                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.535211                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.517986                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.526690                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5496.710526                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3493.055556                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4521.959459                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          152                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          144                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          296                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3036000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2868500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5904500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.535211                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.517986                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.526690                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19973.684211                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19920.138889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19947.635135                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           437523                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           417376                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                854899                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         521343                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         502854                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1024197                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  63193099960                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  61181794446                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  124374894406                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       958866                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       920230                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1879096                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.543708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.546444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.545048                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 121212.138573                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 121669.101660                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 121436.495524                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       120924                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       114670                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           235594                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       400419                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       388184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         788603                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  49640095926                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  48322107935                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  97962203861                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.417596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.421834                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.419671                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 123970.380841                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 124482.482367                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 124222.459033                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         16019                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12666                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              28685                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        51656                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18314                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            69970                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4307472993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1633572999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5941045992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        67675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30980                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          98655                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.763295                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.591156                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.709239                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83387.660543                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89198.045157                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84908.474946                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          801                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          675                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1476                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        50855                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        17639                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        68494                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3746950996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1411524502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5158475498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.751459                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.569367                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.694278                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73679.107187                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80022.932252                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75312.808392                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        50205                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        46691                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             96896                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       714349                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       710988                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1425337                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  67209464433                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  67105011948                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 134314476381                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       764554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       757679                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1522233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.934334                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.938376                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.936346                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94084.914283                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 94382.763068                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94233.487506                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          932                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          836                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1768                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       713417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       710152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1423569                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  60004492943                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  59946165455                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 119950658398                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.933115                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.937273                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.935185                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84108.582979                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 84413.147404                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84260.515927                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          978                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          403                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1381                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          822                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          437                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1259                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     11892695                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      4487452                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     16380147                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1800                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          840                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2640                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.456667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.520238                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.476894                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14467.998783                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 10268.768879                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13010.442415                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          142                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           51                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          193                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          680                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          386                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1066                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     14519539                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      8660801                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     23180340                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.377778                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.459524                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.403788                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21352.263235                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 22437.308290                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21745.159475                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 139093719000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 139093719000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999613                       # Cycle average of tags in use
system.l2.tags.total_refs                     7870621                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6574653                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.197116                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.656787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.661380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.069652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.205633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       13.928388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     5.477774                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.463387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.010334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.219838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.217631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.085590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62158061                       # Number of tag accesses
system.l2.tags.data_accesses                 62158061                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 139093719000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3254656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      71403264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1128896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      70389888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     74290944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          220467648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3254656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1128896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4383552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    154788544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       154788544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          50854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1115676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          17639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1099842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1160796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3444807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2418571                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2418571                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         23399015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        513346429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8116082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        506060867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    534107108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1585029501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     23399015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8116082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         31515097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1112836332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1112836332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1112836332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        23399015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       513346429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8116082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       506060867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    534107108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2697865832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2416897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     50855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1111297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     17639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1096962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1160716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005630642500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       140951                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       140951                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5952746                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2296659                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3444808                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2418571                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3444808                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2418571                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7339                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1674                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            207837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            208832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            223340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            225232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            222595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            235450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            211833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            221545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            209917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            209114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           206970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           209649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           224182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           207721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           204998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           208254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            149692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            150267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            151806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            155332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            154834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            158311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            148896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            150526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            151975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            150283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           149115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           148918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           147137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           148380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           149003                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 188526674527                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17187345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            252979218277                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     54844.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                73594.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       190                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2589594                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2124425                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3444808                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2418571                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  736831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  662612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  273605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  237831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  207401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  171408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  128318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  112236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  102365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  101796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 142490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 199078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 106722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  68852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  58361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  48991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  40893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  29191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  32694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  40897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  51817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  63534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  75367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  86018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  97155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 107845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 120397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 143259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 128821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 125487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 125898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 126314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 128280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 130271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  46201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  41338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  37813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  35462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  33438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  32362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  31344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  30610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  31081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  31331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  31679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  31361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  31290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  30380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  30396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  29774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  30493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  30743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  30726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  30076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  30648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  28575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  13114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    523                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1140351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    328.564268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.737149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   410.938663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       696902     61.11%     61.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       106505      9.34%     70.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        21649      1.90%     72.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10190      0.89%     73.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7601      0.67%     73.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6182      0.54%     74.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5898      0.52%     74.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5502      0.48%     75.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       279922     24.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1140351                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       140951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.387262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.649054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    284.494247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       140935     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647           16      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        140951                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       140951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.147122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.000745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.554690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            97451     69.14%     69.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2958      2.10%     71.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25629     18.18%     89.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2468      1.75%     91.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2056      1.46%     92.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1781      1.26%     93.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1672      1.19%     95.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             1270      0.90%     95.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             1134      0.80%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              950      0.67%     97.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              723      0.51%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27              633      0.45%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28              558      0.40%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29              435      0.31%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30              347      0.25%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31              290      0.21%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32              156      0.11%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33              160      0.11%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34              124      0.09%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               59      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36               43      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37               19      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38               14      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39               11      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        140951                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              219998016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  469696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               154681856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               220467712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            154788544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1581.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1112.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1585.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1112.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  139093798500                       # Total gap between requests
system.mem_ctrls.avgGap                      23722.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3254720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     71123008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1128896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     70205568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     74285824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    154681856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 23399474.997142035514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 511331557.681623280048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8116081.790867925622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 504735717.074327409267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 534070298.314476728439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1112069309.182825088501                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        50855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1115676                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        17639                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1099842                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1160796                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2418571                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1641990714                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  63361207835                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    677826870                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  62625970808                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 124672222050                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3682051183326                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32287.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56791.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38427.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56940.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher    107402.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1522407.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3876298860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2060297910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12000947700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6249592800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      10979928960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      59928164100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2946166080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        98041396410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        704.858545                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6672732202                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4644640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 127776346798                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4265828700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2267334135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12542580960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6366646080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      10979928960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      59948662440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2928904320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        99299885595                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        713.906324                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6631800374                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4644640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 127817278626                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1234                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          618                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6551992.718447                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12353664.030074                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          618    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     96453500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            618                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   135044587500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   4049131500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 139093719000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     26787425                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        26787425                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     26787425                       # number of overall hits
system.cpu1.icache.overall_hits::total       26787425                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        33418                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33418                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        33418                       # number of overall misses
system.cpu1.icache.overall_misses::total        33418                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1994126999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1994126999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1994126999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1994126999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     26820843                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     26820843                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     26820843                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     26820843                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001246                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001246                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001246                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001246                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 59672.242474                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59672.242474                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 59672.242474                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59672.242474                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2308                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    50.173913                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30980                       # number of writebacks
system.cpu1.icache.writebacks::total            30980                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2438                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2438                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2438                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2438                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30980                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30980                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30980                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30980                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1824266999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1824266999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1824266999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1824266999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001155                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001155                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001155                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001155                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 58885.313073                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58885.313073                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 58885.313073                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58885.313073                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30980                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     26787425                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       26787425                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        33418                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33418                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1994126999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1994126999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     26820843                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     26820843                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001246                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001246                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 59672.242474                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59672.242474                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2438                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2438                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30980                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30980                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1824266999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1824266999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001155                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001155                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 58885.313073                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58885.313073                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 139093719000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           30192916                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31012                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           973.588159                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         53672666                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        53672666                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 139093719000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16218489                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16218489                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16218489                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16218489                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13061804                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13061804                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13061804                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13061804                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 810465155818                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 810465155818                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 810465155818                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 810465155818                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     29280293                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     29280293                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     29280293                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     29280293                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.446095                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.446095                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.446095                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.446095                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 62048.485479                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62048.485479                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 62048.485479                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62048.485479                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     22062407                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          581                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           309268                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.337503                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           83                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1677826                       # number of writebacks
system.cpu1.dcache.writebacks::total          1677826                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     11406460                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11406460                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     11406460                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11406460                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1655344                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1655344                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1655344                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1655344                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 133326567173                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 133326567173                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 133326567173                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 133326567173                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056534                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056534                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056534                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056534                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80543.118030                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80543.118030                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80543.118030                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80543.118030                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1677825                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11293144                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11293144                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4193248                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4193248                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 278663153500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 278663153500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     15486392                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15486392                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.270770                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.270770                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 66455.204534                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66455.204534                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3431376                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3431376                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       761872                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       761872                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  68900750000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  68900750000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.049196                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.049196                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90436.123128                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90436.123128                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4925345                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4925345                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8868556                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8868556                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 531802002318                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 531802002318                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     13793901                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13793901                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.642933                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.642933                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 59964.891953                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59964.891953                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      7975084                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      7975084                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       893472                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       893472                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  64425817173                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  64425817173                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064773                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064773                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 72107.259291                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 72107.259291                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        73262                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        73262                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          816                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          816                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     28792500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     28792500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        74078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        74078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011015                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011015                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35284.926471                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35284.926471                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          158                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          158                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          658                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          658                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22599000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22599000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008883                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008883                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 34344.984802                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34344.984802                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        70952                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        70952                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1813                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1813                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12568000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12568000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        72765                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        72765                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.024916                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.024916                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6932.156646                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6932.156646                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1810                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1810                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     10794000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     10794000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.024875                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.024875                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5963.535912                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5963.535912                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       672000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       672000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       636000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       636000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9513                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9513                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        32096                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        32096                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2959739831                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2959739831                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        41609                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        41609                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.771372                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.771372                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 92215.224047                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 92215.224047                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            4                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        32092                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        32092                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2927640331                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2927640331                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.771275                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.771275                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 91226.484202                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 91226.484202                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 139093719000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.848535                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18067448                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1685035                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.722298                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.848535                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995267                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995267                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         60622497                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        60622497                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 139093719000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1631551                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4870350                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1051242                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4154450                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2125510                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6438                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3655                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          10093                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           75                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           75                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1882104                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1882104                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         98655                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1532898                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2640                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2640                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       203021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5190758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        92940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5047800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10534519                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8662144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    220797568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3965440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    214767040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              448192192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8719961                       # Total snoops (count)
system.tol2bus.snoopTraffic                 155668416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12230043                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.268521                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.449143                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8978510     73.41%     73.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3219048     26.32%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  32485      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12230043                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7025484030                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2603505164                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         101972076                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2532727885                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          46855727                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
