# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl" --include "../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl" --include "../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../ZTurnV2.srcs/sources_1/my_iobuf.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_s_arb_req_suppress_concat_0/sim/main_design_s_arb_req_suppress_concat_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xlconcat_0_0/sim/main_design_xlconcat_0_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xlslice_0_1/sim/main_design_xlslice_0_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xlslice_0_2/sim/main_design_xlslice_0_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_monitor0_slice0_1/sim/main_design_monitor0_slice0_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_monitor0_slice1_1/sim/main_design_monitor0_slice1_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xlconcat_0_2/sim/main_design_xlconcat_0_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_pins_0_n_0/sim/main_design_lvds_pins_0_n_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_data_0_concat_n_0/sim/main_design_lvds_data_0_concat_n_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_data_0_concat_p_0/sim/main_design_lvds_data_0_concat_p_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
