<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4570" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4570{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4570{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4570{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4570{left:79px;bottom:998px;letter-spacing:-0.16px;}
#t5_4570{left:136px;bottom:998px;letter-spacing:-0.16px;}
#t6_4570{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_4570{left:424px;bottom:998px;letter-spacing:-0.11px;}
#t8_4570{left:424px;bottom:981px;letter-spacing:-0.11px;word-spacing:-0.31px;}
#t9_4570{left:424px;bottom:964px;letter-spacing:-0.12px;}
#ta_4570{left:689px;bottom:998px;letter-spacing:-0.12px;}
#tb_4570{left:689px;bottom:981px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tc_4570{left:189px;bottom:940px;letter-spacing:-0.13px;}
#td_4570{left:424px;bottom:940px;letter-spacing:-0.1px;}
#te_4570{left:424px;bottom:923px;letter-spacing:-0.12px;}
#tf_4570{left:424px;bottom:906px;letter-spacing:-0.11px;}
#tg_4570{left:189px;bottom:881px;letter-spacing:-0.14px;}
#th_4570{left:424px;bottom:881px;letter-spacing:-0.12px;}
#ti_4570{left:78px;bottom:857px;letter-spacing:-0.19px;}
#tj_4570{left:136px;bottom:857px;letter-spacing:-0.16px;}
#tk_4570{left:189px;bottom:857px;letter-spacing:-0.14px;}
#tl_4570{left:424px;bottom:857px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#tm_4570{left:689px;bottom:857px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tn_4570{left:189px;bottom:833px;}
#to_4570{left:424px;bottom:833px;letter-spacing:-0.14px;}
#tp_4570{left:424px;bottom:811px;letter-spacing:-0.11px;}
#tq_4570{left:689px;bottom:833px;letter-spacing:-0.11px;}
#tr_4570{left:189px;bottom:787px;letter-spacing:-0.11px;}
#ts_4570{left:424px;bottom:787px;letter-spacing:-0.12px;}
#tt_4570{left:78px;bottom:762px;letter-spacing:-0.19px;}
#tu_4570{left:136px;bottom:762px;letter-spacing:-0.15px;}
#tv_4570{left:189px;bottom:762px;letter-spacing:-0.13px;}
#tw_4570{left:424px;bottom:762px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#tx_4570{left:424px;bottom:745px;letter-spacing:-0.12px;}
#ty_4570{left:689px;bottom:762px;letter-spacing:-0.11px;}
#tz_4570{left:189px;bottom:721px;letter-spacing:-0.11px;}
#t10_4570{left:424px;bottom:721px;letter-spacing:-0.12px;}
#t11_4570{left:424px;bottom:700px;letter-spacing:-0.12px;}
#t12_4570{left:424px;bottom:683px;letter-spacing:-0.11px;}
#t13_4570{left:689px;bottom:721px;letter-spacing:-0.11px;}
#t14_4570{left:189px;bottom:658px;letter-spacing:-0.11px;}
#t15_4570{left:424px;bottom:658px;letter-spacing:-0.13px;}
#t16_4570{left:424px;bottom:637px;letter-spacing:-0.12px;}
#t17_4570{left:424px;bottom:620px;letter-spacing:-0.11px;}
#t18_4570{left:689px;bottom:658px;letter-spacing:-0.11px;}
#t19_4570{left:189px;bottom:596px;letter-spacing:-0.15px;}
#t1a_4570{left:424px;bottom:596px;letter-spacing:-0.11px;}
#t1b_4570{left:424px;bottom:574px;letter-spacing:-0.12px;}
#t1c_4570{left:424px;bottom:558px;letter-spacing:-0.11px;}
#t1d_4570{left:689px;bottom:596px;letter-spacing:-0.11px;}
#t1e_4570{left:189px;bottom:533px;letter-spacing:-0.15px;}
#t1f_4570{left:424px;bottom:533px;letter-spacing:-0.12px;}
#t1g_4570{left:424px;bottom:512px;letter-spacing:-0.12px;}
#t1h_4570{left:424px;bottom:495px;letter-spacing:-0.11px;}
#t1i_4570{left:689px;bottom:533px;letter-spacing:-0.11px;}
#t1j_4570{left:189px;bottom:470px;letter-spacing:-0.14px;}
#t1k_4570{left:424px;bottom:470px;letter-spacing:-0.12px;}
#t1l_4570{left:78px;bottom:446px;letter-spacing:-0.19px;}
#t1m_4570{left:136px;bottom:446px;letter-spacing:-0.16px;}
#t1n_4570{left:189px;bottom:446px;letter-spacing:-0.15px;}
#t1o_4570{left:424px;bottom:446px;letter-spacing:-0.11px;}
#t1p_4570{left:424px;bottom:429px;letter-spacing:-0.11px;}
#t1q_4570{left:689px;bottom:446px;letter-spacing:-0.12px;}
#t1r_4570{left:189px;bottom:405px;letter-spacing:-0.11px;}
#t1s_4570{left:424px;bottom:405px;letter-spacing:-0.13px;}
#t1t_4570{left:424px;bottom:383px;letter-spacing:-0.11px;}
#t1u_4570{left:689px;bottom:405px;letter-spacing:-0.12px;}
#t1v_4570{left:189px;bottom:359px;letter-spacing:-0.11px;}
#t1w_4570{left:424px;bottom:359px;letter-spacing:-0.13px;}
#t1x_4570{left:424px;bottom:338px;letter-spacing:-0.11px;}
#t1y_4570{left:689px;bottom:359px;letter-spacing:-0.12px;}
#t1z_4570{left:189px;bottom:313px;letter-spacing:-0.14px;}
#t20_4570{left:424px;bottom:313px;letter-spacing:-0.12px;}
#t21_4570{left:424px;bottom:292px;letter-spacing:-0.11px;}
#t22_4570{left:689px;bottom:313px;letter-spacing:-0.12px;}
#t23_4570{left:189px;bottom:267px;letter-spacing:-0.15px;}
#t24_4570{left:424px;bottom:267px;letter-spacing:-0.12px;}
#t25_4570{left:424px;bottom:246px;letter-spacing:-0.11px;}
#t26_4570{left:689px;bottom:267px;letter-spacing:-0.12px;}
#t27_4570{left:689px;bottom:250px;letter-spacing:-0.13px;}
#t28_4570{left:689px;bottom:229px;letter-spacing:-0.12px;}
#t29_4570{left:189px;bottom:205px;letter-spacing:-0.14px;}
#t2a_4570{left:424px;bottom:205px;letter-spacing:-0.12px;}
#t2b_4570{left:424px;bottom:183px;letter-spacing:-0.11px;}
#t2c_4570{left:689px;bottom:205px;letter-spacing:-0.12px;}
#t2d_4570{left:689px;bottom:188px;letter-spacing:-0.13px;}
#t2e_4570{left:689px;bottom:166px;letter-spacing:-0.12px;}
#t2f_4570{left:189px;bottom:142px;letter-spacing:-0.14px;}
#t2g_4570{left:424px;bottom:142px;letter-spacing:-0.12px;}
#t2h_4570{left:78px;bottom:118px;letter-spacing:-0.19px;}
#t2i_4570{left:136px;bottom:118px;letter-spacing:-0.16px;}
#t2j_4570{left:189px;bottom:118px;letter-spacing:-0.15px;}
#t2k_4570{left:424px;bottom:118px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2l_4570{left:689px;bottom:118px;letter-spacing:-0.11px;}
#t2m_4570{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2n_4570{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2o_4570{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2p_4570{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2q_4570{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2r_4570{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2s_4570{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2t_4570{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2u_4570{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2v_4570{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4570{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4570{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4570{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4570{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4570{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4570" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4570Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4570" style="-webkit-user-select: none;"><object width="935" height="1210" data="4570/4570.svg" type="image/svg+xml" id="pdf4570" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4570" class="t s1_4570">2-48 </span><span id="t2_4570" class="t s1_4570">Vol. 4 </span>
<span id="t3_4570" class="t s2_4570">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4570" class="t s3_4570">6E1H </span><span id="t5_4570" class="t s3_4570">1761 </span><span id="t6_4570" class="t s3_4570">IA32_PKRS </span><span id="t7_4570" class="t s3_4570">Specifies the PK permissions associated </span>
<span id="t8_4570" class="t s3_4570">with each protection domain for supervisor </span>
<span id="t9_4570" class="t s3_4570">pages (R/W) </span>
<span id="ta_4570" class="t s3_4570">If CPUID.(EAX=07H, </span>
<span id="tb_4570" class="t s3_4570">ECX=0H):ECX.PKS [31] = 1 </span>
<span id="tc_4570" class="t s3_4570">31:0 </span><span id="td_4570" class="t s3_4570">For domain i (i between 0 and 15), bits 2i </span>
<span id="te_4570" class="t s3_4570">and 2i+1 contain the AD and WD </span>
<span id="tf_4570" class="t s3_4570">permissions, respectively. </span>
<span id="tg_4570" class="t s3_4570">63:32 </span><span id="th_4570" class="t s3_4570">Reserved. </span>
<span id="ti_4570" class="t s3_4570">770H </span><span id="tj_4570" class="t s3_4570">1904 </span><span id="tk_4570" class="t s3_4570">IA32_PM_ENABLE </span><span id="tl_4570" class="t s3_4570">Enable/disable HWP (R/W) </span><span id="tm_4570" class="t s3_4570">If CPUID.06H:EAX.[7] = 1 </span>
<span id="tn_4570" class="t s3_4570">0 </span><span id="to_4570" class="t s3_4570">HWP_ENABLE (R/W1-Once) </span>
<span id="tp_4570" class="t s3_4570">See Section 15.4.2, “Enabling HWP.” </span>
<span id="tq_4570" class="t s3_4570">If CPUID.06H:EAX.[7] = 1 </span>
<span id="tr_4570" class="t s3_4570">63:1 </span><span id="ts_4570" class="t s3_4570">Reserved </span>
<span id="tt_4570" class="t s3_4570">771H </span><span id="tu_4570" class="t s3_4570">1905 </span><span id="tv_4570" class="t s3_4570">IA32_HWP_CAPABILITIES </span><span id="tw_4570" class="t s3_4570">HWP Performance Range Enumeration </span>
<span id="tx_4570" class="t s3_4570">(R/O) </span>
<span id="ty_4570" class="t s3_4570">If CPUID.06H:EAX.[7] = 1 </span>
<span id="tz_4570" class="t s3_4570">7:0 </span><span id="t10_4570" class="t s3_4570">Highest_Performance </span>
<span id="t11_4570" class="t s3_4570">See Section 15.4.3, “HWP Performance </span>
<span id="t12_4570" class="t s3_4570">Range and Dynamic Capabilities.” </span>
<span id="t13_4570" class="t s3_4570">If CPUID.06H:EAX.[7] = 1 </span>
<span id="t14_4570" class="t s3_4570">15:8 </span><span id="t15_4570" class="t s3_4570">Guaranteed_Performance </span>
<span id="t16_4570" class="t s3_4570">See Section 15.4.3, “HWP Performance </span>
<span id="t17_4570" class="t s3_4570">Range and Dynamic Capabilities.” </span>
<span id="t18_4570" class="t s3_4570">If CPUID.06H:EAX.[7] = 1 </span>
<span id="t19_4570" class="t s3_4570">23:16 </span><span id="t1a_4570" class="t s3_4570">Most_Efficient_Performance </span>
<span id="t1b_4570" class="t s3_4570">See Section 15.4.3, “HWP Performance </span>
<span id="t1c_4570" class="t s3_4570">Range and Dynamic Capabilities”. </span>
<span id="t1d_4570" class="t s3_4570">If CPUID.06H:EAX.[7] = 1 </span>
<span id="t1e_4570" class="t s3_4570">31:24 </span><span id="t1f_4570" class="t s3_4570">Lowest_Performance </span>
<span id="t1g_4570" class="t s3_4570">See Section 15.4.3, “HWP Performance </span>
<span id="t1h_4570" class="t s3_4570">Range and Dynamic Capabilities.” </span>
<span id="t1i_4570" class="t s3_4570">If CPUID.06H:EAX.[7] = 1 </span>
<span id="t1j_4570" class="t s3_4570">63:32 </span><span id="t1k_4570" class="t s3_4570">Reserved </span>
<span id="t1l_4570" class="t s3_4570">772H </span><span id="t1m_4570" class="t s3_4570">1906 </span><span id="t1n_4570" class="t s3_4570">IA32_HWP_REQUEST_PKG </span><span id="t1o_4570" class="t s3_4570">Power Management Control Hints for All </span>
<span id="t1p_4570" class="t s3_4570">Logical Processors in a Package (R/W) </span>
<span id="t1q_4570" class="t s3_4570">If CPUID.06H:EAX.[11] = 1 </span>
<span id="t1r_4570" class="t s3_4570">7:0 </span><span id="t1s_4570" class="t s3_4570">Minimum_Performance </span>
<span id="t1t_4570" class="t s3_4570">See Section 15.4.4, “Managing HWP.” </span>
<span id="t1u_4570" class="t s3_4570">If CPUID.06H:EAX.[11] = 1 </span>
<span id="t1v_4570" class="t s3_4570">15:8 </span><span id="t1w_4570" class="t s3_4570">Maximum_Performance </span>
<span id="t1x_4570" class="t s3_4570">See Section 15.4.4, “Managing HWP.” </span>
<span id="t1y_4570" class="t s3_4570">If CPUID.06H:EAX.[11] = 1 </span>
<span id="t1z_4570" class="t s3_4570">23:16 </span><span id="t20_4570" class="t s3_4570">Desired_Performance </span>
<span id="t21_4570" class="t s3_4570">See Section 15.4.4, “Managing HWP.” </span>
<span id="t22_4570" class="t s3_4570">If CPUID.06H:EAX.[11] = 1 </span>
<span id="t23_4570" class="t s3_4570">31:24 </span><span id="t24_4570" class="t s3_4570">Energy_Performance_Preference </span>
<span id="t25_4570" class="t s3_4570">See Section 15.4.4, “Managing HWP.” </span>
<span id="t26_4570" class="t s3_4570">If CPUID.06H:EAX.[11] = 1 </span>
<span id="t27_4570" class="t s3_4570">&amp;&amp; </span>
<span id="t28_4570" class="t s3_4570">CPUID.06H:EAX.[10] = 1 </span>
<span id="t29_4570" class="t s3_4570">41:32 </span><span id="t2a_4570" class="t s3_4570">Activity_Window </span>
<span id="t2b_4570" class="t s3_4570">See Section 15.4.4, “Managing HWP.” </span>
<span id="t2c_4570" class="t s3_4570">If CPUID.06H:EAX.[11] = 1 </span>
<span id="t2d_4570" class="t s3_4570">&amp;&amp; </span>
<span id="t2e_4570" class="t s3_4570">CPUID.06H:EAX.[9] = 1 </span>
<span id="t2f_4570" class="t s3_4570">63:42 </span><span id="t2g_4570" class="t s3_4570">Reserved </span>
<span id="t2h_4570" class="t s3_4570">773H </span><span id="t2i_4570" class="t s3_4570">1907 </span><span id="t2j_4570" class="t s3_4570">IA32_HWP_INTERRUPT </span><span id="t2k_4570" class="t s3_4570">Control HWP Native Interrupts (R/W) </span><span id="t2l_4570" class="t s3_4570">If CPUID.06H:EAX.[8] = 1 </span>
<span id="t2m_4570" class="t s4_4570">Table 2-2. </span><span id="t2n_4570" class="t s4_4570">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2o_4570" class="t s5_4570">Register </span>
<span id="t2p_4570" class="t s5_4570">Address </span>
<span id="t2q_4570" class="t s5_4570">Architectural MSR Name / Bit Fields </span>
<span id="t2r_4570" class="t s5_4570">(Former MSR Name) </span><span id="t2s_4570" class="t s5_4570">MSR/Bit Description </span><span id="t2t_4570" class="t s5_4570">Comment </span>
<span id="t2u_4570" class="t s5_4570">Hex </span><span id="t2v_4570" class="t s5_4570">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
