// Seed: 1443094530
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output id_4,
    output id_5,
    input id_6,
    input logic id_7,
    input id_8,
    input logic id_9,
    output id_10
);
  logic id_11 = 1'd0;
  assign id_4 = 1;
  assign id_5 = id_7;
  always @(posedge id_3 - id_8[1] or(id_2)) id_10 <= 1 & 1;
endmodule
