<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ContikiNG: arch/cpu/cc2538/dev/rfcore-sfr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doc-style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ContikiNG
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_ea38d20b990ae68b37391eb35e115b9c.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8370225093a3ebd63351855f2042022a.html">cc2538</a></li><li class="navelem"><a class="el" href="dir_b6eabe1429f9f82e5c38b15794c37c8e.html">dev</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">rfcore-sfr.h File Reference<div class="ingroups"><a class="el" href="a02560.html">ContikiNG platforms</a> &raquo; <a class="el" href="a02561.html">TI cc2538-powered platforms</a> &raquo; <a class="el" href="a02555.html">The TI cc2538 System-on-Chip</a> &raquo; <a class="el" href="a02597.html">cc2538 RF Core</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Header with declarations of the RF Core SFR registers.  
<a href="#details">More...</a></p>

<p><a href="a00497_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">RFCORE_SFR register offsets (MAC Timer)</div></td></tr>
<tr class="memitem:gaf7d2e3b364feb66810e05604013d3c74"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#gaf7d2e3b364feb66810e05604013d3c74">RFCORE_SFR_MTCSPCFG</a>&#160;&#160;&#160;0x40088800</td></tr>
<tr class="memdesc:gaf7d2e3b364feb66810e05604013d3c74"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC Timer event configuration. <br /></td></tr>
<tr class="separator:gaf7d2e3b364feb66810e05604013d3c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadefd47d68b68c367b3eb32b74a0d267c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#gadefd47d68b68c367b3eb32b74a0d267c">RFCORE_SFR_MTCTRL</a>&#160;&#160;&#160;0x40088804</td></tr>
<tr class="memdesc:gadefd47d68b68c367b3eb32b74a0d267c"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC Timer control register. <br /></td></tr>
<tr class="separator:gadefd47d68b68c367b3eb32b74a0d267c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c0354a5d2304bb4662eeccbe4a8abc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#gac6c0354a5d2304bb4662eeccbe4a8abc">RFCORE_SFR_MTIRQM</a>&#160;&#160;&#160;0x40088808</td></tr>
<tr class="memdesc:gac6c0354a5d2304bb4662eeccbe4a8abc"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC Timer interrupt mask. <br /></td></tr>
<tr class="separator:gac6c0354a5d2304bb4662eeccbe4a8abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8697e7ab14383eb6bf2235e2d3d0cb26"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga8697e7ab14383eb6bf2235e2d3d0cb26">RFCORE_SFR_MTIRQF</a>&#160;&#160;&#160;0x4008880C</td></tr>
<tr class="memdesc:ga8697e7ab14383eb6bf2235e2d3d0cb26"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC Timer interrupt flags. <br /></td></tr>
<tr class="separator:ga8697e7ab14383eb6bf2235e2d3d0cb26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0fb28396a5e85a7df1dc88355536ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga5a0fb28396a5e85a7df1dc88355536ac">RFCORE_SFR_MTMSEL</a>&#160;&#160;&#160;0x40088810</td></tr>
<tr class="memdesc:ga5a0fb28396a5e85a7df1dc88355536ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC Timer multiplex select. <br /></td></tr>
<tr class="separator:ga5a0fb28396a5e85a7df1dc88355536ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga667789e2b309a91d8ae5e66aff8602be"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga667789e2b309a91d8ae5e66aff8602be">RFCORE_SFR_MTM0</a>&#160;&#160;&#160;0x40088814</td></tr>
<tr class="memdesc:ga667789e2b309a91d8ae5e66aff8602be"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC Timer MUX register 0. <br /></td></tr>
<tr class="separator:ga667789e2b309a91d8ae5e66aff8602be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067f77bd69709cfba10d0114558a7190"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga067f77bd69709cfba10d0114558a7190">RFCORE_SFR_MTM1</a>&#160;&#160;&#160;0x40088818</td></tr>
<tr class="memdesc:ga067f77bd69709cfba10d0114558a7190"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC Timer MUX register 1. <br /></td></tr>
<tr class="separator:ga067f77bd69709cfba10d0114558a7190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f3f5949ecc6c25cc45b40711217cdff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga5f3f5949ecc6c25cc45b40711217cdff">RFCORE_SFR_MTMOVF2</a>&#160;&#160;&#160;0x4008881C</td></tr>
<tr class="memdesc:ga5f3f5949ecc6c25cc45b40711217cdff"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC Timer MUX overflow 2. <br /></td></tr>
<tr class="separator:ga5f3f5949ecc6c25cc45b40711217cdff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82bfbef302b9bb16c5adb7451e231955"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga82bfbef302b9bb16c5adb7451e231955">RFCORE_SFR_MTMOVF1</a>&#160;&#160;&#160;0x40088820</td></tr>
<tr class="memdesc:ga82bfbef302b9bb16c5adb7451e231955"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC Timer MUX overflow 1. <br /></td></tr>
<tr class="separator:ga82bfbef302b9bb16c5adb7451e231955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ace540b5a8cd409f018b5438c8b28a0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga7ace540b5a8cd409f018b5438c8b28a0">RFCORE_SFR_MTMOVF0</a>&#160;&#160;&#160;0x40088824</td></tr>
<tr class="memdesc:ga7ace540b5a8cd409f018b5438c8b28a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC Timer MUX overflow 0. <br /></td></tr>
<tr class="separator:ga7ace540b5a8cd409f018b5438c8b28a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RFCORE_SFR register offsets (RF)</div></td></tr>
<tr class="memitem:gabfa3bf635632eca7337a3d2551ca67d2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#gabfa3bf635632eca7337a3d2551ca67d2">RFCORE_SFR_RFDATA</a>&#160;&#160;&#160;0x40088828</td></tr>
<tr class="memdesc:gabfa3bf635632eca7337a3d2551ca67d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX/RX FIFO data. <br /></td></tr>
<tr class="separator:gabfa3bf635632eca7337a3d2551ca67d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d44e15cf123daf981d17c41b1674b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#gab9d44e15cf123daf981d17c41b1674b6">RFCORE_SFR_RFERRF</a>&#160;&#160;&#160;0x4008882C</td></tr>
<tr class="memdesc:gab9d44e15cf123daf981d17c41b1674b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF error interrupt flags. <br /></td></tr>
<tr class="separator:gab9d44e15cf123daf981d17c41b1674b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2a1b183bc37b5c94d888cb6183a66a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#gacb2a1b183bc37b5c94d888cb6183a66a">RFCORE_SFR_RFIRQF1</a>&#160;&#160;&#160;0x40088830</td></tr>
<tr class="memdesc:gacb2a1b183bc37b5c94d888cb6183a66a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF interrupt flags. <br /></td></tr>
<tr class="separator:gacb2a1b183bc37b5c94d888cb6183a66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad19560392ce1d533cf1d79a14b79edb8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#gad19560392ce1d533cf1d79a14b79edb8">RFCORE_SFR_RFIRQF0</a>&#160;&#160;&#160;0x40088834</td></tr>
<tr class="memdesc:gad19560392ce1d533cf1d79a14b79edb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF interrupt flags. <br /></td></tr>
<tr class="separator:gad19560392ce1d533cf1d79a14b79edb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40673ad35ff0b698efa9fd9d137dacd2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga40673ad35ff0b698efa9fd9d137dacd2">RFCORE_SFR_RFST</a>&#160;&#160;&#160;0x40088838</td></tr>
<tr class="memdesc:ga40673ad35ff0b698efa9fd9d137dacd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF CSMA-CA/strobe processor. <br /></td></tr>
<tr class="separator:ga40673ad35ff0b698efa9fd9d137dacd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RFCORE_SFR_MTCSPCFG register bit masks</div></td></tr>
<tr class="memitem:ga13dc2f74aa8fbd47daee4711b62cd78f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga13dc2f74aa8fbd47daee4711b62cd78f">RFCORE_SFR_MTCSPCFG_MACTIMER_EVENMT_CFG</a>&#160;&#160;&#160;0x00000070</td></tr>
<tr class="memdesc:ga13dc2f74aa8fbd47daee4711b62cd78f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MT_EVENT2 pulse event trigger. <br /></td></tr>
<tr class="separator:ga13dc2f74aa8fbd47daee4711b62cd78f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3117663812a061492160e14ec843336"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#gad3117663812a061492160e14ec843336">RFCORE_SFR_MTCSPCFG_MACTIMER_EVENT1_CFG</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="memdesc:gad3117663812a061492160e14ec843336"><td class="mdescLeft">&#160;</td><td class="mdescRight">MT_EVENT1 pulse event trigger. <br /></td></tr>
<tr class="separator:gad3117663812a061492160e14ec843336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RFCORE_SFR_MTCTRL register bit masks</div></td></tr>
<tr class="memitem:gaa3f9ff4fec5151b8e3414c93dc126104"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#gaa3f9ff4fec5151b8e3414c93dc126104">RFCORE_SFR_MTCTRL_LATCH_MODE</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gaa3f9ff4fec5151b8e3414c93dc126104"><td class="mdescLeft">&#160;</td><td class="mdescRight">OVF counter latch mode. <br /></td></tr>
<tr class="separator:gaa3f9ff4fec5151b8e3414c93dc126104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e7e0d8684f259516709caf5f02387a0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga1e7e0d8684f259516709caf5f02387a0">RFCORE_SFR_MTCTRL_STATE</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga1e7e0d8684f259516709caf5f02387a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">State of MAC Timer. <br /></td></tr>
<tr class="separator:ga1e7e0d8684f259516709caf5f02387a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4350e1dc1c1b3de4dddeb8a72914cecf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga4350e1dc1c1b3de4dddeb8a72914cecf">RFCORE_SFR_MTCTRL_SYNC</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga4350e1dc1c1b3de4dddeb8a72914cecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer start/stop timing. <br /></td></tr>
<tr class="separator:ga4350e1dc1c1b3de4dddeb8a72914cecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff4c6cc88db9ea0f4db33efaf30fd22"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga5ff4c6cc88db9ea0f4db33efaf30fd22">RFCORE_SFR_MTCTRL_RUN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga5ff4c6cc88db9ea0f4db33efaf30fd22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer start/stop. <br /></td></tr>
<tr class="separator:ga5ff4c6cc88db9ea0f4db33efaf30fd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RFCORE_SFR_MTIRQM register bit masks</div></td></tr>
<tr class="memitem:ga8076127a41076c9435443c04dd7063df"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga8076127a41076c9435443c04dd7063df">RFCORE_SFR_MTIRQM_MACTIMER_OVF_COMPARE2M</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga8076127a41076c9435443c04dd7063df"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_OVF_COMPARE2 mask. <br /></td></tr>
<tr class="separator:ga8076127a41076c9435443c04dd7063df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5124723220e5f45c9fa84ad97c58d84"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#gaa5124723220e5f45c9fa84ad97c58d84">RFCORE_SFR_MTIRQM_MACTIMER_OVF_COMPARE1M</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:gaa5124723220e5f45c9fa84ad97c58d84"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_OVF_COMPARE1 mask. <br /></td></tr>
<tr class="separator:gaa5124723220e5f45c9fa84ad97c58d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga567bdff3100639bf034c42a0ab17994b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga567bdff3100639bf034c42a0ab17994b">RFCORE_SFR_MTIRQM_MACTIMER_OVF_PERM</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga567bdff3100639bf034c42a0ab17994b"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_OVF_PER mask. <br /></td></tr>
<tr class="separator:ga567bdff3100639bf034c42a0ab17994b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9729c3aa6ecf1f83850939dbaeb9c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#gaeb9729c3aa6ecf1f83850939dbaeb9c1">RFCORE_SFR_MTIRQM_MACTIMER_COMPARE2M</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:gaeb9729c3aa6ecf1f83850939dbaeb9c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_COMPARE2 mask. <br /></td></tr>
<tr class="separator:gaeb9729c3aa6ecf1f83850939dbaeb9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc036cef2ab1d19120b305cbc15b49c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga6cc036cef2ab1d19120b305cbc15b49c">RFCORE_SFR_MTIRQM_MACTIMER_COMPARE1M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga6cc036cef2ab1d19120b305cbc15b49c"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_COMPARE1 mask. <br /></td></tr>
<tr class="separator:ga6cc036cef2ab1d19120b305cbc15b49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9193f65b623651536b3e0a9ec859ebff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga9193f65b623651536b3e0a9ec859ebff">RFCORE_SFR_MTIRQM_MACTIMER_PERM</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga9193f65b623651536b3e0a9ec859ebff"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_PER mask. <br /></td></tr>
<tr class="separator:ga9193f65b623651536b3e0a9ec859ebff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RFCORE_SFR_MTIRQF register bit masks</div></td></tr>
<tr class="memitem:ga21e0f384f8868dcada3e466f318db2e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga21e0f384f8868dcada3e466f318db2e0">RFCORE_SFR_MTIRQF_MACTIMER_OVF_COMPARE2F</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga21e0f384f8868dcada3e466f318db2e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_OVF_COMPARE2 flag. <br /></td></tr>
<tr class="separator:ga21e0f384f8868dcada3e466f318db2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e2bd988de507d221c0522afc5d78e92"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga7e2bd988de507d221c0522afc5d78e92">RFCORE_SFR_MTIRQF_MACTIMER_OVF_COMPARE1F</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga7e2bd988de507d221c0522afc5d78e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_OVF_COMPARE1 flag. <br /></td></tr>
<tr class="separator:ga7e2bd988de507d221c0522afc5d78e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabef4ec0083189e89ac65a3ef5f6aa5ca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#gabef4ec0083189e89ac65a3ef5f6aa5ca">RFCORE_SFR_MTIRQF_MACTIMER_OVF_PERF</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gabef4ec0083189e89ac65a3ef5f6aa5ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_OVF_PER flag. <br /></td></tr>
<tr class="separator:gabef4ec0083189e89ac65a3ef5f6aa5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03bc2ee38ee37be14231a523ead18445"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga03bc2ee38ee37be14231a523ead18445">RFCORE_SFR_MTIRQF_MACTIMER_COMPARE2F</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga03bc2ee38ee37be14231a523ead18445"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_COMPARE2 flag. <br /></td></tr>
<tr class="separator:ga03bc2ee38ee37be14231a523ead18445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be1f6eae16cb1d6959374f2a64c7b73"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga2be1f6eae16cb1d6959374f2a64c7b73">RFCORE_SFR_MTIRQF_MACTIMER_COMPARE1F</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga2be1f6eae16cb1d6959374f2a64c7b73"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_COMPARE1 flag. <br /></td></tr>
<tr class="separator:ga2be1f6eae16cb1d6959374f2a64c7b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a7fad94a6a829bf671ad203ee16b68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#gad6a7fad94a6a829bf671ad203ee16b68">RFCORE_SFR_MTIRQF_MACTIMER_PERF</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gad6a7fad94a6a829bf671ad203ee16b68"><td class="mdescLeft">&#160;</td><td class="mdescRight">MACTIMER_PER flag. <br /></td></tr>
<tr class="separator:gad6a7fad94a6a829bf671ad203ee16b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RFCORE_SFR_MTMSEL register bit masks</div></td></tr>
<tr class="memitem:ga76b2a8273826259d088fd7a6d7705745"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga76b2a8273826259d088fd7a6d7705745">RFCORE_SFR_MTMSEL_MTMOVFSEL</a>&#160;&#160;&#160;0x00000070</td></tr>
<tr class="memdesc:ga76b2a8273826259d088fd7a6d7705745"><td class="mdescLeft">&#160;</td><td class="mdescRight">MTMOVF register select. <br /></td></tr>
<tr class="separator:ga76b2a8273826259d088fd7a6d7705745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa57ff7428096be0131f0fc7948af75"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#gaeaa57ff7428096be0131f0fc7948af75">RFCORE_SFR_MTMSEL_MTMSEL</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="memdesc:gaeaa57ff7428096be0131f0fc7948af75"><td class="mdescLeft">&#160;</td><td class="mdescRight">MTM register select. <br /></td></tr>
<tr class="separator:gaeaa57ff7428096be0131f0fc7948af75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RFCORE_SFR_MTM[0:2] register bit masks</div></td></tr>
<tr class="memitem:ga33b22f575328ad3b63d66e0c793213d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga33b22f575328ad3b63d66e0c793213d5">RFCORE_SFR_MTM0_MTM0</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga33b22f575328ad3b63d66e0c793213d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register[7:0]. <br /></td></tr>
<tr class="separator:ga33b22f575328ad3b63d66e0c793213d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac10064e3e673da16378ff163b835ff34"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#gac10064e3e673da16378ff163b835ff34">RFCORE_SFR_MTM1_MTM1</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:gac10064e3e673da16378ff163b835ff34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register[15:8]. <br /></td></tr>
<tr class="separator:gac10064e3e673da16378ff163b835ff34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b58ce86dae3d405650b576c13adcb5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga07b58ce86dae3d405650b576c13adcb5">RFCORE_SFR_MTMOVF2_MTMOVF2</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga07b58ce86dae3d405650b576c13adcb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register[23:16]. <br /></td></tr>
<tr class="separator:ga07b58ce86dae3d405650b576c13adcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RFCORE_SFR_MTMOVF[1:0] register bit masks</div></td></tr>
<tr class="memitem:ga1cbceebf2ebf342cf14f6eaa7fc24ff4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga1cbceebf2ebf342cf14f6eaa7fc24ff4">RFCORE_SFR_MTMOVF1_MTMOVF1</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga1cbceebf2ebf342cf14f6eaa7fc24ff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register[15:8]. <br /></td></tr>
<tr class="separator:ga1cbceebf2ebf342cf14f6eaa7fc24ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c3ebb67909b74d7b659d422bb10d581"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga5c3ebb67909b74d7b659d422bb10d581">RFCORE_SFR_MTMOVF0_MTMOVF0</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga5c3ebb67909b74d7b659d422bb10d581"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register[7:0]. <br /></td></tr>
<tr class="separator:ga5c3ebb67909b74d7b659d422bb10d581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RFCORE_SFR_RFDATA register bit masks</div></td></tr>
<tr class="memitem:ga5215f6a59a242c19e38deb95eb12234e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga5215f6a59a242c19e38deb95eb12234e">RFCORE_SFR_RFDATA_RFD</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga5215f6a59a242c19e38deb95eb12234e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read/Write Data from RF FIFO. <br /></td></tr>
<tr class="separator:ga5215f6a59a242c19e38deb95eb12234e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RFCORE_SFR_RFERRF register bit masks</div></td></tr>
<tr class="memitem:ga3eff2940ea127bd8f0533cd04ecef851"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga3eff2940ea127bd8f0533cd04ecef851">RFCORE_SFR_RFERRF_STROBEERR</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga3eff2940ea127bd8f0533cd04ecef851"><td class="mdescLeft">&#160;</td><td class="mdescRight">Strobe error. <br /></td></tr>
<tr class="separator:ga3eff2940ea127bd8f0533cd04ecef851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887318906cb5470d4e2d25933d797e9d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga887318906cb5470d4e2d25933d797e9d">RFCORE_SFR_RFERRF_TXUNDERF</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga887318906cb5470d4e2d25933d797e9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO underflowed. <br /></td></tr>
<tr class="separator:ga887318906cb5470d4e2d25933d797e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984a97885c372e36a0a451a5b0d46345"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga984a97885c372e36a0a451a5b0d46345">RFCORE_SFR_RFERRF_TXOVERF</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga984a97885c372e36a0a451a5b0d46345"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO overflowed. <br /></td></tr>
<tr class="separator:ga984a97885c372e36a0a451a5b0d46345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f58ea0813da4141fb6562087e0324e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga0f58ea0813da4141fb6562087e0324e1">RFCORE_SFR_RFERRF_RXUNDERF</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga0f58ea0813da4141fb6562087e0324e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO underflowed. <br /></td></tr>
<tr class="separator:ga0f58ea0813da4141fb6562087e0324e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fffc0b32e95b86fff18f26b09761a39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga6fffc0b32e95b86fff18f26b09761a39">RFCORE_SFR_RFERRF_RXOVERF</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga6fffc0b32e95b86fff18f26b09761a39"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO overflowed. <br /></td></tr>
<tr class="separator:ga6fffc0b32e95b86fff18f26b09761a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e029087f25364bec9aa633d3a5712af"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga8e029087f25364bec9aa633d3a5712af">RFCORE_SFR_RFERRF_RXABO</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga8e029087f25364bec9aa633d3a5712af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame RX was aborted. <br /></td></tr>
<tr class="separator:ga8e029087f25364bec9aa633d3a5712af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f85898843f9b4aee72ae48eba7c36dd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga1f85898843f9b4aee72ae48eba7c36dd">RFCORE_SFR_RFERRF_NLOCK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga1f85898843f9b4aee72ae48eba7c36dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frequency synthesizer lock error. <br /></td></tr>
<tr class="separator:ga1f85898843f9b4aee72ae48eba7c36dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RFCORE_SFR_RFIRQF1 register bit masks</div></td></tr>
<tr class="memitem:ga3e939f295a2aa662f488137fd62a7bbe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga3e939f295a2aa662f488137fd62a7bbe">RFCORE_SFR_RFIRQF1_CSP_WAIT</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga3e939f295a2aa662f488137fd62a7bbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP Execution continued. <br /></td></tr>
<tr class="separator:ga3e939f295a2aa662f488137fd62a7bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf29cf2a78d267e63e80cff040d54bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga2cf29cf2a78d267e63e80cff040d54bd">RFCORE_SFR_RFIRQF1_CSP_STOP</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga2cf29cf2a78d267e63e80cff040d54bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP has stopped program. <br /></td></tr>
<tr class="separator:ga2cf29cf2a78d267e63e80cff040d54bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d48f60f380d71a6b726c3307d805168"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga3d48f60f380d71a6b726c3307d805168">RFCORE_SFR_RFIRQF1_CSP_MANINT</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga3d48f60f380d71a6b726c3307d805168"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSP Manual interrupt. <br /></td></tr>
<tr class="separator:ga3d48f60f380d71a6b726c3307d805168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82e271667bedd157f08c2e7a8800f12a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga82e271667bedd157f08c2e7a8800f12a">RFCORE_SFR_RFIRQF1_RFIDLE</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga82e271667bedd157f08c2e7a8800f12a"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDLE state entered. <br /></td></tr>
<tr class="separator:ga82e271667bedd157f08c2e7a8800f12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64737ef2e4b3711526d81b62e6eddaf8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga64737ef2e4b3711526d81b62e6eddaf8">RFCORE_SFR_RFIRQF1_TXDONE</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga64737ef2e4b3711526d81b62e6eddaf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Complete frame TX finished. <br /></td></tr>
<tr class="separator:ga64737ef2e4b3711526d81b62e6eddaf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga184bbb58f86dd5437ea7baf1a9bc0b87"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga184bbb58f86dd5437ea7baf1a9bc0b87">RFCORE_SFR_RFIRQF1_TXACKDONE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga184bbb58f86dd5437ea7baf1a9bc0b87"><td class="mdescLeft">&#160;</td><td class="mdescRight">ACK frame TX finished. <br /></td></tr>
<tr class="separator:ga184bbb58f86dd5437ea7baf1a9bc0b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RFCORE_SFR_RFIRQF0 register bit masks</div></td></tr>
<tr class="memitem:ga0d7e82cd81541dff7e218ded0f2ed3df"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga0d7e82cd81541dff7e218ded0f2ed3df">RFCORE_SFR_RFIRQF0_RXMASKZERO</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:ga0d7e82cd81541dff7e218ded0f2ed3df"><td class="mdescLeft">&#160;</td><td class="mdescRight">RXENABLE gone all-zero. <br /></td></tr>
<tr class="separator:ga0d7e82cd81541dff7e218ded0f2ed3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f754c0762d0b3dd79dfbcb052cbf56"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga01f754c0762d0b3dd79dfbcb052cbf56">RFCORE_SFR_RFIRQF0_RXPKTDONE</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga01f754c0762d0b3dd79dfbcb052cbf56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Complete frame RX. <br /></td></tr>
<tr class="separator:ga01f754c0762d0b3dd79dfbcb052cbf56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a355d85dea5c9f94821845cbdf7bfc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga97a355d85dea5c9f94821845cbdf7bfc">RFCORE_SFR_RFIRQF0_FRAME_ACCEPTED</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga97a355d85dea5c9f94821845cbdf7bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame has passed frame filter. <br /></td></tr>
<tr class="separator:ga97a355d85dea5c9f94821845cbdf7bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5450a2809dccfbf5ae60e959ef1213"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#gaae5450a2809dccfbf5ae60e959ef1213">RFCORE_SFR_RFIRQF0_SRC_MATCH_FOUND</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:gaae5450a2809dccfbf5ae60e959ef1213"><td class="mdescLeft">&#160;</td><td class="mdescRight">Source match is found. <br /></td></tr>
<tr class="separator:gaae5450a2809dccfbf5ae60e959ef1213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb72c7917bbb39eeb910d36207b24b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#gaccb72c7917bbb39eeb910d36207b24b4">RFCORE_SFR_RFIRQF0_SRC_MATCH_DONE</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gaccb72c7917bbb39eeb910d36207b24b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Source matching is complete. <br /></td></tr>
<tr class="separator:gaccb72c7917bbb39eeb910d36207b24b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8011ac0ea11e545a5ac5b192891bba5c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga8011ac0ea11e545a5ac5b192891bba5c">RFCORE_SFR_RFIRQF0_FIFOP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga8011ac0ea11e545a5ac5b192891bba5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO exceeded threshold. <br /></td></tr>
<tr class="separator:ga8011ac0ea11e545a5ac5b192891bba5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb41d261452f00870645fc64dc5d350f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#gabb41d261452f00870645fc64dc5d350f">RFCORE_SFR_RFIRQF0_SFD</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gabb41d261452f00870645fc64dc5d350f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SFD TX or RX. <br /></td></tr>
<tr class="separator:gabb41d261452f00870645fc64dc5d350f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ced76e41f2f7d7fe5a34a526a4028ed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga7ced76e41f2f7d7fe5a34a526a4028ed">RFCORE_SFR_RFIRQF0_ACT_UNUSED</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga7ced76e41f2f7d7fe5a34a526a4028ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. <br /></td></tr>
<tr class="separator:ga7ced76e41f2f7d7fe5a34a526a4028ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RFCORE_SFR_RFST register bit masks</div></td></tr>
<tr class="memitem:ga623f1f89cb0db6cbda89a564adbd6fa7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a02597.html#ga623f1f89cb0db6cbda89a564adbd6fa7">RFCORE_SFR_RFST_INSTR</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga623f1f89cb0db6cbda89a564adbd6fa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data written to this register. <br /></td></tr>
<tr class="separator:ga623f1f89cb0db6cbda89a564adbd6fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header with declarations of the RF Core SFR registers. </p>
<p>Includes declarations of MAC timer registers. </p>

<p class="definition">Definition in file <a class="el" href="a00497_source.html">rfcore-sfr.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Sep 29 2017 15:33:10 for ContikiNG by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
