
dac.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f68  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000208  080040f0  080040f0  000050f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080042f8  080042f8  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080042f8  080042f8  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080042f8  080042f8  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080042f8  080042f8  000052f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080042fc  080042fc  000052fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004300  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  2000000c  0800430c  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002e4  0800430c  000062e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a068  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c0b  00000000  00000000  000100a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ac0  00000000  00000000  00011cb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000082f  00000000  00000000  00012770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b8eb  00000000  00000000  00012f9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d81c  00000000  00000000  0002e88a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a2a9e  00000000  00000000  0003c0a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000deb44  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f78  00000000  00000000  000deb88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000e1b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080040d8 	.word	0x080040d8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080040d8 	.word	0x080040d8

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2uiz>:
 8000ac4:	004a      	lsls	r2, r1, #1
 8000ac6:	d211      	bcs.n	8000aec <__aeabi_d2uiz+0x28>
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d211      	bcs.n	8000af2 <__aeabi_d2uiz+0x2e>
 8000ace:	d50d      	bpl.n	8000aec <__aeabi_d2uiz+0x28>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d40e      	bmi.n	8000af8 <__aeabi_d2uiz+0x34>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d102      	bne.n	8000afe <__aeabi_d2uiz+0x3a>
 8000af8:	f04f 30ff 	mov.w	r0, #4294967295
 8000afc:	4770      	bx	lr
 8000afe:	f04f 0000 	mov.w	r0, #0
 8000b02:	4770      	bx	lr

08000b04 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b084      	sub	sp, #16
 8000b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000b0a:	1d3b      	adds	r3, r7, #4
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	601a      	str	r2, [r3, #0]
 8000b10:	605a      	str	r2, [r3, #4]
 8000b12:	609a      	str	r2, [r3, #8]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000b14:	4b0e      	ldr	r3, [pc, #56]	@ (8000b50 <MX_DAC_Init+0x4c>)
 8000b16:	4a0f      	ldr	r2, [pc, #60]	@ (8000b54 <MX_DAC_Init+0x50>)
 8000b18:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000b1a:	480d      	ldr	r0, [pc, #52]	@ (8000b50 <MX_DAC_Init+0x4c>)
 8000b1c:	f000 fbad 	bl	800127a <HAL_DAC_Init>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_DAC_Init+0x26>
  {
    Error_Handler();
 8000b26:	f000 f95d 	bl	8000de4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000b2a:	2324      	movs	r3, #36	@ 0x24
 8000b2c:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000b32:	1d3b      	adds	r3, r7, #4
 8000b34:	2200      	movs	r2, #0
 8000b36:	4619      	mov	r1, r3
 8000b38:	4805      	ldr	r0, [pc, #20]	@ (8000b50 <MX_DAC_Init+0x4c>)
 8000b3a:	f000 fc05 	bl	8001348 <HAL_DAC_ConfigChannel>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <MX_DAC_Init+0x44>
  {
    Error_Handler();
 8000b44:	f000 f94e 	bl	8000de4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000b48:	bf00      	nop
 8000b4a:	3710      	adds	r7, #16
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	20000028 	.word	0x20000028
 8000b54:	40007400 	.word	0x40007400

08000b58 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b08a      	sub	sp, #40	@ 0x28
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b60:	f107 0314 	add.w	r3, r7, #20
 8000b64:	2200      	movs	r2, #0
 8000b66:	601a      	str	r2, [r3, #0]
 8000b68:	605a      	str	r2, [r3, #4]
 8000b6a:	609a      	str	r2, [r3, #8]
 8000b6c:	60da      	str	r2, [r3, #12]
 8000b6e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a15      	ldr	r2, [pc, #84]	@ (8000bcc <HAL_DAC_MspInit+0x74>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d124      	bne.n	8000bc4 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000b7a:	4b15      	ldr	r3, [pc, #84]	@ (8000bd0 <HAL_DAC_MspInit+0x78>)
 8000b7c:	69db      	ldr	r3, [r3, #28]
 8000b7e:	4a14      	ldr	r2, [pc, #80]	@ (8000bd0 <HAL_DAC_MspInit+0x78>)
 8000b80:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000b84:	61d3      	str	r3, [r2, #28]
 8000b86:	4b12      	ldr	r3, [pc, #72]	@ (8000bd0 <HAL_DAC_MspInit+0x78>)
 8000b88:	69db      	ldr	r3, [r3, #28]
 8000b8a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000b8e:	613b      	str	r3, [r7, #16]
 8000b90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b92:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd0 <HAL_DAC_MspInit+0x78>)
 8000b94:	695b      	ldr	r3, [r3, #20]
 8000b96:	4a0e      	ldr	r2, [pc, #56]	@ (8000bd0 <HAL_DAC_MspInit+0x78>)
 8000b98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b9c:	6153      	str	r3, [r2, #20]
 8000b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd0 <HAL_DAC_MspInit+0x78>)
 8000ba0:	695b      	ldr	r3, [r3, #20]
 8000ba2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ba6:	60fb      	str	r3, [r7, #12]
 8000ba8:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000baa:	2310      	movs	r3, #16
 8000bac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bae:	2303      	movs	r3, #3
 8000bb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb6:	f107 0314 	add.w	r3, r7, #20
 8000bba:	4619      	mov	r1, r3
 8000bbc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bc0:	f000 fc10 	bl	80013e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8000bc4:	bf00      	nop
 8000bc6:	3728      	adds	r7, #40	@ 0x28
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	40007400 	.word	0x40007400
 8000bd0:	40021000 	.word	0x40021000

08000bd4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b085      	sub	sp, #20
 8000bd8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bda:	4b15      	ldr	r3, [pc, #84]	@ (8000c30 <MX_GPIO_Init+0x5c>)
 8000bdc:	695b      	ldr	r3, [r3, #20]
 8000bde:	4a14      	ldr	r2, [pc, #80]	@ (8000c30 <MX_GPIO_Init+0x5c>)
 8000be0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000be4:	6153      	str	r3, [r2, #20]
 8000be6:	4b12      	ldr	r3, [pc, #72]	@ (8000c30 <MX_GPIO_Init+0x5c>)
 8000be8:	695b      	ldr	r3, [r3, #20]
 8000bea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000bee:	60fb      	str	r3, [r7, #12]
 8000bf0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bf2:	4b0f      	ldr	r3, [pc, #60]	@ (8000c30 <MX_GPIO_Init+0x5c>)
 8000bf4:	695b      	ldr	r3, [r3, #20]
 8000bf6:	4a0e      	ldr	r2, [pc, #56]	@ (8000c30 <MX_GPIO_Init+0x5c>)
 8000bf8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000bfc:	6153      	str	r3, [r2, #20]
 8000bfe:	4b0c      	ldr	r3, [pc, #48]	@ (8000c30 <MX_GPIO_Init+0x5c>)
 8000c00:	695b      	ldr	r3, [r3, #20]
 8000c02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000c06:	60bb      	str	r3, [r7, #8]
 8000c08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c0a:	4b09      	ldr	r3, [pc, #36]	@ (8000c30 <MX_GPIO_Init+0x5c>)
 8000c0c:	695b      	ldr	r3, [r3, #20]
 8000c0e:	4a08      	ldr	r2, [pc, #32]	@ (8000c30 <MX_GPIO_Init+0x5c>)
 8000c10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c14:	6153      	str	r3, [r2, #20]
 8000c16:	4b06      	ldr	r3, [pc, #24]	@ (8000c30 <MX_GPIO_Init+0x5c>)
 8000c18:	695b      	ldr	r3, [r3, #20]
 8000c1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c1e:	607b      	str	r3, [r7, #4]
 8000c20:	687b      	ldr	r3, [r7, #4]

}
 8000c22:	bf00      	nop
 8000c24:	3714      	adds	r7, #20
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	40021000 	.word	0x40021000
 8000c34:	00000000 	.word	0x00000000

08000c38 <get_sineval>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void get_sineval()
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
	for(int i=0;i<100;i++)
 8000c3e:	2300      	movs	r3, #0
 8000c40:	607b      	str	r3, [r7, #4]
 8000c42:	e051      	b.n	8000ce8 <get_sineval+0xb0>
	{
		sin_Val[i] = (sin(i*2*PI/100) + 1)*(4096/2);
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	005b      	lsls	r3, r3, #1
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f7ff fc0f 	bl	800046c <__aeabi_i2d>
 8000c4e:	a331      	add	r3, pc, #196	@ (adr r3, 8000d14 <get_sineval+0xdc>)
 8000c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c54:	f7ff fc74 	bl	8000540 <__aeabi_dmul>
 8000c58:	4602      	mov	r2, r0
 8000c5a:	460b      	mov	r3, r1
 8000c5c:	4610      	mov	r0, r2
 8000c5e:	4619      	mov	r1, r3
 8000c60:	f04f 0200 	mov.w	r2, #0
 8000c64:	4b24      	ldr	r3, [pc, #144]	@ (8000cf8 <get_sineval+0xc0>)
 8000c66:	f7ff fd95 	bl	8000794 <__aeabi_ddiv>
 8000c6a:	4602      	mov	r2, r0
 8000c6c:	460b      	mov	r3, r1
 8000c6e:	ec43 2b17 	vmov	d7, r2, r3
 8000c72:	eeb0 0a47 	vmov.f32	s0, s14
 8000c76:	eef0 0a67 	vmov.f32	s1, s15
 8000c7a:	f002 fa09 	bl	8003090 <sin>
 8000c7e:	ec51 0b10 	vmov	r0, r1, d0
 8000c82:	f04f 0200 	mov.w	r2, #0
 8000c86:	4b1d      	ldr	r3, [pc, #116]	@ (8000cfc <get_sineval+0xc4>)
 8000c88:	f7ff faa4 	bl	80001d4 <__adddf3>
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	460b      	mov	r3, r1
 8000c90:	4610      	mov	r0, r2
 8000c92:	4619      	mov	r1, r3
 8000c94:	f04f 0200 	mov.w	r2, #0
 8000c98:	4b19      	ldr	r3, [pc, #100]	@ (8000d00 <get_sineval+0xc8>)
 8000c9a:	f7ff fc51 	bl	8000540 <__aeabi_dmul>
 8000c9e:	4602      	mov	r2, r0
 8000ca0:	460b      	mov	r3, r1
 8000ca2:	4610      	mov	r0, r2
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	f7ff ff0d 	bl	8000ac4 <__aeabi_d2uiz>
 8000caa:	4603      	mov	r3, r0
 8000cac:	b299      	uxth	r1, r3
 8000cae:	4a15      	ldr	r2, [pc, #84]	@ (8000d04 <get_sineval+0xcc>)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		voltage[i] = (sin_Val[i] * 3.3f) / 4095.0f;
 8000cb6:	4a13      	ldr	r2, [pc, #76]	@ (8000d04 <get_sineval+0xcc>)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000cbe:	ee07 3a90 	vmov	s15, r3
 8000cc2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000cc6:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8000d08 <get_sineval+0xd0>
 8000cca:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000cce:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8000d0c <get_sineval+0xd4>
 8000cd2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cd6:	4a0e      	ldr	r2, [pc, #56]	@ (8000d10 <get_sineval+0xd8>)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	009b      	lsls	r3, r3, #2
 8000cdc:	4413      	add	r3, r2
 8000cde:	edc3 7a00 	vstr	s15, [r3]
	for(int i=0;i<100;i++)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	607b      	str	r3, [r7, #4]
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	2b63      	cmp	r3, #99	@ 0x63
 8000cec:	ddaa      	ble.n	8000c44 <get_sineval+0xc>
	}
}
 8000cee:	bf00      	nop
 8000cf0:	bf00      	nop
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	40590000 	.word	0x40590000
 8000cfc:	3ff00000 	.word	0x3ff00000
 8000d00:	40a00000 	.word	0x40a00000
 8000d04:	2000003c 	.word	0x2000003c
 8000d08:	40533333 	.word	0x40533333
 8000d0c:	457ff000 	.word	0x457ff000
 8000d10:	20000104 	.word	0x20000104
 8000d14:	4d12d84a 	.word	0x4d12d84a
 8000d18:	400921fb 	.word	0x400921fb

08000d1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d20:	f000 f960 	bl	8000fe4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d24:	f000 f81a 	bl	8000d5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d28:	f7ff ff54 	bl	8000bd4 <MX_GPIO_Init>
  MX_DAC_Init();
 8000d2c:	f7ff feea 	bl	8000b04 <MX_DAC_Init>
  MX_TIM2_Init();
 8000d30:	f000 f8c4 	bl	8000ebc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  get_sineval();
 8000d34:	f7ff ff80 	bl	8000c38 <get_sineval>
  HAL_TIM_Base_Start(&htim2);
 8000d38:	4806      	ldr	r0, [pc, #24]	@ (8000d54 <main+0x38>)
 8000d3a:	f001 feed 	bl	8002b18 <HAL_TIM_Base_Start>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8000d3e:	2100      	movs	r1, #0
 8000d40:	4805      	ldr	r0, [pc, #20]	@ (8000d58 <main+0x3c>)
 8000d42:	f000 fabc 	bl	80012be <HAL_DAC_Start>
  HAL_DAC_GetValue(&hdac, DAC_CHANNEL_1);
 8000d46:	2100      	movs	r1, #0
 8000d48:	4803      	ldr	r0, [pc, #12]	@ (8000d58 <main+0x3c>)
 8000d4a:	f000 faef 	bl	800132c <HAL_DAC_GetValue>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d4e:	bf00      	nop
 8000d50:	e7fd      	b.n	8000d4e <main+0x32>
 8000d52:	bf00      	nop
 8000d54:	20000294 	.word	0x20000294
 8000d58:	20000028 	.word	0x20000028

08000d5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b090      	sub	sp, #64	@ 0x40
 8000d60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d62:	f107 0318 	add.w	r3, r7, #24
 8000d66:	2228      	movs	r2, #40	@ 0x28
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f002 f964 	bl	8003038 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d70:	1d3b      	adds	r3, r7, #4
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	605a      	str	r2, [r3, #4]
 8000d78:	609a      	str	r2, [r3, #8]
 8000d7a:	60da      	str	r2, [r3, #12]
 8000d7c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d82:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d86:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d90:	2302      	movs	r3, #2
 8000d92:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d94:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d98:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000d9a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000da0:	f107 0318 	add.w	r3, r7, #24
 8000da4:	4618      	mov	r0, r3
 8000da6:	f000 fc8f 	bl	80016c8 <HAL_RCC_OscConfig>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d001      	beq.n	8000db4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000db0:	f000 f818 	bl	8000de4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000db4:	230f      	movs	r3, #15
 8000db6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000db8:	2302      	movs	r3, #2
 8000dba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000dbc:	2380      	movs	r3, #128	@ 0x80
 8000dbe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000dc8:	1d3b      	adds	r3, r7, #4
 8000dca:	2101      	movs	r1, #1
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f001 fc89 	bl	80026e4 <HAL_RCC_ClockConfig>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000dd8:	f000 f804 	bl	8000de4 <Error_Handler>
  }
}
 8000ddc:	bf00      	nop
 8000dde:	3740      	adds	r7, #64	@ 0x40
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}

08000de4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000de8:	b672      	cpsid	i
}
 8000dea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dec:	bf00      	nop
 8000dee:	e7fd      	b.n	8000dec <Error_Handler+0x8>

08000df0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000df6:	4b0f      	ldr	r3, [pc, #60]	@ (8000e34 <HAL_MspInit+0x44>)
 8000df8:	699b      	ldr	r3, [r3, #24]
 8000dfa:	4a0e      	ldr	r2, [pc, #56]	@ (8000e34 <HAL_MspInit+0x44>)
 8000dfc:	f043 0301 	orr.w	r3, r3, #1
 8000e00:	6193      	str	r3, [r2, #24]
 8000e02:	4b0c      	ldr	r3, [pc, #48]	@ (8000e34 <HAL_MspInit+0x44>)
 8000e04:	699b      	ldr	r3, [r3, #24]
 8000e06:	f003 0301 	and.w	r3, r3, #1
 8000e0a:	607b      	str	r3, [r7, #4]
 8000e0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e0e:	4b09      	ldr	r3, [pc, #36]	@ (8000e34 <HAL_MspInit+0x44>)
 8000e10:	69db      	ldr	r3, [r3, #28]
 8000e12:	4a08      	ldr	r2, [pc, #32]	@ (8000e34 <HAL_MspInit+0x44>)
 8000e14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e18:	61d3      	str	r3, [r2, #28]
 8000e1a:	4b06      	ldr	r3, [pc, #24]	@ (8000e34 <HAL_MspInit+0x44>)
 8000e1c:	69db      	ldr	r3, [r3, #28]
 8000e1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e22:	603b      	str	r3, [r7, #0]
 8000e24:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000e26:	2007      	movs	r0, #7
 8000e28:	f000 f9f4 	bl	8001214 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e2c:	bf00      	nop
 8000e2e:	3708      	adds	r7, #8
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	40021000 	.word	0x40021000

08000e38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e3c:	bf00      	nop
 8000e3e:	e7fd      	b.n	8000e3c <NMI_Handler+0x4>

08000e40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e44:	bf00      	nop
 8000e46:	e7fd      	b.n	8000e44 <HardFault_Handler+0x4>

08000e48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e4c:	bf00      	nop
 8000e4e:	e7fd      	b.n	8000e4c <MemManage_Handler+0x4>

08000e50 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e54:	bf00      	nop
 8000e56:	e7fd      	b.n	8000e54 <BusFault_Handler+0x4>

08000e58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e5c:	bf00      	nop
 8000e5e:	e7fd      	b.n	8000e5c <UsageFault_Handler+0x4>

08000e60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e64:	bf00      	nop
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr

08000e6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e6e:	b480      	push	{r7}
 8000e70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e72:	bf00      	nop
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr

08000e7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e80:	bf00      	nop
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr

08000e8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e8a:	b580      	push	{r7, lr}
 8000e8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e8e:	f000 f8ef 	bl	8001070 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e92:	bf00      	nop
 8000e94:	bd80      	pop	{r7, pc}
	...

08000e98 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e9c:	4b06      	ldr	r3, [pc, #24]	@ (8000eb8 <SystemInit+0x20>)
 8000e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ea2:	4a05      	ldr	r2, [pc, #20]	@ (8000eb8 <SystemInit+0x20>)
 8000ea4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ea8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000eac:	bf00      	nop
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	e000ed00 	.word	0xe000ed00

08000ebc <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b088      	sub	sp, #32
 8000ec0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ec2:	f107 0310 	add.w	r3, r7, #16
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	601a      	str	r2, [r3, #0]
 8000eca:	605a      	str	r2, [r3, #4]
 8000ecc:	609a      	str	r2, [r3, #8]
 8000ece:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ed0:	1d3b      	adds	r3, r7, #4
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	601a      	str	r2, [r3, #0]
 8000ed6:	605a      	str	r2, [r3, #4]
 8000ed8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000eda:	4b1d      	ldr	r3, [pc, #116]	@ (8000f50 <MX_TIM2_Init+0x94>)
 8000edc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ee0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 36-1;
 8000ee2:	4b1b      	ldr	r3, [pc, #108]	@ (8000f50 <MX_TIM2_Init+0x94>)
 8000ee4:	2223      	movs	r2, #35	@ 0x23
 8000ee6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ee8:	4b19      	ldr	r3, [pc, #100]	@ (8000f50 <MX_TIM2_Init+0x94>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8000eee:	4b18      	ldr	r3, [pc, #96]	@ (8000f50 <MX_TIM2_Init+0x94>)
 8000ef0:	2263      	movs	r2, #99	@ 0x63
 8000ef2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ef4:	4b16      	ldr	r3, [pc, #88]	@ (8000f50 <MX_TIM2_Init+0x94>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000efa:	4b15      	ldr	r3, [pc, #84]	@ (8000f50 <MX_TIM2_Init+0x94>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f00:	4813      	ldr	r0, [pc, #76]	@ (8000f50 <MX_TIM2_Init+0x94>)
 8000f02:	f001 fdb1 	bl	8002a68 <HAL_TIM_Base_Init>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d001      	beq.n	8000f10 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000f0c:	f7ff ff6a 	bl	8000de4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f14:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f16:	f107 0310 	add.w	r3, r7, #16
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	480c      	ldr	r0, [pc, #48]	@ (8000f50 <MX_TIM2_Init+0x94>)
 8000f1e:	f001 fe47 	bl	8002bb0 <HAL_TIM_ConfigClockSource>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d001      	beq.n	8000f2c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000f28:	f7ff ff5c 	bl	8000de4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000f2c:	2320      	movs	r3, #32
 8000f2e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f30:	2300      	movs	r3, #0
 8000f32:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f34:	1d3b      	adds	r3, r7, #4
 8000f36:	4619      	mov	r1, r3
 8000f38:	4805      	ldr	r0, [pc, #20]	@ (8000f50 <MX_TIM2_Init+0x94>)
 8000f3a:	f002 f817 	bl	8002f6c <HAL_TIMEx_MasterConfigSynchronization>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000f44:	f7ff ff4e 	bl	8000de4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f48:	bf00      	nop
 8000f4a:	3720      	adds	r7, #32
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	20000294 	.word	0x20000294

08000f54 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b085      	sub	sp, #20
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000f64:	d10b      	bne.n	8000f7e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f66:	4b09      	ldr	r3, [pc, #36]	@ (8000f8c <HAL_TIM_Base_MspInit+0x38>)
 8000f68:	69db      	ldr	r3, [r3, #28]
 8000f6a:	4a08      	ldr	r2, [pc, #32]	@ (8000f8c <HAL_TIM_Base_MspInit+0x38>)
 8000f6c:	f043 0301 	orr.w	r3, r3, #1
 8000f70:	61d3      	str	r3, [r2, #28]
 8000f72:	4b06      	ldr	r3, [pc, #24]	@ (8000f8c <HAL_TIM_Base_MspInit+0x38>)
 8000f74:	69db      	ldr	r3, [r3, #28]
 8000f76:	f003 0301 	and.w	r3, r3, #1
 8000f7a:	60fb      	str	r3, [r7, #12]
 8000f7c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000f7e:	bf00      	nop
 8000f80:	3714      	adds	r7, #20
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	40021000 	.word	0x40021000

08000f90 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f90:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000fc8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f94:	f7ff ff80 	bl	8000e98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f98:	480c      	ldr	r0, [pc, #48]	@ (8000fcc <LoopForever+0x6>)
  ldr r1, =_edata
 8000f9a:	490d      	ldr	r1, [pc, #52]	@ (8000fd0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f9c:	4a0d      	ldr	r2, [pc, #52]	@ (8000fd4 <LoopForever+0xe>)
  movs r3, #0
 8000f9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fa0:	e002      	b.n	8000fa8 <LoopCopyDataInit>

08000fa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fa6:	3304      	adds	r3, #4

08000fa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000faa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fac:	d3f9      	bcc.n	8000fa2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fae:	4a0a      	ldr	r2, [pc, #40]	@ (8000fd8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000fb0:	4c0a      	ldr	r4, [pc, #40]	@ (8000fdc <LoopForever+0x16>)
  movs r3, #0
 8000fb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fb4:	e001      	b.n	8000fba <LoopFillZerobss>

08000fb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fb8:	3204      	adds	r2, #4

08000fba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fbc:	d3fb      	bcc.n	8000fb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fbe:	f002 f843 	bl	8003048 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000fc2:	f7ff feab 	bl	8000d1c <main>

08000fc6 <LoopForever>:

LoopForever:
    b LoopForever
 8000fc6:	e7fe      	b.n	8000fc6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000fc8:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000fcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fd0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000fd4:	08004300 	.word	0x08004300
  ldr r2, =_sbss
 8000fd8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000fdc:	200002e4 	.word	0x200002e4

08000fe0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fe0:	e7fe      	b.n	8000fe0 <ADC1_IRQHandler>
	...

08000fe4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fe8:	4b08      	ldr	r3, [pc, #32]	@ (800100c <HAL_Init+0x28>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a07      	ldr	r2, [pc, #28]	@ (800100c <HAL_Init+0x28>)
 8000fee:	f043 0310 	orr.w	r3, r3, #16
 8000ff2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ff4:	2003      	movs	r0, #3
 8000ff6:	f000 f90d 	bl	8001214 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ffa:	2000      	movs	r0, #0
 8000ffc:	f000 f808 	bl	8001010 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001000:	f7ff fef6 	bl	8000df0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001004:	2300      	movs	r3, #0
}
 8001006:	4618      	mov	r0, r3
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40022000 	.word	0x40022000

08001010 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001018:	4b12      	ldr	r3, [pc, #72]	@ (8001064 <HAL_InitTick+0x54>)
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	4b12      	ldr	r3, [pc, #72]	@ (8001068 <HAL_InitTick+0x58>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	4619      	mov	r1, r3
 8001022:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001026:	fbb3 f3f1 	udiv	r3, r3, r1
 800102a:	fbb2 f3f3 	udiv	r3, r2, r3
 800102e:	4618      	mov	r0, r3
 8001030:	f000 f917 	bl	8001262 <HAL_SYSTICK_Config>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800103a:	2301      	movs	r3, #1
 800103c:	e00e      	b.n	800105c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2b0f      	cmp	r3, #15
 8001042:	d80a      	bhi.n	800105a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001044:	2200      	movs	r2, #0
 8001046:	6879      	ldr	r1, [r7, #4]
 8001048:	f04f 30ff 	mov.w	r0, #4294967295
 800104c:	f000 f8ed 	bl	800122a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001050:	4a06      	ldr	r2, [pc, #24]	@ (800106c <HAL_InitTick+0x5c>)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001056:	2300      	movs	r3, #0
 8001058:	e000      	b.n	800105c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800105a:	2301      	movs	r3, #1
}
 800105c:	4618      	mov	r0, r3
 800105e:	3708      	adds	r7, #8
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	20000000 	.word	0x20000000
 8001068:	20000008 	.word	0x20000008
 800106c:	20000004 	.word	0x20000004

08001070 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001074:	4b06      	ldr	r3, [pc, #24]	@ (8001090 <HAL_IncTick+0x20>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	461a      	mov	r2, r3
 800107a:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <HAL_IncTick+0x24>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4413      	add	r3, r2
 8001080:	4a04      	ldr	r2, [pc, #16]	@ (8001094 <HAL_IncTick+0x24>)
 8001082:	6013      	str	r3, [r2, #0]
}
 8001084:	bf00      	nop
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	20000008 	.word	0x20000008
 8001094:	200002e0 	.word	0x200002e0

08001098 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  return uwTick;  
 800109c:	4b03      	ldr	r3, [pc, #12]	@ (80010ac <HAL_GetTick+0x14>)
 800109e:	681b      	ldr	r3, [r3, #0]
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	200002e0 	.word	0x200002e0

080010b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b085      	sub	sp, #20
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	f003 0307 	and.w	r3, r3, #7
 80010be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010c0:	4b0c      	ldr	r3, [pc, #48]	@ (80010f4 <__NVIC_SetPriorityGrouping+0x44>)
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010c6:	68ba      	ldr	r2, [r7, #8]
 80010c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010cc:	4013      	ands	r3, r2
 80010ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010e2:	4a04      	ldr	r2, [pc, #16]	@ (80010f4 <__NVIC_SetPriorityGrouping+0x44>)
 80010e4:	68bb      	ldr	r3, [r7, #8]
 80010e6:	60d3      	str	r3, [r2, #12]
}
 80010e8:	bf00      	nop
 80010ea:	3714      	adds	r7, #20
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr
 80010f4:	e000ed00 	.word	0xe000ed00

080010f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010fc:	4b04      	ldr	r3, [pc, #16]	@ (8001110 <__NVIC_GetPriorityGrouping+0x18>)
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	0a1b      	lsrs	r3, r3, #8
 8001102:	f003 0307 	and.w	r3, r3, #7
}
 8001106:	4618      	mov	r0, r3
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr
 8001110:	e000ed00 	.word	0xe000ed00

08001114 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	4603      	mov	r3, r0
 800111c:	6039      	str	r1, [r7, #0]
 800111e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001120:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001124:	2b00      	cmp	r3, #0
 8001126:	db0a      	blt.n	800113e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	b2da      	uxtb	r2, r3
 800112c:	490c      	ldr	r1, [pc, #48]	@ (8001160 <__NVIC_SetPriority+0x4c>)
 800112e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001132:	0112      	lsls	r2, r2, #4
 8001134:	b2d2      	uxtb	r2, r2
 8001136:	440b      	add	r3, r1
 8001138:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800113c:	e00a      	b.n	8001154 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	b2da      	uxtb	r2, r3
 8001142:	4908      	ldr	r1, [pc, #32]	@ (8001164 <__NVIC_SetPriority+0x50>)
 8001144:	79fb      	ldrb	r3, [r7, #7]
 8001146:	f003 030f 	and.w	r3, r3, #15
 800114a:	3b04      	subs	r3, #4
 800114c:	0112      	lsls	r2, r2, #4
 800114e:	b2d2      	uxtb	r2, r2
 8001150:	440b      	add	r3, r1
 8001152:	761a      	strb	r2, [r3, #24]
}
 8001154:	bf00      	nop
 8001156:	370c      	adds	r7, #12
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr
 8001160:	e000e100 	.word	0xe000e100
 8001164:	e000ed00 	.word	0xe000ed00

08001168 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001168:	b480      	push	{r7}
 800116a:	b089      	sub	sp, #36	@ 0x24
 800116c:	af00      	add	r7, sp, #0
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	60b9      	str	r1, [r7, #8]
 8001172:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	f003 0307 	and.w	r3, r3, #7
 800117a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800117c:	69fb      	ldr	r3, [r7, #28]
 800117e:	f1c3 0307 	rsb	r3, r3, #7
 8001182:	2b04      	cmp	r3, #4
 8001184:	bf28      	it	cs
 8001186:	2304      	movcs	r3, #4
 8001188:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	3304      	adds	r3, #4
 800118e:	2b06      	cmp	r3, #6
 8001190:	d902      	bls.n	8001198 <NVIC_EncodePriority+0x30>
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	3b03      	subs	r3, #3
 8001196:	e000      	b.n	800119a <NVIC_EncodePriority+0x32>
 8001198:	2300      	movs	r3, #0
 800119a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800119c:	f04f 32ff 	mov.w	r2, #4294967295
 80011a0:	69bb      	ldr	r3, [r7, #24]
 80011a2:	fa02 f303 	lsl.w	r3, r2, r3
 80011a6:	43da      	mvns	r2, r3
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	401a      	ands	r2, r3
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011b0:	f04f 31ff 	mov.w	r1, #4294967295
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	fa01 f303 	lsl.w	r3, r1, r3
 80011ba:	43d9      	mvns	r1, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011c0:	4313      	orrs	r3, r2
         );
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3724      	adds	r7, #36	@ 0x24
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
	...

080011d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	3b01      	subs	r3, #1
 80011dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80011e0:	d301      	bcc.n	80011e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011e2:	2301      	movs	r3, #1
 80011e4:	e00f      	b.n	8001206 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001210 <SysTick_Config+0x40>)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	3b01      	subs	r3, #1
 80011ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011ee:	210f      	movs	r1, #15
 80011f0:	f04f 30ff 	mov.w	r0, #4294967295
 80011f4:	f7ff ff8e 	bl	8001114 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011f8:	4b05      	ldr	r3, [pc, #20]	@ (8001210 <SysTick_Config+0x40>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011fe:	4b04      	ldr	r3, [pc, #16]	@ (8001210 <SysTick_Config+0x40>)
 8001200:	2207      	movs	r2, #7
 8001202:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001204:	2300      	movs	r3, #0
}
 8001206:	4618      	mov	r0, r3
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	e000e010 	.word	0xe000e010

08001214 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800121c:	6878      	ldr	r0, [r7, #4]
 800121e:	f7ff ff47 	bl	80010b0 <__NVIC_SetPriorityGrouping>
}
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800122a:	b580      	push	{r7, lr}
 800122c:	b086      	sub	sp, #24
 800122e:	af00      	add	r7, sp, #0
 8001230:	4603      	mov	r3, r0
 8001232:	60b9      	str	r1, [r7, #8]
 8001234:	607a      	str	r2, [r7, #4]
 8001236:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001238:	2300      	movs	r3, #0
 800123a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800123c:	f7ff ff5c 	bl	80010f8 <__NVIC_GetPriorityGrouping>
 8001240:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001242:	687a      	ldr	r2, [r7, #4]
 8001244:	68b9      	ldr	r1, [r7, #8]
 8001246:	6978      	ldr	r0, [r7, #20]
 8001248:	f7ff ff8e 	bl	8001168 <NVIC_EncodePriority>
 800124c:	4602      	mov	r2, r0
 800124e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001252:	4611      	mov	r1, r2
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff ff5d 	bl	8001114 <__NVIC_SetPriority>
}
 800125a:	bf00      	nop
 800125c:	3718      	adds	r7, #24
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001262:	b580      	push	{r7, lr}
 8001264:	b082      	sub	sp, #8
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f7ff ffb0 	bl	80011d0 <SysTick_Config>
 8001270:	4603      	mov	r3, r0
}
 8001272:	4618      	mov	r0, r3
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}

0800127a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 800127a:	b580      	push	{r7, lr}
 800127c:	b082      	sub	sp, #8
 800127e:	af00      	add	r7, sp, #0
 8001280:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d101      	bne.n	800128c <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8001288:	2301      	movs	r3, #1
 800128a:	e014      	b.n	80012b6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	791b      	ldrb	r3, [r3, #4]
 8001290:	b2db      	uxtb	r3, r3
 8001292:	2b00      	cmp	r3, #0
 8001294:	d105      	bne.n	80012a2 <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2200      	movs	r2, #0
 800129a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f7ff fc5b 	bl	8000b58 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	2202      	movs	r2, #2
 80012a6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2200      	movs	r2, #0
 80012ac:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2201      	movs	r2, #1
 80012b2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80012b4:	2300      	movs	r3, #0
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3708      	adds	r7, #8
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}

080012be <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC1 Channel1 selected
  * @retval HAL status 
  */

HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 80012be:	b480      	push	{r7}
 80012c0:	b083      	sub	sp, #12
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	6078      	str	r0, [r7, #4]
 80012c6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	795b      	ldrb	r3, [r3, #5]
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d101      	bne.n	80012d4 <HAL_DAC_Start+0x16>
 80012d0:	2302      	movs	r3, #2
 80012d2:	e025      	b.n	8001320 <HAL_DAC_Start+0x62>
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2201      	movs	r2, #1
 80012d8:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2202      	movs	r2, #2
 80012de:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	6819      	ldr	r1, [r3, #0]
 80012e6:	2201      	movs	r2, #1
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	409a      	lsls	r2, r3
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	430a      	orrs	r2, r1
 80012f2:	601a      	str	r2, [r3, #0]
  
  /* Check if software trigger enabled */
  if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 80012fe:	2b3c      	cmp	r3, #60	@ 0x3c
 8001300:	d107      	bne.n	8001312 <HAL_DAC_Start+0x54>
  {
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	685a      	ldr	r2, [r3, #4]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f042 0201 	orr.w	r2, r2, #1
 8001310:	605a      	str	r2, [r3, #4]
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2201      	movs	r2, #1
 8001316:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2200      	movs	r2, #0
 800131c:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 800131e:	2300      	movs	r3, #0
}
 8001320:	4618      	mov	r0, r3
 8001322:	370c      	adds	r7, #12
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr

0800132c <HAL_DAC_GetValue>:
  *          This parameter can be one of the following values:
  *            @arg DAC_CHANNEL_1: DAC1 Channel1 selected
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Returns the DAC channel data output register value */
  return hdac->Instance->DOR1;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
}
 800133c:	4618      	mov	r0, r3
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr

08001348 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8001348:	b480      	push	{r7}
 800134a:	b087      	sub	sp, #28
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	60b9      	str	r1, [r7, #8]
 8001352:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8001354:	2300      	movs	r3, #0
 8001356:	617b      	str	r3, [r7, #20]
 8001358:	2300      	movs	r3, #0
 800135a:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	795b      	ldrb	r3, [r3, #5]
 8001360:	2b01      	cmp	r3, #1
 8001362:	d101      	bne.n	8001368 <HAL_DAC_ConfigChannel+0x20>
 8001364:	2302      	movs	r3, #2
 8001366:	e036      	b.n	80013d6 <HAL_DAC_ConfigChannel+0x8e>
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	2201      	movs	r2, #1
 800136c:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	2202      	movs	r2, #2
 8001372:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 800137c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	fa02 f303 	lsl.w	r3, r2, r3
 8001386:	43db      	mvns	r3, r3
 8001388:	697a      	ldr	r2, [r7, #20]
 800138a:	4013      	ands	r3, r2
 800138c:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	68bb      	ldr	r3, [r7, #8]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	4313      	orrs	r3, r2
 8001398:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 800139a:	693a      	ldr	r2, [r7, #16]
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	fa02 f303 	lsl.w	r3, r2, r3
 80013a2:	697a      	ldr	r2, [r7, #20]
 80013a4:	4313      	orrs	r3, r2
 80013a6:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	697a      	ldr	r2, [r7, #20]
 80013ae:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	6819      	ldr	r1, [r3, #0]
 80013b6:	22c0      	movs	r2, #192	@ 0xc0
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	fa02 f303 	lsl.w	r3, r2, r3
 80013be:	43da      	mvns	r2, r3
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	400a      	ands	r2, r1
 80013c6:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	2201      	movs	r2, #1
 80013cc:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	2200      	movs	r2, #0
 80013d2:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80013d4:	2300      	movs	r3, #0
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	371c      	adds	r7, #28
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
	...

080013e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b087      	sub	sp, #28
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013ee:	2300      	movs	r3, #0
 80013f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013f2:	e14e      	b.n	8001692 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	2101      	movs	r1, #1
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001400:	4013      	ands	r3, r2
 8001402:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	2b00      	cmp	r3, #0
 8001408:	f000 8140 	beq.w	800168c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f003 0303 	and.w	r3, r3, #3
 8001414:	2b01      	cmp	r3, #1
 8001416:	d005      	beq.n	8001424 <HAL_GPIO_Init+0x40>
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f003 0303 	and.w	r3, r3, #3
 8001420:	2b02      	cmp	r3, #2
 8001422:	d130      	bne.n	8001486 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	005b      	lsls	r3, r3, #1
 800142e:	2203      	movs	r2, #3
 8001430:	fa02 f303 	lsl.w	r3, r2, r3
 8001434:	43db      	mvns	r3, r3
 8001436:	693a      	ldr	r2, [r7, #16]
 8001438:	4013      	ands	r3, r2
 800143a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	68da      	ldr	r2, [r3, #12]
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	005b      	lsls	r3, r3, #1
 8001444:	fa02 f303 	lsl.w	r3, r2, r3
 8001448:	693a      	ldr	r2, [r7, #16]
 800144a:	4313      	orrs	r3, r2
 800144c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	693a      	ldr	r2, [r7, #16]
 8001452:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800145a:	2201      	movs	r2, #1
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	fa02 f303 	lsl.w	r3, r2, r3
 8001462:	43db      	mvns	r3, r3
 8001464:	693a      	ldr	r2, [r7, #16]
 8001466:	4013      	ands	r3, r2
 8001468:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	091b      	lsrs	r3, r3, #4
 8001470:	f003 0201 	and.w	r2, r3, #1
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	fa02 f303 	lsl.w	r3, r2, r3
 800147a:	693a      	ldr	r2, [r7, #16]
 800147c:	4313      	orrs	r3, r2
 800147e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	693a      	ldr	r2, [r7, #16]
 8001484:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	f003 0303 	and.w	r3, r3, #3
 800148e:	2b03      	cmp	r3, #3
 8001490:	d017      	beq.n	80014c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	68db      	ldr	r3, [r3, #12]
 8001496:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	005b      	lsls	r3, r3, #1
 800149c:	2203      	movs	r2, #3
 800149e:	fa02 f303 	lsl.w	r3, r2, r3
 80014a2:	43db      	mvns	r3, r3
 80014a4:	693a      	ldr	r2, [r7, #16]
 80014a6:	4013      	ands	r3, r2
 80014a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	689a      	ldr	r2, [r3, #8]
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	005b      	lsls	r3, r3, #1
 80014b2:	fa02 f303 	lsl.w	r3, r2, r3
 80014b6:	693a      	ldr	r2, [r7, #16]
 80014b8:	4313      	orrs	r3, r2
 80014ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	f003 0303 	and.w	r3, r3, #3
 80014ca:	2b02      	cmp	r3, #2
 80014cc:	d123      	bne.n	8001516 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	08da      	lsrs	r2, r3, #3
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	3208      	adds	r2, #8
 80014d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	f003 0307 	and.w	r3, r3, #7
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	220f      	movs	r2, #15
 80014e6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ea:	43db      	mvns	r3, r3
 80014ec:	693a      	ldr	r2, [r7, #16]
 80014ee:	4013      	ands	r3, r2
 80014f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	691a      	ldr	r2, [r3, #16]
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	f003 0307 	and.w	r3, r3, #7
 80014fc:	009b      	lsls	r3, r3, #2
 80014fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001502:	693a      	ldr	r2, [r7, #16]
 8001504:	4313      	orrs	r3, r2
 8001506:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	08da      	lsrs	r2, r3, #3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	3208      	adds	r2, #8
 8001510:	6939      	ldr	r1, [r7, #16]
 8001512:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	005b      	lsls	r3, r3, #1
 8001520:	2203      	movs	r2, #3
 8001522:	fa02 f303 	lsl.w	r3, r2, r3
 8001526:	43db      	mvns	r3, r3
 8001528:	693a      	ldr	r2, [r7, #16]
 800152a:	4013      	ands	r3, r2
 800152c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	f003 0203 	and.w	r2, r3, #3
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	fa02 f303 	lsl.w	r3, r2, r3
 800153e:	693a      	ldr	r2, [r7, #16]
 8001540:	4313      	orrs	r3, r2
 8001542:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	693a      	ldr	r2, [r7, #16]
 8001548:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001552:	2b00      	cmp	r3, #0
 8001554:	f000 809a 	beq.w	800168c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001558:	4b55      	ldr	r3, [pc, #340]	@ (80016b0 <HAL_GPIO_Init+0x2cc>)
 800155a:	699b      	ldr	r3, [r3, #24]
 800155c:	4a54      	ldr	r2, [pc, #336]	@ (80016b0 <HAL_GPIO_Init+0x2cc>)
 800155e:	f043 0301 	orr.w	r3, r3, #1
 8001562:	6193      	str	r3, [r2, #24]
 8001564:	4b52      	ldr	r3, [pc, #328]	@ (80016b0 <HAL_GPIO_Init+0x2cc>)
 8001566:	699b      	ldr	r3, [r3, #24]
 8001568:	f003 0301 	and.w	r3, r3, #1
 800156c:	60bb      	str	r3, [r7, #8]
 800156e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001570:	4a50      	ldr	r2, [pc, #320]	@ (80016b4 <HAL_GPIO_Init+0x2d0>)
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	089b      	lsrs	r3, r3, #2
 8001576:	3302      	adds	r3, #2
 8001578:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800157c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	f003 0303 	and.w	r3, r3, #3
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	220f      	movs	r2, #15
 8001588:	fa02 f303 	lsl.w	r3, r2, r3
 800158c:	43db      	mvns	r3, r3
 800158e:	693a      	ldr	r2, [r7, #16]
 8001590:	4013      	ands	r3, r2
 8001592:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800159a:	d013      	beq.n	80015c4 <HAL_GPIO_Init+0x1e0>
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	4a46      	ldr	r2, [pc, #280]	@ (80016b8 <HAL_GPIO_Init+0x2d4>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d00d      	beq.n	80015c0 <HAL_GPIO_Init+0x1dc>
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	4a45      	ldr	r2, [pc, #276]	@ (80016bc <HAL_GPIO_Init+0x2d8>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d007      	beq.n	80015bc <HAL_GPIO_Init+0x1d8>
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	4a44      	ldr	r2, [pc, #272]	@ (80016c0 <HAL_GPIO_Init+0x2dc>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d101      	bne.n	80015b8 <HAL_GPIO_Init+0x1d4>
 80015b4:	2303      	movs	r3, #3
 80015b6:	e006      	b.n	80015c6 <HAL_GPIO_Init+0x1e2>
 80015b8:	2305      	movs	r3, #5
 80015ba:	e004      	b.n	80015c6 <HAL_GPIO_Init+0x1e2>
 80015bc:	2302      	movs	r3, #2
 80015be:	e002      	b.n	80015c6 <HAL_GPIO_Init+0x1e2>
 80015c0:	2301      	movs	r3, #1
 80015c2:	e000      	b.n	80015c6 <HAL_GPIO_Init+0x1e2>
 80015c4:	2300      	movs	r3, #0
 80015c6:	697a      	ldr	r2, [r7, #20]
 80015c8:	f002 0203 	and.w	r2, r2, #3
 80015cc:	0092      	lsls	r2, r2, #2
 80015ce:	4093      	lsls	r3, r2
 80015d0:	693a      	ldr	r2, [r7, #16]
 80015d2:	4313      	orrs	r3, r2
 80015d4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80015d6:	4937      	ldr	r1, [pc, #220]	@ (80016b4 <HAL_GPIO_Init+0x2d0>)
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	089b      	lsrs	r3, r3, #2
 80015dc:	3302      	adds	r3, #2
 80015de:	693a      	ldr	r2, [r7, #16]
 80015e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80015e4:	4b37      	ldr	r3, [pc, #220]	@ (80016c4 <HAL_GPIO_Init+0x2e0>)
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	43db      	mvns	r3, r3
 80015ee:	693a      	ldr	r2, [r7, #16]
 80015f0:	4013      	ands	r3, r2
 80015f2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d003      	beq.n	8001608 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001600:	693a      	ldr	r2, [r7, #16]
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	4313      	orrs	r3, r2
 8001606:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001608:	4a2e      	ldr	r2, [pc, #184]	@ (80016c4 <HAL_GPIO_Init+0x2e0>)
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800160e:	4b2d      	ldr	r3, [pc, #180]	@ (80016c4 <HAL_GPIO_Init+0x2e0>)
 8001610:	68db      	ldr	r3, [r3, #12]
 8001612:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	43db      	mvns	r3, r3
 8001618:	693a      	ldr	r2, [r7, #16]
 800161a:	4013      	ands	r3, r2
 800161c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001626:	2b00      	cmp	r3, #0
 8001628:	d003      	beq.n	8001632 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800162a:	693a      	ldr	r2, [r7, #16]
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	4313      	orrs	r3, r2
 8001630:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001632:	4a24      	ldr	r2, [pc, #144]	@ (80016c4 <HAL_GPIO_Init+0x2e0>)
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001638:	4b22      	ldr	r3, [pc, #136]	@ (80016c4 <HAL_GPIO_Init+0x2e0>)
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	43db      	mvns	r3, r3
 8001642:	693a      	ldr	r2, [r7, #16]
 8001644:	4013      	ands	r3, r2
 8001646:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001650:	2b00      	cmp	r3, #0
 8001652:	d003      	beq.n	800165c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001654:	693a      	ldr	r2, [r7, #16]
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	4313      	orrs	r3, r2
 800165a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800165c:	4a19      	ldr	r2, [pc, #100]	@ (80016c4 <HAL_GPIO_Init+0x2e0>)
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001662:	4b18      	ldr	r3, [pc, #96]	@ (80016c4 <HAL_GPIO_Init+0x2e0>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	43db      	mvns	r3, r3
 800166c:	693a      	ldr	r2, [r7, #16]
 800166e:	4013      	ands	r3, r2
 8001670:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d003      	beq.n	8001686 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800167e:	693a      	ldr	r2, [r7, #16]
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	4313      	orrs	r3, r2
 8001684:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001686:	4a0f      	ldr	r2, [pc, #60]	@ (80016c4 <HAL_GPIO_Init+0x2e0>)
 8001688:	693b      	ldr	r3, [r7, #16]
 800168a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	3301      	adds	r3, #1
 8001690:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	fa22 f303 	lsr.w	r3, r2, r3
 800169c:	2b00      	cmp	r3, #0
 800169e:	f47f aea9 	bne.w	80013f4 <HAL_GPIO_Init+0x10>
  }
}
 80016a2:	bf00      	nop
 80016a4:	bf00      	nop
 80016a6:	371c      	adds	r7, #28
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr
 80016b0:	40021000 	.word	0x40021000
 80016b4:	40010000 	.word	0x40010000
 80016b8:	48000400 	.word	0x48000400
 80016bc:	48000800 	.word	0x48000800
 80016c0:	48000c00 	.word	0x48000c00
 80016c4:	40010400 	.word	0x40010400

080016c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016d4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80016d8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80016da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016de:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d102      	bne.n	80016ee <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80016e8:	2301      	movs	r3, #1
 80016ea:	f000 bff4 	b.w	80026d6 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016f2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	2b00      	cmp	r3, #0
 8001700:	f000 816d 	beq.w	80019de <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001704:	4bb4      	ldr	r3, [pc, #720]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	f003 030c 	and.w	r3, r3, #12
 800170c:	2b04      	cmp	r3, #4
 800170e:	d00c      	beq.n	800172a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001710:	4bb1      	ldr	r3, [pc, #708]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	f003 030c 	and.w	r3, r3, #12
 8001718:	2b08      	cmp	r3, #8
 800171a:	d157      	bne.n	80017cc <HAL_RCC_OscConfig+0x104>
 800171c:	4bae      	ldr	r3, [pc, #696]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001724:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001728:	d150      	bne.n	80017cc <HAL_RCC_OscConfig+0x104>
 800172a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800172e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001732:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001736:	fa93 f3a3 	rbit	r3, r3
 800173a:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800173e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001742:	fab3 f383 	clz	r3, r3
 8001746:	b2db      	uxtb	r3, r3
 8001748:	2b3f      	cmp	r3, #63	@ 0x3f
 800174a:	d802      	bhi.n	8001752 <HAL_RCC_OscConfig+0x8a>
 800174c:	4ba2      	ldr	r3, [pc, #648]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	e015      	b.n	800177e <HAL_RCC_OscConfig+0xb6>
 8001752:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001756:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800175a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 800175e:	fa93 f3a3 	rbit	r3, r3
 8001762:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001766:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800176a:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800176e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8001772:	fa93 f3a3 	rbit	r3, r3
 8001776:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 800177a:	4b97      	ldr	r3, [pc, #604]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 800177c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800177e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001782:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001786:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800178a:	fa92 f2a2 	rbit	r2, r2
 800178e:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001792:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001796:	fab2 f282 	clz	r2, r2
 800179a:	b2d2      	uxtb	r2, r2
 800179c:	f042 0220 	orr.w	r2, r2, #32
 80017a0:	b2d2      	uxtb	r2, r2
 80017a2:	f002 021f 	and.w	r2, r2, #31
 80017a6:	2101      	movs	r1, #1
 80017a8:	fa01 f202 	lsl.w	r2, r1, r2
 80017ac:	4013      	ands	r3, r2
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	f000 8114 	beq.w	80019dc <HAL_RCC_OscConfig+0x314>
 80017b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017b8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	f040 810b 	bne.w	80019dc <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	f000 bf85 	b.w	80026d6 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017d0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017dc:	d106      	bne.n	80017ec <HAL_RCC_OscConfig+0x124>
 80017de:	4b7e      	ldr	r3, [pc, #504]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a7d      	ldr	r2, [pc, #500]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 80017e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017e8:	6013      	str	r3, [r2, #0]
 80017ea:	e036      	b.n	800185a <HAL_RCC_OscConfig+0x192>
 80017ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017f0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d10c      	bne.n	8001816 <HAL_RCC_OscConfig+0x14e>
 80017fc:	4b76      	ldr	r3, [pc, #472]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a75      	ldr	r2, [pc, #468]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 8001802:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001806:	6013      	str	r3, [r2, #0]
 8001808:	4b73      	ldr	r3, [pc, #460]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a72      	ldr	r2, [pc, #456]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 800180e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001812:	6013      	str	r3, [r2, #0]
 8001814:	e021      	b.n	800185a <HAL_RCC_OscConfig+0x192>
 8001816:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800181a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001826:	d10c      	bne.n	8001842 <HAL_RCC_OscConfig+0x17a>
 8001828:	4b6b      	ldr	r3, [pc, #428]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a6a      	ldr	r2, [pc, #424]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 800182e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001832:	6013      	str	r3, [r2, #0]
 8001834:	4b68      	ldr	r3, [pc, #416]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a67      	ldr	r2, [pc, #412]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 800183a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800183e:	6013      	str	r3, [r2, #0]
 8001840:	e00b      	b.n	800185a <HAL_RCC_OscConfig+0x192>
 8001842:	4b65      	ldr	r3, [pc, #404]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a64      	ldr	r2, [pc, #400]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 8001848:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800184c:	6013      	str	r3, [r2, #0]
 800184e:	4b62      	ldr	r3, [pc, #392]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4a61      	ldr	r2, [pc, #388]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 8001854:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001858:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800185a:	4b5f      	ldr	r3, [pc, #380]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 800185c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800185e:	f023 020f 	bic.w	r2, r3, #15
 8001862:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001866:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	495a      	ldr	r1, [pc, #360]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 8001870:	4313      	orrs	r3, r2
 8001872:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001874:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001878:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d054      	beq.n	800192e <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001884:	f7ff fc08 	bl	8001098 <HAL_GetTick>
 8001888:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800188c:	e00a      	b.n	80018a4 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800188e:	f7ff fc03 	bl	8001098 <HAL_GetTick>
 8001892:	4602      	mov	r2, r0
 8001894:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	2b64      	cmp	r3, #100	@ 0x64
 800189c:	d902      	bls.n	80018a4 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 800189e:	2303      	movs	r3, #3
 80018a0:	f000 bf19 	b.w	80026d6 <HAL_RCC_OscConfig+0x100e>
 80018a4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80018a8:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ac:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80018b0:	fa93 f3a3 	rbit	r3, r3
 80018b4:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 80018b8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018bc:	fab3 f383 	clz	r3, r3
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	2b3f      	cmp	r3, #63	@ 0x3f
 80018c4:	d802      	bhi.n	80018cc <HAL_RCC_OscConfig+0x204>
 80018c6:	4b44      	ldr	r3, [pc, #272]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	e015      	b.n	80018f8 <HAL_RCC_OscConfig+0x230>
 80018cc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80018d0:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018d4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80018d8:	fa93 f3a3 	rbit	r3, r3
 80018dc:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80018e0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80018e4:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80018e8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80018ec:	fa93 f3a3 	rbit	r3, r3
 80018f0:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80018f4:	4b38      	ldr	r3, [pc, #224]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 80018f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018f8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80018fc:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001900:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001904:	fa92 f2a2 	rbit	r2, r2
 8001908:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 800190c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8001910:	fab2 f282 	clz	r2, r2
 8001914:	b2d2      	uxtb	r2, r2
 8001916:	f042 0220 	orr.w	r2, r2, #32
 800191a:	b2d2      	uxtb	r2, r2
 800191c:	f002 021f 	and.w	r2, r2, #31
 8001920:	2101      	movs	r1, #1
 8001922:	fa01 f202 	lsl.w	r2, r1, r2
 8001926:	4013      	ands	r3, r2
 8001928:	2b00      	cmp	r3, #0
 800192a:	d0b0      	beq.n	800188e <HAL_RCC_OscConfig+0x1c6>
 800192c:	e057      	b.n	80019de <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800192e:	f7ff fbb3 	bl	8001098 <HAL_GetTick>
 8001932:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001936:	e00a      	b.n	800194e <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001938:	f7ff fbae 	bl	8001098 <HAL_GetTick>
 800193c:	4602      	mov	r2, r0
 800193e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	2b64      	cmp	r3, #100	@ 0x64
 8001946:	d902      	bls.n	800194e <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8001948:	2303      	movs	r3, #3
 800194a:	f000 bec4 	b.w	80026d6 <HAL_RCC_OscConfig+0x100e>
 800194e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001952:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001956:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800195a:	fa93 f3a3 	rbit	r3, r3
 800195e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8001962:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001966:	fab3 f383 	clz	r3, r3
 800196a:	b2db      	uxtb	r3, r3
 800196c:	2b3f      	cmp	r3, #63	@ 0x3f
 800196e:	d802      	bhi.n	8001976 <HAL_RCC_OscConfig+0x2ae>
 8001970:	4b19      	ldr	r3, [pc, #100]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	e015      	b.n	80019a2 <HAL_RCC_OscConfig+0x2da>
 8001976:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800197a:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800197e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001982:	fa93 f3a3 	rbit	r3, r3
 8001986:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800198a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800198e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001992:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001996:	fa93 f3a3 	rbit	r3, r3
 800199a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800199e:	4b0e      	ldr	r3, [pc, #56]	@ (80019d8 <HAL_RCC_OscConfig+0x310>)
 80019a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019a2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80019a6:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 80019aa:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80019ae:	fa92 f2a2 	rbit	r2, r2
 80019b2:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80019b6:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80019ba:	fab2 f282 	clz	r2, r2
 80019be:	b2d2      	uxtb	r2, r2
 80019c0:	f042 0220 	orr.w	r2, r2, #32
 80019c4:	b2d2      	uxtb	r2, r2
 80019c6:	f002 021f 	and.w	r2, r2, #31
 80019ca:	2101      	movs	r1, #1
 80019cc:	fa01 f202 	lsl.w	r2, r1, r2
 80019d0:	4013      	ands	r3, r2
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d1b0      	bne.n	8001938 <HAL_RCC_OscConfig+0x270>
 80019d6:	e002      	b.n	80019de <HAL_RCC_OscConfig+0x316>
 80019d8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019e2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	f000 816c 	beq.w	8001ccc <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80019f4:	4bcc      	ldr	r3, [pc, #816]	@ (8001d28 <HAL_RCC_OscConfig+0x660>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f003 030c 	and.w	r3, r3, #12
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d00b      	beq.n	8001a18 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001a00:	4bc9      	ldr	r3, [pc, #804]	@ (8001d28 <HAL_RCC_OscConfig+0x660>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f003 030c 	and.w	r3, r3, #12
 8001a08:	2b08      	cmp	r3, #8
 8001a0a:	d16d      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x420>
 8001a0c:	4bc6      	ldr	r3, [pc, #792]	@ (8001d28 <HAL_RCC_OscConfig+0x660>)
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d167      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x420>
 8001a18:	2302      	movs	r3, #2
 8001a1a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a1e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001a22:	fa93 f3a3 	rbit	r3, r3
 8001a26:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8001a2a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a2e:	fab3 f383 	clz	r3, r3
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a36:	d802      	bhi.n	8001a3e <HAL_RCC_OscConfig+0x376>
 8001a38:	4bbb      	ldr	r3, [pc, #748]	@ (8001d28 <HAL_RCC_OscConfig+0x660>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	e013      	b.n	8001a66 <HAL_RCC_OscConfig+0x39e>
 8001a3e:	2302      	movs	r3, #2
 8001a40:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a44:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001a48:	fa93 f3a3 	rbit	r3, r3
 8001a4c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001a50:	2302      	movs	r3, #2
 8001a52:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001a56:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001a5a:	fa93 f3a3 	rbit	r3, r3
 8001a5e:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001a62:	4bb1      	ldr	r3, [pc, #708]	@ (8001d28 <HAL_RCC_OscConfig+0x660>)
 8001a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a66:	2202      	movs	r2, #2
 8001a68:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8001a6c:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001a70:	fa92 f2a2 	rbit	r2, r2
 8001a74:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8001a78:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001a7c:	fab2 f282 	clz	r2, r2
 8001a80:	b2d2      	uxtb	r2, r2
 8001a82:	f042 0220 	orr.w	r2, r2, #32
 8001a86:	b2d2      	uxtb	r2, r2
 8001a88:	f002 021f 	and.w	r2, r2, #31
 8001a8c:	2101      	movs	r1, #1
 8001a8e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a92:	4013      	ands	r3, r2
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d00a      	beq.n	8001aae <HAL_RCC_OscConfig+0x3e6>
 8001a98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a9c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	691b      	ldr	r3, [r3, #16]
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d002      	beq.n	8001aae <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	f000 be14 	b.w	80026d6 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aae:	4b9e      	ldr	r3, [pc, #632]	@ (8001d28 <HAL_RCC_OscConfig+0x660>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ab6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aba:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	695b      	ldr	r3, [r3, #20]
 8001ac2:	21f8      	movs	r1, #248	@ 0xf8
 8001ac4:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac8:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001acc:	fa91 f1a1 	rbit	r1, r1
 8001ad0:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001ad4:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001ad8:	fab1 f181 	clz	r1, r1
 8001adc:	b2c9      	uxtb	r1, r1
 8001ade:	408b      	lsls	r3, r1
 8001ae0:	4991      	ldr	r1, [pc, #580]	@ (8001d28 <HAL_RCC_OscConfig+0x660>)
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ae6:	e0f1      	b.n	8001ccc <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ae8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	691b      	ldr	r3, [r3, #16]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	f000 8083 	beq.w	8001c00 <HAL_RCC_OscConfig+0x538>
 8001afa:	2301      	movs	r3, #1
 8001afc:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b00:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001b04:	fa93 f3a3 	rbit	r3, r3
 8001b08:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8001b0c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b10:	fab3 f383 	clz	r3, r3
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001b1a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	461a      	mov	r2, r3
 8001b22:	2301      	movs	r3, #1
 8001b24:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b26:	f7ff fab7 	bl	8001098 <HAL_GetTick>
 8001b2a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b2e:	e00a      	b.n	8001b46 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b30:	f7ff fab2 	bl	8001098 <HAL_GetTick>
 8001b34:	4602      	mov	r2, r0
 8001b36:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001b3a:	1ad3      	subs	r3, r2, r3
 8001b3c:	2b02      	cmp	r3, #2
 8001b3e:	d902      	bls.n	8001b46 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8001b40:	2303      	movs	r3, #3
 8001b42:	f000 bdc8 	b.w	80026d6 <HAL_RCC_OscConfig+0x100e>
 8001b46:	2302      	movs	r3, #2
 8001b48:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b4c:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001b50:	fa93 f3a3 	rbit	r3, r3
 8001b54:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8001b58:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b5c:	fab3 f383 	clz	r3, r3
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b64:	d802      	bhi.n	8001b6c <HAL_RCC_OscConfig+0x4a4>
 8001b66:	4b70      	ldr	r3, [pc, #448]	@ (8001d28 <HAL_RCC_OscConfig+0x660>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	e013      	b.n	8001b94 <HAL_RCC_OscConfig+0x4cc>
 8001b6c:	2302      	movs	r3, #2
 8001b6e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b72:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8001b76:	fa93 f3a3 	rbit	r3, r3
 8001b7a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001b7e:	2302      	movs	r3, #2
 8001b80:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001b84:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001b88:	fa93 f3a3 	rbit	r3, r3
 8001b8c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001b90:	4b65      	ldr	r3, [pc, #404]	@ (8001d28 <HAL_RCC_OscConfig+0x660>)
 8001b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b94:	2202      	movs	r2, #2
 8001b96:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001b9a:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001b9e:	fa92 f2a2 	rbit	r2, r2
 8001ba2:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8001ba6:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001baa:	fab2 f282 	clz	r2, r2
 8001bae:	b2d2      	uxtb	r2, r2
 8001bb0:	f042 0220 	orr.w	r2, r2, #32
 8001bb4:	b2d2      	uxtb	r2, r2
 8001bb6:	f002 021f 	and.w	r2, r2, #31
 8001bba:	2101      	movs	r1, #1
 8001bbc:	fa01 f202 	lsl.w	r2, r1, r2
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d0b4      	beq.n	8001b30 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bc6:	4b58      	ldr	r3, [pc, #352]	@ (8001d28 <HAL_RCC_OscConfig+0x660>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001bce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bd2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	695b      	ldr	r3, [r3, #20]
 8001bda:	21f8      	movs	r1, #248	@ 0xf8
 8001bdc:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001be0:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001be4:	fa91 f1a1 	rbit	r1, r1
 8001be8:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001bec:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8001bf0:	fab1 f181 	clz	r1, r1
 8001bf4:	b2c9      	uxtb	r1, r1
 8001bf6:	408b      	lsls	r3, r1
 8001bf8:	494b      	ldr	r1, [pc, #300]	@ (8001d28 <HAL_RCC_OscConfig+0x660>)
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	600b      	str	r3, [r1, #0]
 8001bfe:	e065      	b.n	8001ccc <HAL_RCC_OscConfig+0x604>
 8001c00:	2301      	movs	r3, #1
 8001c02:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c06:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001c0a:	fa93 f3a3 	rbit	r3, r3
 8001c0e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8001c12:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c16:	fab3 f383 	clz	r3, r3
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001c20:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	461a      	mov	r2, r3
 8001c28:	2300      	movs	r3, #0
 8001c2a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c2c:	f7ff fa34 	bl	8001098 <HAL_GetTick>
 8001c30:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c34:	e00a      	b.n	8001c4c <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c36:	f7ff fa2f 	bl	8001098 <HAL_GetTick>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d902      	bls.n	8001c4c <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8001c46:	2303      	movs	r3, #3
 8001c48:	f000 bd45 	b.w	80026d6 <HAL_RCC_OscConfig+0x100e>
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c52:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001c56:	fa93 f3a3 	rbit	r3, r3
 8001c5a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8001c5e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c62:	fab3 f383 	clz	r3, r3
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c6a:	d802      	bhi.n	8001c72 <HAL_RCC_OscConfig+0x5aa>
 8001c6c:	4b2e      	ldr	r3, [pc, #184]	@ (8001d28 <HAL_RCC_OscConfig+0x660>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	e013      	b.n	8001c9a <HAL_RCC_OscConfig+0x5d2>
 8001c72:	2302      	movs	r3, #2
 8001c74:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c78:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001c7c:	fa93 f3a3 	rbit	r3, r3
 8001c80:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001c84:	2302      	movs	r3, #2
 8001c86:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001c8a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001c8e:	fa93 f3a3 	rbit	r3, r3
 8001c92:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001c96:	4b24      	ldr	r3, [pc, #144]	@ (8001d28 <HAL_RCC_OscConfig+0x660>)
 8001c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c9a:	2202      	movs	r2, #2
 8001c9c:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8001ca0:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001ca4:	fa92 f2a2 	rbit	r2, r2
 8001ca8:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8001cac:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8001cb0:	fab2 f282 	clz	r2, r2
 8001cb4:	b2d2      	uxtb	r2, r2
 8001cb6:	f042 0220 	orr.w	r2, r2, #32
 8001cba:	b2d2      	uxtb	r2, r2
 8001cbc:	f002 021f 	and.w	r2, r2, #31
 8001cc0:	2101      	movs	r1, #1
 8001cc2:	fa01 f202 	lsl.w	r2, r1, r2
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d1b4      	bne.n	8001c36 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ccc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cd0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f003 0308 	and.w	r3, r3, #8
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	f000 8115 	beq.w	8001f0c <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ce2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ce6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	699b      	ldr	r3, [r3, #24]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d07e      	beq.n	8001df0 <HAL_RCC_OscConfig+0x728>
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001cfc:	fa93 f3a3 	rbit	r3, r3
 8001d00:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8001d04:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d08:	fab3 f383 	clz	r3, r3
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	461a      	mov	r2, r3
 8001d10:	4b06      	ldr	r3, [pc, #24]	@ (8001d2c <HAL_RCC_OscConfig+0x664>)
 8001d12:	4413      	add	r3, r2
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	461a      	mov	r2, r3
 8001d18:	2301      	movs	r3, #1
 8001d1a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d1c:	f7ff f9bc 	bl	8001098 <HAL_GetTick>
 8001d20:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d24:	e00f      	b.n	8001d46 <HAL_RCC_OscConfig+0x67e>
 8001d26:	bf00      	nop
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d30:	f7ff f9b2 	bl	8001098 <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	2b02      	cmp	r3, #2
 8001d3e:	d902      	bls.n	8001d46 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8001d40:	2303      	movs	r3, #3
 8001d42:	f000 bcc8 	b.w	80026d6 <HAL_RCC_OscConfig+0x100e>
 8001d46:	2302      	movs	r3, #2
 8001d48:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d4c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001d50:	fa93 f3a3 	rbit	r3, r3
 8001d54:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001d58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d5c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001d60:	2202      	movs	r2, #2
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d68:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	fa93 f2a3 	rbit	r2, r3
 8001d72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d76:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001d7a:	601a      	str	r2, [r3, #0]
 8001d7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001d84:	2202      	movs	r2, #2
 8001d86:	601a      	str	r2, [r3, #0]
 8001d88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	fa93 f2a3 	rbit	r2, r3
 8001d96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d9a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001d9e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001da0:	4bb0      	ldr	r3, [pc, #704]	@ (8002064 <HAL_RCC_OscConfig+0x99c>)
 8001da2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001da4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001da8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001dac:	2102      	movs	r1, #2
 8001dae:	6019      	str	r1, [r3, #0]
 8001db0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001db4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	fa93 f1a3 	rbit	r1, r3
 8001dbe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dc2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001dc6:	6019      	str	r1, [r3, #0]
  return result;
 8001dc8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dcc:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	fab3 f383 	clz	r3, r3
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	f003 031f 	and.w	r3, r3, #31
 8001de2:	2101      	movs	r1, #1
 8001de4:	fa01 f303 	lsl.w	r3, r1, r3
 8001de8:	4013      	ands	r3, r2
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d0a0      	beq.n	8001d30 <HAL_RCC_OscConfig+0x668>
 8001dee:	e08d      	b.n	8001f0c <HAL_RCC_OscConfig+0x844>
 8001df0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001df4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001df8:	2201      	movs	r2, #1
 8001dfa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e00:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	fa93 f2a3 	rbit	r2, r3
 8001e0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e0e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001e12:	601a      	str	r2, [r3, #0]
  return result;
 8001e14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e18:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001e1c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e1e:	fab3 f383 	clz	r3, r3
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	461a      	mov	r2, r3
 8001e26:	4b90      	ldr	r3, [pc, #576]	@ (8002068 <HAL_RCC_OscConfig+0x9a0>)
 8001e28:	4413      	add	r3, r2
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	461a      	mov	r2, r3
 8001e2e:	2300      	movs	r3, #0
 8001e30:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e32:	f7ff f931 	bl	8001098 <HAL_GetTick>
 8001e36:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e3a:	e00a      	b.n	8001e52 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e3c:	f7ff f92c 	bl	8001098 <HAL_GetTick>
 8001e40:	4602      	mov	r2, r0
 8001e42:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	2b02      	cmp	r3, #2
 8001e4a:	d902      	bls.n	8001e52 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	f000 bc42 	b.w	80026d6 <HAL_RCC_OscConfig+0x100e>
 8001e52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e56:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001e5a:	2202      	movs	r2, #2
 8001e5c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e62:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	fa93 f2a3 	rbit	r2, r3
 8001e6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e70:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001e74:	601a      	str	r2, [r3, #0]
 8001e76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e7a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001e7e:	2202      	movs	r2, #2
 8001e80:	601a      	str	r2, [r3, #0]
 8001e82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e86:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	fa93 f2a3 	rbit	r2, r3
 8001e90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e94:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001e98:	601a      	str	r2, [r3, #0]
 8001e9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e9e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001ea2:	2202      	movs	r2, #2
 8001ea4:	601a      	str	r2, [r3, #0]
 8001ea6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eaa:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	fa93 f2a3 	rbit	r2, r3
 8001eb4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eb8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001ebc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ebe:	4b69      	ldr	r3, [pc, #420]	@ (8002064 <HAL_RCC_OscConfig+0x99c>)
 8001ec0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ec2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ec6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001eca:	2102      	movs	r1, #2
 8001ecc:	6019      	str	r1, [r3, #0]
 8001ece:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ed2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	fa93 f1a3 	rbit	r1, r3
 8001edc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ee0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001ee4:	6019      	str	r1, [r3, #0]
  return result;
 8001ee6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eea:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	fab3 f383 	clz	r3, r3
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	f003 031f 	and.w	r3, r3, #31
 8001f00:	2101      	movs	r1, #1
 8001f02:	fa01 f303 	lsl.w	r3, r1, r3
 8001f06:	4013      	ands	r3, r2
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d197      	bne.n	8001e3c <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f10:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0304 	and.w	r3, r3, #4
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	f000 819e 	beq.w	800225e <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f22:	2300      	movs	r3, #0
 8001f24:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f28:	4b4e      	ldr	r3, [pc, #312]	@ (8002064 <HAL_RCC_OscConfig+0x99c>)
 8001f2a:	69db      	ldr	r3, [r3, #28]
 8001f2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d116      	bne.n	8001f62 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f34:	4b4b      	ldr	r3, [pc, #300]	@ (8002064 <HAL_RCC_OscConfig+0x99c>)
 8001f36:	69db      	ldr	r3, [r3, #28]
 8001f38:	4a4a      	ldr	r2, [pc, #296]	@ (8002064 <HAL_RCC_OscConfig+0x99c>)
 8001f3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f3e:	61d3      	str	r3, [r2, #28]
 8001f40:	4b48      	ldr	r3, [pc, #288]	@ (8002064 <HAL_RCC_OscConfig+0x99c>)
 8001f42:	69db      	ldr	r3, [r3, #28]
 8001f44:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8001f48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f4c:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001f50:	601a      	str	r2, [r3, #0]
 8001f52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f56:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001f5a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f62:	4b42      	ldr	r3, [pc, #264]	@ (800206c <HAL_RCC_OscConfig+0x9a4>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d11a      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f6e:	4b3f      	ldr	r3, [pc, #252]	@ (800206c <HAL_RCC_OscConfig+0x9a4>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a3e      	ldr	r2, [pc, #248]	@ (800206c <HAL_RCC_OscConfig+0x9a4>)
 8001f74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f78:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f7a:	f7ff f88d 	bl	8001098 <HAL_GetTick>
 8001f7e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f82:	e009      	b.n	8001f98 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f84:	f7ff f888 	bl	8001098 <HAL_GetTick>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	2b64      	cmp	r3, #100	@ 0x64
 8001f92:	d901      	bls.n	8001f98 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8001f94:	2303      	movs	r3, #3
 8001f96:	e39e      	b.n	80026d6 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f98:	4b34      	ldr	r3, [pc, #208]	@ (800206c <HAL_RCC_OscConfig+0x9a4>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d0ef      	beq.n	8001f84 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fa4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fa8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	2b01      	cmp	r3, #1
 8001fb2:	d106      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x8fa>
 8001fb4:	4b2b      	ldr	r3, [pc, #172]	@ (8002064 <HAL_RCC_OscConfig+0x99c>)
 8001fb6:	6a1b      	ldr	r3, [r3, #32]
 8001fb8:	4a2a      	ldr	r2, [pc, #168]	@ (8002064 <HAL_RCC_OscConfig+0x99c>)
 8001fba:	f043 0301 	orr.w	r3, r3, #1
 8001fbe:	6213      	str	r3, [r2, #32]
 8001fc0:	e035      	b.n	800202e <HAL_RCC_OscConfig+0x966>
 8001fc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fc6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	68db      	ldr	r3, [r3, #12]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d10c      	bne.n	8001fec <HAL_RCC_OscConfig+0x924>
 8001fd2:	4b24      	ldr	r3, [pc, #144]	@ (8002064 <HAL_RCC_OscConfig+0x99c>)
 8001fd4:	6a1b      	ldr	r3, [r3, #32]
 8001fd6:	4a23      	ldr	r2, [pc, #140]	@ (8002064 <HAL_RCC_OscConfig+0x99c>)
 8001fd8:	f023 0301 	bic.w	r3, r3, #1
 8001fdc:	6213      	str	r3, [r2, #32]
 8001fde:	4b21      	ldr	r3, [pc, #132]	@ (8002064 <HAL_RCC_OscConfig+0x99c>)
 8001fe0:	6a1b      	ldr	r3, [r3, #32]
 8001fe2:	4a20      	ldr	r2, [pc, #128]	@ (8002064 <HAL_RCC_OscConfig+0x99c>)
 8001fe4:	f023 0304 	bic.w	r3, r3, #4
 8001fe8:	6213      	str	r3, [r2, #32]
 8001fea:	e020      	b.n	800202e <HAL_RCC_OscConfig+0x966>
 8001fec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ff0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	2b05      	cmp	r3, #5
 8001ffa:	d10c      	bne.n	8002016 <HAL_RCC_OscConfig+0x94e>
 8001ffc:	4b19      	ldr	r3, [pc, #100]	@ (8002064 <HAL_RCC_OscConfig+0x99c>)
 8001ffe:	6a1b      	ldr	r3, [r3, #32]
 8002000:	4a18      	ldr	r2, [pc, #96]	@ (8002064 <HAL_RCC_OscConfig+0x99c>)
 8002002:	f043 0304 	orr.w	r3, r3, #4
 8002006:	6213      	str	r3, [r2, #32]
 8002008:	4b16      	ldr	r3, [pc, #88]	@ (8002064 <HAL_RCC_OscConfig+0x99c>)
 800200a:	6a1b      	ldr	r3, [r3, #32]
 800200c:	4a15      	ldr	r2, [pc, #84]	@ (8002064 <HAL_RCC_OscConfig+0x99c>)
 800200e:	f043 0301 	orr.w	r3, r3, #1
 8002012:	6213      	str	r3, [r2, #32]
 8002014:	e00b      	b.n	800202e <HAL_RCC_OscConfig+0x966>
 8002016:	4b13      	ldr	r3, [pc, #76]	@ (8002064 <HAL_RCC_OscConfig+0x99c>)
 8002018:	6a1b      	ldr	r3, [r3, #32]
 800201a:	4a12      	ldr	r2, [pc, #72]	@ (8002064 <HAL_RCC_OscConfig+0x99c>)
 800201c:	f023 0301 	bic.w	r3, r3, #1
 8002020:	6213      	str	r3, [r2, #32]
 8002022:	4b10      	ldr	r3, [pc, #64]	@ (8002064 <HAL_RCC_OscConfig+0x99c>)
 8002024:	6a1b      	ldr	r3, [r3, #32]
 8002026:	4a0f      	ldr	r2, [pc, #60]	@ (8002064 <HAL_RCC_OscConfig+0x99c>)
 8002028:	f023 0304 	bic.w	r3, r3, #4
 800202c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800202e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002032:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	68db      	ldr	r3, [r3, #12]
 800203a:	2b00      	cmp	r3, #0
 800203c:	f000 8087 	beq.w	800214e <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002040:	f7ff f82a 	bl	8001098 <HAL_GetTick>
 8002044:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002048:	e012      	b.n	8002070 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800204a:	f7ff f825 	bl	8001098 <HAL_GetTick>
 800204e:	4602      	mov	r2, r0
 8002050:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	f241 3288 	movw	r2, #5000	@ 0x1388
 800205a:	4293      	cmp	r3, r2
 800205c:	d908      	bls.n	8002070 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 800205e:	2303      	movs	r3, #3
 8002060:	e339      	b.n	80026d6 <HAL_RCC_OscConfig+0x100e>
 8002062:	bf00      	nop
 8002064:	40021000 	.word	0x40021000
 8002068:	10908120 	.word	0x10908120
 800206c:	40007000 	.word	0x40007000
 8002070:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002074:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002078:	2202      	movs	r2, #2
 800207a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800207c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002080:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	fa93 f2a3 	rbit	r2, r3
 800208a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800208e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002092:	601a      	str	r2, [r3, #0]
 8002094:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002098:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800209c:	2202      	movs	r2, #2
 800209e:	601a      	str	r2, [r3, #0]
 80020a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020a4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	fa93 f2a3 	rbit	r2, r3
 80020ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020b2:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80020b6:	601a      	str	r2, [r3, #0]
  return result;
 80020b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020bc:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80020c0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020c2:	fab3 f383 	clz	r3, r3
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80020cc:	b2db      	uxtb	r3, r3
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d102      	bne.n	80020d8 <HAL_RCC_OscConfig+0xa10>
 80020d2:	4b98      	ldr	r3, [pc, #608]	@ (8002334 <HAL_RCC_OscConfig+0xc6c>)
 80020d4:	6a1b      	ldr	r3, [r3, #32]
 80020d6:	e013      	b.n	8002100 <HAL_RCC_OscConfig+0xa38>
 80020d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020dc:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80020e0:	2202      	movs	r2, #2
 80020e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020e8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	fa93 f2a3 	rbit	r2, r3
 80020f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020f6:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80020fa:	601a      	str	r2, [r3, #0]
 80020fc:	4b8d      	ldr	r3, [pc, #564]	@ (8002334 <HAL_RCC_OscConfig+0xc6c>)
 80020fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002100:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002104:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002108:	2102      	movs	r1, #2
 800210a:	6011      	str	r1, [r2, #0]
 800210c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002110:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002114:	6812      	ldr	r2, [r2, #0]
 8002116:	fa92 f1a2 	rbit	r1, r2
 800211a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800211e:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002122:	6011      	str	r1, [r2, #0]
  return result;
 8002124:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002128:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800212c:	6812      	ldr	r2, [r2, #0]
 800212e:	fab2 f282 	clz	r2, r2
 8002132:	b2d2      	uxtb	r2, r2
 8002134:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002138:	b2d2      	uxtb	r2, r2
 800213a:	f002 021f 	and.w	r2, r2, #31
 800213e:	2101      	movs	r1, #1
 8002140:	fa01 f202 	lsl.w	r2, r1, r2
 8002144:	4013      	ands	r3, r2
 8002146:	2b00      	cmp	r3, #0
 8002148:	f43f af7f 	beq.w	800204a <HAL_RCC_OscConfig+0x982>
 800214c:	e07d      	b.n	800224a <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800214e:	f7fe ffa3 	bl	8001098 <HAL_GetTick>
 8002152:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002156:	e00b      	b.n	8002170 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002158:	f7fe ff9e 	bl	8001098 <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002162:	1ad3      	subs	r3, r2, r3
 8002164:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002168:	4293      	cmp	r3, r2
 800216a:	d901      	bls.n	8002170 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 800216c:	2303      	movs	r3, #3
 800216e:	e2b2      	b.n	80026d6 <HAL_RCC_OscConfig+0x100e>
 8002170:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002174:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002178:	2202      	movs	r2, #2
 800217a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800217c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002180:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	fa93 f2a3 	rbit	r2, r3
 800218a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800218e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002192:	601a      	str	r2, [r3, #0]
 8002194:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002198:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800219c:	2202      	movs	r2, #2
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021a4:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	fa93 f2a3 	rbit	r2, r3
 80021ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021b2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80021b6:	601a      	str	r2, [r3, #0]
  return result;
 80021b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021bc:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80021c0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021c2:	fab3 f383 	clz	r3, r3
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d102      	bne.n	80021d8 <HAL_RCC_OscConfig+0xb10>
 80021d2:	4b58      	ldr	r3, [pc, #352]	@ (8002334 <HAL_RCC_OscConfig+0xc6c>)
 80021d4:	6a1b      	ldr	r3, [r3, #32]
 80021d6:	e013      	b.n	8002200 <HAL_RCC_OscConfig+0xb38>
 80021d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021dc:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80021e0:	2202      	movs	r2, #2
 80021e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021e8:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	fa93 f2a3 	rbit	r2, r3
 80021f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021f6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80021fa:	601a      	str	r2, [r3, #0]
 80021fc:	4b4d      	ldr	r3, [pc, #308]	@ (8002334 <HAL_RCC_OscConfig+0xc6c>)
 80021fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002200:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002204:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002208:	2102      	movs	r1, #2
 800220a:	6011      	str	r1, [r2, #0]
 800220c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002210:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002214:	6812      	ldr	r2, [r2, #0]
 8002216:	fa92 f1a2 	rbit	r1, r2
 800221a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800221e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002222:	6011      	str	r1, [r2, #0]
  return result;
 8002224:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002228:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800222c:	6812      	ldr	r2, [r2, #0]
 800222e:	fab2 f282 	clz	r2, r2
 8002232:	b2d2      	uxtb	r2, r2
 8002234:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002238:	b2d2      	uxtb	r2, r2
 800223a:	f002 021f 	and.w	r2, r2, #31
 800223e:	2101      	movs	r1, #1
 8002240:	fa01 f202 	lsl.w	r2, r1, r2
 8002244:	4013      	ands	r3, r2
 8002246:	2b00      	cmp	r3, #0
 8002248:	d186      	bne.n	8002158 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800224a:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800224e:	2b01      	cmp	r3, #1
 8002250:	d105      	bne.n	800225e <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002252:	4b38      	ldr	r3, [pc, #224]	@ (8002334 <HAL_RCC_OscConfig+0xc6c>)
 8002254:	69db      	ldr	r3, [r3, #28]
 8002256:	4a37      	ldr	r2, [pc, #220]	@ (8002334 <HAL_RCC_OscConfig+0xc6c>)
 8002258:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800225c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800225e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002262:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	69db      	ldr	r3, [r3, #28]
 800226a:	2b00      	cmp	r3, #0
 800226c:	f000 8232 	beq.w	80026d4 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002270:	4b30      	ldr	r3, [pc, #192]	@ (8002334 <HAL_RCC_OscConfig+0xc6c>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f003 030c 	and.w	r3, r3, #12
 8002278:	2b08      	cmp	r3, #8
 800227a:	f000 8201 	beq.w	8002680 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800227e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002282:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	69db      	ldr	r3, [r3, #28]
 800228a:	2b02      	cmp	r3, #2
 800228c:	f040 8157 	bne.w	800253e <HAL_RCC_OscConfig+0xe76>
 8002290:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002294:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002298:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800229c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800229e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022a2:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	fa93 f2a3 	rbit	r2, r3
 80022ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022b0:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80022b4:	601a      	str	r2, [r3, #0]
  return result;
 80022b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022ba:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80022be:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022c0:	fab3 f383 	clz	r3, r3
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80022ca:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	461a      	mov	r2, r3
 80022d2:	2300      	movs	r3, #0
 80022d4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022d6:	f7fe fedf 	bl	8001098 <HAL_GetTick>
 80022da:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022de:	e009      	b.n	80022f4 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022e0:	f7fe feda 	bl	8001098 <HAL_GetTick>
 80022e4:	4602      	mov	r2, r0
 80022e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	2b02      	cmp	r3, #2
 80022ee:	d901      	bls.n	80022f4 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 80022f0:	2303      	movs	r3, #3
 80022f2:	e1f0      	b.n	80026d6 <HAL_RCC_OscConfig+0x100e>
 80022f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022f8:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80022fc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002300:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002302:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002306:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	fa93 f2a3 	rbit	r2, r3
 8002310:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002314:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002318:	601a      	str	r2, [r3, #0]
  return result;
 800231a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800231e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002322:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002324:	fab3 f383 	clz	r3, r3
 8002328:	b2db      	uxtb	r3, r3
 800232a:	2b3f      	cmp	r3, #63	@ 0x3f
 800232c:	d804      	bhi.n	8002338 <HAL_RCC_OscConfig+0xc70>
 800232e:	4b01      	ldr	r3, [pc, #4]	@ (8002334 <HAL_RCC_OscConfig+0xc6c>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	e029      	b.n	8002388 <HAL_RCC_OscConfig+0xcc0>
 8002334:	40021000 	.word	0x40021000
 8002338:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800233c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002340:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002344:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002346:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800234a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	fa93 f2a3 	rbit	r2, r3
 8002354:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002358:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800235c:	601a      	str	r2, [r3, #0]
 800235e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002362:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002366:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002370:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	fa93 f2a3 	rbit	r2, r3
 800237a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800237e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	4bc3      	ldr	r3, [pc, #780]	@ (8002694 <HAL_RCC_OscConfig+0xfcc>)
 8002386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002388:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800238c:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002390:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002394:	6011      	str	r1, [r2, #0]
 8002396:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800239a:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800239e:	6812      	ldr	r2, [r2, #0]
 80023a0:	fa92 f1a2 	rbit	r1, r2
 80023a4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80023a8:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80023ac:	6011      	str	r1, [r2, #0]
  return result;
 80023ae:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80023b2:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80023b6:	6812      	ldr	r2, [r2, #0]
 80023b8:	fab2 f282 	clz	r2, r2
 80023bc:	b2d2      	uxtb	r2, r2
 80023be:	f042 0220 	orr.w	r2, r2, #32
 80023c2:	b2d2      	uxtb	r2, r2
 80023c4:	f002 021f 	and.w	r2, r2, #31
 80023c8:	2101      	movs	r1, #1
 80023ca:	fa01 f202 	lsl.w	r2, r1, r2
 80023ce:	4013      	ands	r3, r2
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d185      	bne.n	80022e0 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023d4:	4baf      	ldr	r3, [pc, #700]	@ (8002694 <HAL_RCC_OscConfig+0xfcc>)
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80023dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023e0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80023e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023ec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	6a1b      	ldr	r3, [r3, #32]
 80023f4:	430b      	orrs	r3, r1
 80023f6:	49a7      	ldr	r1, [pc, #668]	@ (8002694 <HAL_RCC_OscConfig+0xfcc>)
 80023f8:	4313      	orrs	r3, r2
 80023fa:	604b      	str	r3, [r1, #4]
 80023fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002400:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002404:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002408:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800240a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800240e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	fa93 f2a3 	rbit	r2, r3
 8002418:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800241c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002420:	601a      	str	r2, [r3, #0]
  return result;
 8002422:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002426:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800242a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800242c:	fab3 f383 	clz	r3, r3
 8002430:	b2db      	uxtb	r3, r3
 8002432:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002436:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	461a      	mov	r2, r3
 800243e:	2301      	movs	r3, #1
 8002440:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002442:	f7fe fe29 	bl	8001098 <HAL_GetTick>
 8002446:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800244a:	e009      	b.n	8002460 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800244c:	f7fe fe24 	bl	8001098 <HAL_GetTick>
 8002450:	4602      	mov	r2, r0
 8002452:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	2b02      	cmp	r3, #2
 800245a:	d901      	bls.n	8002460 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 800245c:	2303      	movs	r3, #3
 800245e:	e13a      	b.n	80026d6 <HAL_RCC_OscConfig+0x100e>
 8002460:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002464:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002468:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800246c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800246e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002472:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	fa93 f2a3 	rbit	r2, r3
 800247c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002480:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002484:	601a      	str	r2, [r3, #0]
  return result;
 8002486:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800248a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800248e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002490:	fab3 f383 	clz	r3, r3
 8002494:	b2db      	uxtb	r3, r3
 8002496:	2b3f      	cmp	r3, #63	@ 0x3f
 8002498:	d802      	bhi.n	80024a0 <HAL_RCC_OscConfig+0xdd8>
 800249a:	4b7e      	ldr	r3, [pc, #504]	@ (8002694 <HAL_RCC_OscConfig+0xfcc>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	e027      	b.n	80024f0 <HAL_RCC_OscConfig+0xe28>
 80024a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024a4:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80024a8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80024ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024b2:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	fa93 f2a3 	rbit	r2, r3
 80024bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024c0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80024c4:	601a      	str	r2, [r3, #0]
 80024c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024ca:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80024ce:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80024d2:	601a      	str	r2, [r3, #0]
 80024d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024d8:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	fa93 f2a3 	rbit	r2, r3
 80024e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024e6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80024ea:	601a      	str	r2, [r3, #0]
 80024ec:	4b69      	ldr	r3, [pc, #420]	@ (8002694 <HAL_RCC_OscConfig+0xfcc>)
 80024ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024f0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80024f4:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80024f8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80024fc:	6011      	str	r1, [r2, #0]
 80024fe:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002502:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002506:	6812      	ldr	r2, [r2, #0]
 8002508:	fa92 f1a2 	rbit	r1, r2
 800250c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002510:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002514:	6011      	str	r1, [r2, #0]
  return result;
 8002516:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800251a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800251e:	6812      	ldr	r2, [r2, #0]
 8002520:	fab2 f282 	clz	r2, r2
 8002524:	b2d2      	uxtb	r2, r2
 8002526:	f042 0220 	orr.w	r2, r2, #32
 800252a:	b2d2      	uxtb	r2, r2
 800252c:	f002 021f 	and.w	r2, r2, #31
 8002530:	2101      	movs	r1, #1
 8002532:	fa01 f202 	lsl.w	r2, r1, r2
 8002536:	4013      	ands	r3, r2
 8002538:	2b00      	cmp	r3, #0
 800253a:	d087      	beq.n	800244c <HAL_RCC_OscConfig+0xd84>
 800253c:	e0ca      	b.n	80026d4 <HAL_RCC_OscConfig+0x100c>
 800253e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002542:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002546:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800254a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800254c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002550:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	fa93 f2a3 	rbit	r2, r3
 800255a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800255e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002562:	601a      	str	r2, [r3, #0]
  return result;
 8002564:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002568:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800256c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800256e:	fab3 f383 	clz	r3, r3
 8002572:	b2db      	uxtb	r3, r3
 8002574:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002578:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	461a      	mov	r2, r3
 8002580:	2300      	movs	r3, #0
 8002582:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002584:	f7fe fd88 	bl	8001098 <HAL_GetTick>
 8002588:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800258c:	e009      	b.n	80025a2 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800258e:	f7fe fd83 	bl	8001098 <HAL_GetTick>
 8002592:	4602      	mov	r2, r0
 8002594:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	2b02      	cmp	r3, #2
 800259c:	d901      	bls.n	80025a2 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	e099      	b.n	80026d6 <HAL_RCC_OscConfig+0x100e>
 80025a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025a6:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80025aa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80025ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025b4:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	fa93 f2a3 	rbit	r2, r3
 80025be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025c2:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80025c6:	601a      	str	r2, [r3, #0]
  return result;
 80025c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025cc:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80025d0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025d2:	fab3 f383 	clz	r3, r3
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	2b3f      	cmp	r3, #63	@ 0x3f
 80025da:	d802      	bhi.n	80025e2 <HAL_RCC_OscConfig+0xf1a>
 80025dc:	4b2d      	ldr	r3, [pc, #180]	@ (8002694 <HAL_RCC_OscConfig+0xfcc>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	e027      	b.n	8002632 <HAL_RCC_OscConfig+0xf6a>
 80025e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025e6:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80025ea:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80025ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025f4:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	fa93 f2a3 	rbit	r2, r3
 80025fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002602:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002606:	601a      	str	r2, [r3, #0]
 8002608:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800260c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002610:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002614:	601a      	str	r2, [r3, #0]
 8002616:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800261a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	fa93 f2a3 	rbit	r2, r3
 8002624:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002628:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800262c:	601a      	str	r2, [r3, #0]
 800262e:	4b19      	ldr	r3, [pc, #100]	@ (8002694 <HAL_RCC_OscConfig+0xfcc>)
 8002630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002632:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002636:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800263a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800263e:	6011      	str	r1, [r2, #0]
 8002640:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002644:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002648:	6812      	ldr	r2, [r2, #0]
 800264a:	fa92 f1a2 	rbit	r1, r2
 800264e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002652:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002656:	6011      	str	r1, [r2, #0]
  return result;
 8002658:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800265c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002660:	6812      	ldr	r2, [r2, #0]
 8002662:	fab2 f282 	clz	r2, r2
 8002666:	b2d2      	uxtb	r2, r2
 8002668:	f042 0220 	orr.w	r2, r2, #32
 800266c:	b2d2      	uxtb	r2, r2
 800266e:	f002 021f 	and.w	r2, r2, #31
 8002672:	2101      	movs	r1, #1
 8002674:	fa01 f202 	lsl.w	r2, r1, r2
 8002678:	4013      	ands	r3, r2
 800267a:	2b00      	cmp	r3, #0
 800267c:	d187      	bne.n	800258e <HAL_RCC_OscConfig+0xec6>
 800267e:	e029      	b.n	80026d4 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002680:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002684:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	69db      	ldr	r3, [r3, #28]
 800268c:	2b01      	cmp	r3, #1
 800268e:	d103      	bne.n	8002698 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	e020      	b.n	80026d6 <HAL_RCC_OscConfig+0x100e>
 8002694:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002698:	4b11      	ldr	r3, [pc, #68]	@ (80026e0 <HAL_RCC_OscConfig+0x1018>)
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80026a0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80026a4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80026a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026ac:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	6a1b      	ldr	r3, [r3, #32]
 80026b4:	429a      	cmp	r2, r3
 80026b6:	d10b      	bne.n	80026d0 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80026b8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80026bc:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80026c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026c4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d001      	beq.n	80026d4 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e000      	b.n	80026d6 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 80026d4:	2300      	movs	r3, #0
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	40021000 	.word	0x40021000

080026e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b09e      	sub	sp, #120	@ 0x78
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80026ee:	2300      	movs	r3, #0
 80026f0:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d101      	bne.n	80026fc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e154      	b.n	80029a6 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80026fc:	4b89      	ldr	r3, [pc, #548]	@ (8002924 <HAL_RCC_ClockConfig+0x240>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0307 	and.w	r3, r3, #7
 8002704:	683a      	ldr	r2, [r7, #0]
 8002706:	429a      	cmp	r2, r3
 8002708:	d910      	bls.n	800272c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800270a:	4b86      	ldr	r3, [pc, #536]	@ (8002924 <HAL_RCC_ClockConfig+0x240>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f023 0207 	bic.w	r2, r3, #7
 8002712:	4984      	ldr	r1, [pc, #528]	@ (8002924 <HAL_RCC_ClockConfig+0x240>)
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	4313      	orrs	r3, r2
 8002718:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800271a:	4b82      	ldr	r3, [pc, #520]	@ (8002924 <HAL_RCC_ClockConfig+0x240>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0307 	and.w	r3, r3, #7
 8002722:	683a      	ldr	r2, [r7, #0]
 8002724:	429a      	cmp	r2, r3
 8002726:	d001      	beq.n	800272c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e13c      	b.n	80029a6 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0302 	and.w	r3, r3, #2
 8002734:	2b00      	cmp	r3, #0
 8002736:	d008      	beq.n	800274a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002738:	4b7b      	ldr	r3, [pc, #492]	@ (8002928 <HAL_RCC_ClockConfig+0x244>)
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	4978      	ldr	r1, [pc, #480]	@ (8002928 <HAL_RCC_ClockConfig+0x244>)
 8002746:	4313      	orrs	r3, r2
 8002748:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	2b00      	cmp	r3, #0
 8002754:	f000 80cd 	beq.w	80028f2 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	2b01      	cmp	r3, #1
 800275e:	d137      	bne.n	80027d0 <HAL_RCC_ClockConfig+0xec>
 8002760:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002764:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002766:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002768:	fa93 f3a3 	rbit	r3, r3
 800276c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800276e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002770:	fab3 f383 	clz	r3, r3
 8002774:	b2db      	uxtb	r3, r3
 8002776:	2b3f      	cmp	r3, #63	@ 0x3f
 8002778:	d802      	bhi.n	8002780 <HAL_RCC_ClockConfig+0x9c>
 800277a:	4b6b      	ldr	r3, [pc, #428]	@ (8002928 <HAL_RCC_ClockConfig+0x244>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	e00f      	b.n	80027a0 <HAL_RCC_ClockConfig+0xbc>
 8002780:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002784:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002786:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002788:	fa93 f3a3 	rbit	r3, r3
 800278c:	667b      	str	r3, [r7, #100]	@ 0x64
 800278e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002792:	663b      	str	r3, [r7, #96]	@ 0x60
 8002794:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002796:	fa93 f3a3 	rbit	r3, r3
 800279a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800279c:	4b62      	ldr	r3, [pc, #392]	@ (8002928 <HAL_RCC_ClockConfig+0x244>)
 800279e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027a0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80027a4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80027a6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80027a8:	fa92 f2a2 	rbit	r2, r2
 80027ac:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80027ae:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80027b0:	fab2 f282 	clz	r2, r2
 80027b4:	b2d2      	uxtb	r2, r2
 80027b6:	f042 0220 	orr.w	r2, r2, #32
 80027ba:	b2d2      	uxtb	r2, r2
 80027bc:	f002 021f 	and.w	r2, r2, #31
 80027c0:	2101      	movs	r1, #1
 80027c2:	fa01 f202 	lsl.w	r2, r1, r2
 80027c6:	4013      	ands	r3, r2
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d171      	bne.n	80028b0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e0ea      	b.n	80029a6 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d137      	bne.n	8002848 <HAL_RCC_ClockConfig+0x164>
 80027d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027dc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80027e0:	fa93 f3a3 	rbit	r3, r3
 80027e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80027e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027e8:	fab3 f383 	clz	r3, r3
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	2b3f      	cmp	r3, #63	@ 0x3f
 80027f0:	d802      	bhi.n	80027f8 <HAL_RCC_ClockConfig+0x114>
 80027f2:	4b4d      	ldr	r3, [pc, #308]	@ (8002928 <HAL_RCC_ClockConfig+0x244>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	e00f      	b.n	8002818 <HAL_RCC_ClockConfig+0x134>
 80027f8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027fc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002800:	fa93 f3a3 	rbit	r3, r3
 8002804:	647b      	str	r3, [r7, #68]	@ 0x44
 8002806:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800280a:	643b      	str	r3, [r7, #64]	@ 0x40
 800280c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800280e:	fa93 f3a3 	rbit	r3, r3
 8002812:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002814:	4b44      	ldr	r3, [pc, #272]	@ (8002928 <HAL_RCC_ClockConfig+0x244>)
 8002816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002818:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800281c:	63ba      	str	r2, [r7, #56]	@ 0x38
 800281e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002820:	fa92 f2a2 	rbit	r2, r2
 8002824:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002826:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002828:	fab2 f282 	clz	r2, r2
 800282c:	b2d2      	uxtb	r2, r2
 800282e:	f042 0220 	orr.w	r2, r2, #32
 8002832:	b2d2      	uxtb	r2, r2
 8002834:	f002 021f 	and.w	r2, r2, #31
 8002838:	2101      	movs	r1, #1
 800283a:	fa01 f202 	lsl.w	r2, r1, r2
 800283e:	4013      	ands	r3, r2
 8002840:	2b00      	cmp	r3, #0
 8002842:	d135      	bne.n	80028b0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e0ae      	b.n	80029a6 <HAL_RCC_ClockConfig+0x2c2>
 8002848:	2302      	movs	r3, #2
 800284a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800284c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800284e:	fa93 f3a3 	rbit	r3, r3
 8002852:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002854:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002856:	fab3 f383 	clz	r3, r3
 800285a:	b2db      	uxtb	r3, r3
 800285c:	2b3f      	cmp	r3, #63	@ 0x3f
 800285e:	d802      	bhi.n	8002866 <HAL_RCC_ClockConfig+0x182>
 8002860:	4b31      	ldr	r3, [pc, #196]	@ (8002928 <HAL_RCC_ClockConfig+0x244>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	e00d      	b.n	8002882 <HAL_RCC_ClockConfig+0x19e>
 8002866:	2302      	movs	r3, #2
 8002868:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800286a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800286c:	fa93 f3a3 	rbit	r3, r3
 8002870:	627b      	str	r3, [r7, #36]	@ 0x24
 8002872:	2302      	movs	r3, #2
 8002874:	623b      	str	r3, [r7, #32]
 8002876:	6a3b      	ldr	r3, [r7, #32]
 8002878:	fa93 f3a3 	rbit	r3, r3
 800287c:	61fb      	str	r3, [r7, #28]
 800287e:	4b2a      	ldr	r3, [pc, #168]	@ (8002928 <HAL_RCC_ClockConfig+0x244>)
 8002880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002882:	2202      	movs	r2, #2
 8002884:	61ba      	str	r2, [r7, #24]
 8002886:	69ba      	ldr	r2, [r7, #24]
 8002888:	fa92 f2a2 	rbit	r2, r2
 800288c:	617a      	str	r2, [r7, #20]
  return result;
 800288e:	697a      	ldr	r2, [r7, #20]
 8002890:	fab2 f282 	clz	r2, r2
 8002894:	b2d2      	uxtb	r2, r2
 8002896:	f042 0220 	orr.w	r2, r2, #32
 800289a:	b2d2      	uxtb	r2, r2
 800289c:	f002 021f 	and.w	r2, r2, #31
 80028a0:	2101      	movs	r1, #1
 80028a2:	fa01 f202 	lsl.w	r2, r1, r2
 80028a6:	4013      	ands	r3, r2
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d101      	bne.n	80028b0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e07a      	b.n	80029a6 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028b0:	4b1d      	ldr	r3, [pc, #116]	@ (8002928 <HAL_RCC_ClockConfig+0x244>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f023 0203 	bic.w	r2, r3, #3
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	491a      	ldr	r1, [pc, #104]	@ (8002928 <HAL_RCC_ClockConfig+0x244>)
 80028be:	4313      	orrs	r3, r2
 80028c0:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028c2:	f7fe fbe9 	bl	8001098 <HAL_GetTick>
 80028c6:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028c8:	e00a      	b.n	80028e0 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028ca:	f7fe fbe5 	bl	8001098 <HAL_GetTick>
 80028ce:	4602      	mov	r2, r0
 80028d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028d8:	4293      	cmp	r3, r2
 80028da:	d901      	bls.n	80028e0 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80028dc:	2303      	movs	r3, #3
 80028de:	e062      	b.n	80029a6 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028e0:	4b11      	ldr	r3, [pc, #68]	@ (8002928 <HAL_RCC_ClockConfig+0x244>)
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f003 020c 	and.w	r2, r3, #12
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d1eb      	bne.n	80028ca <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028f2:	4b0c      	ldr	r3, [pc, #48]	@ (8002924 <HAL_RCC_ClockConfig+0x240>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 0307 	and.w	r3, r3, #7
 80028fa:	683a      	ldr	r2, [r7, #0]
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d215      	bcs.n	800292c <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002900:	4b08      	ldr	r3, [pc, #32]	@ (8002924 <HAL_RCC_ClockConfig+0x240>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f023 0207 	bic.w	r2, r3, #7
 8002908:	4906      	ldr	r1, [pc, #24]	@ (8002924 <HAL_RCC_ClockConfig+0x240>)
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	4313      	orrs	r3, r2
 800290e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002910:	4b04      	ldr	r3, [pc, #16]	@ (8002924 <HAL_RCC_ClockConfig+0x240>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f003 0307 	and.w	r3, r3, #7
 8002918:	683a      	ldr	r2, [r7, #0]
 800291a:	429a      	cmp	r2, r3
 800291c:	d006      	beq.n	800292c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e041      	b.n	80029a6 <HAL_RCC_ClockConfig+0x2c2>
 8002922:	bf00      	nop
 8002924:	40022000 	.word	0x40022000
 8002928:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0304 	and.w	r3, r3, #4
 8002934:	2b00      	cmp	r3, #0
 8002936:	d008      	beq.n	800294a <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002938:	4b1d      	ldr	r3, [pc, #116]	@ (80029b0 <HAL_RCC_ClockConfig+0x2cc>)
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	491a      	ldr	r1, [pc, #104]	@ (80029b0 <HAL_RCC_ClockConfig+0x2cc>)
 8002946:	4313      	orrs	r3, r2
 8002948:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 0308 	and.w	r3, r3, #8
 8002952:	2b00      	cmp	r3, #0
 8002954:	d009      	beq.n	800296a <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002956:	4b16      	ldr	r3, [pc, #88]	@ (80029b0 <HAL_RCC_ClockConfig+0x2cc>)
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	691b      	ldr	r3, [r3, #16]
 8002962:	00db      	lsls	r3, r3, #3
 8002964:	4912      	ldr	r1, [pc, #72]	@ (80029b0 <HAL_RCC_ClockConfig+0x2cc>)
 8002966:	4313      	orrs	r3, r2
 8002968:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800296a:	f000 f829 	bl	80029c0 <HAL_RCC_GetSysClockFreq>
 800296e:	4601      	mov	r1, r0
 8002970:	4b0f      	ldr	r3, [pc, #60]	@ (80029b0 <HAL_RCC_ClockConfig+0x2cc>)
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002978:	22f0      	movs	r2, #240	@ 0xf0
 800297a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800297c:	693a      	ldr	r2, [r7, #16]
 800297e:	fa92 f2a2 	rbit	r2, r2
 8002982:	60fa      	str	r2, [r7, #12]
  return result;
 8002984:	68fa      	ldr	r2, [r7, #12]
 8002986:	fab2 f282 	clz	r2, r2
 800298a:	b2d2      	uxtb	r2, r2
 800298c:	40d3      	lsrs	r3, r2
 800298e:	4a09      	ldr	r2, [pc, #36]	@ (80029b4 <HAL_RCC_ClockConfig+0x2d0>)
 8002990:	5cd3      	ldrb	r3, [r2, r3]
 8002992:	fa21 f303 	lsr.w	r3, r1, r3
 8002996:	4a08      	ldr	r2, [pc, #32]	@ (80029b8 <HAL_RCC_ClockConfig+0x2d4>)
 8002998:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800299a:	4b08      	ldr	r3, [pc, #32]	@ (80029bc <HAL_RCC_ClockConfig+0x2d8>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4618      	mov	r0, r3
 80029a0:	f7fe fb36 	bl	8001010 <HAL_InitTick>
  
  return HAL_OK;
 80029a4:	2300      	movs	r3, #0
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3778      	adds	r7, #120	@ 0x78
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	40021000 	.word	0x40021000
 80029b4:	080040f0 	.word	0x080040f0
 80029b8:	20000000 	.word	0x20000000
 80029bc:	20000004 	.word	0x20000004

080029c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b087      	sub	sp, #28
 80029c4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80029c6:	2300      	movs	r3, #0
 80029c8:	60fb      	str	r3, [r7, #12]
 80029ca:	2300      	movs	r3, #0
 80029cc:	60bb      	str	r3, [r7, #8]
 80029ce:	2300      	movs	r3, #0
 80029d0:	617b      	str	r3, [r7, #20]
 80029d2:	2300      	movs	r3, #0
 80029d4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80029d6:	2300      	movs	r3, #0
 80029d8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80029da:	4b1e      	ldr	r3, [pc, #120]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x94>)
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	f003 030c 	and.w	r3, r3, #12
 80029e6:	2b04      	cmp	r3, #4
 80029e8:	d002      	beq.n	80029f0 <HAL_RCC_GetSysClockFreq+0x30>
 80029ea:	2b08      	cmp	r3, #8
 80029ec:	d003      	beq.n	80029f6 <HAL_RCC_GetSysClockFreq+0x36>
 80029ee:	e026      	b.n	8002a3e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80029f0:	4b19      	ldr	r3, [pc, #100]	@ (8002a58 <HAL_RCC_GetSysClockFreq+0x98>)
 80029f2:	613b      	str	r3, [r7, #16]
      break;
 80029f4:	e026      	b.n	8002a44 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	0c9b      	lsrs	r3, r3, #18
 80029fa:	f003 030f 	and.w	r3, r3, #15
 80029fe:	4a17      	ldr	r2, [pc, #92]	@ (8002a5c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002a00:	5cd3      	ldrb	r3, [r2, r3]
 8002a02:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002a04:	4b13      	ldr	r3, [pc, #76]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a08:	f003 030f 	and.w	r3, r3, #15
 8002a0c:	4a14      	ldr	r2, [pc, #80]	@ (8002a60 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002a0e:	5cd3      	ldrb	r3, [r2, r3]
 8002a10:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d008      	beq.n	8002a2e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002a1c:	4a0e      	ldr	r2, [pc, #56]	@ (8002a58 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	fb02 f303 	mul.w	r3, r2, r3
 8002a2a:	617b      	str	r3, [r7, #20]
 8002a2c:	e004      	b.n	8002a38 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a0c      	ldr	r2, [pc, #48]	@ (8002a64 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002a32:	fb02 f303 	mul.w	r3, r2, r3
 8002a36:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	613b      	str	r3, [r7, #16]
      break;
 8002a3c:	e002      	b.n	8002a44 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a3e:	4b06      	ldr	r3, [pc, #24]	@ (8002a58 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a40:	613b      	str	r3, [r7, #16]
      break;
 8002a42:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a44:	693b      	ldr	r3, [r7, #16]
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	371c      	adds	r7, #28
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	40021000 	.word	0x40021000
 8002a58:	007a1200 	.word	0x007a1200
 8002a5c:	08004100 	.word	0x08004100
 8002a60:	08004110 	.word	0x08004110
 8002a64:	003d0900 	.word	0x003d0900

08002a68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d101      	bne.n	8002a7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e049      	b.n	8002b0e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d106      	bne.n	8002a94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f7fe fa60 	bl	8000f54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2202      	movs	r2, #2
 8002a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	3304      	adds	r3, #4
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	4610      	mov	r0, r2
 8002aa8:	f000 f94c 	bl	8002d44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2201      	movs	r2, #1
 8002ab0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2201      	movs	r2, #1
 8002af0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
	...

08002b18 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b085      	sub	sp, #20
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d001      	beq.n	8002b30 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e033      	b.n	8002b98 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2202      	movs	r2, #2
 8002b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a19      	ldr	r2, [pc, #100]	@ (8002ba4 <HAL_TIM_Base_Start+0x8c>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d009      	beq.n	8002b56 <HAL_TIM_Base_Start+0x3e>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b4a:	d004      	beq.n	8002b56 <HAL_TIM_Base_Start+0x3e>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a15      	ldr	r2, [pc, #84]	@ (8002ba8 <HAL_TIM_Base_Start+0x90>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d115      	bne.n	8002b82 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	689a      	ldr	r2, [r3, #8]
 8002b5c:	4b13      	ldr	r3, [pc, #76]	@ (8002bac <HAL_TIM_Base_Start+0x94>)
 8002b5e:	4013      	ands	r3, r2
 8002b60:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2b06      	cmp	r3, #6
 8002b66:	d015      	beq.n	8002b94 <HAL_TIM_Base_Start+0x7c>
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b6e:	d011      	beq.n	8002b94 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f042 0201 	orr.w	r2, r2, #1
 8002b7e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b80:	e008      	b.n	8002b94 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f042 0201 	orr.w	r2, r2, #1
 8002b90:	601a      	str	r2, [r3, #0]
 8002b92:	e000      	b.n	8002b96 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b94:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002b96:	2300      	movs	r3, #0
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3714      	adds	r7, #20
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr
 8002ba4:	40012c00 	.word	0x40012c00
 8002ba8:	40014000 	.word	0x40014000
 8002bac:	00010007 	.word	0x00010007

08002bb0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d101      	bne.n	8002bcc <HAL_TIM_ConfigClockSource+0x1c>
 8002bc8:	2302      	movs	r3, #2
 8002bca:	e0b6      	b.n	8002d3a <HAL_TIM_ConfigClockSource+0x18a>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2202      	movs	r2, #2
 8002bd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002bee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002bf6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	68ba      	ldr	r2, [r7, #8]
 8002bfe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c08:	d03e      	beq.n	8002c88 <HAL_TIM_ConfigClockSource+0xd8>
 8002c0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c0e:	f200 8087 	bhi.w	8002d20 <HAL_TIM_ConfigClockSource+0x170>
 8002c12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c16:	f000 8086 	beq.w	8002d26 <HAL_TIM_ConfigClockSource+0x176>
 8002c1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c1e:	d87f      	bhi.n	8002d20 <HAL_TIM_ConfigClockSource+0x170>
 8002c20:	2b70      	cmp	r3, #112	@ 0x70
 8002c22:	d01a      	beq.n	8002c5a <HAL_TIM_ConfigClockSource+0xaa>
 8002c24:	2b70      	cmp	r3, #112	@ 0x70
 8002c26:	d87b      	bhi.n	8002d20 <HAL_TIM_ConfigClockSource+0x170>
 8002c28:	2b60      	cmp	r3, #96	@ 0x60
 8002c2a:	d050      	beq.n	8002cce <HAL_TIM_ConfigClockSource+0x11e>
 8002c2c:	2b60      	cmp	r3, #96	@ 0x60
 8002c2e:	d877      	bhi.n	8002d20 <HAL_TIM_ConfigClockSource+0x170>
 8002c30:	2b50      	cmp	r3, #80	@ 0x50
 8002c32:	d03c      	beq.n	8002cae <HAL_TIM_ConfigClockSource+0xfe>
 8002c34:	2b50      	cmp	r3, #80	@ 0x50
 8002c36:	d873      	bhi.n	8002d20 <HAL_TIM_ConfigClockSource+0x170>
 8002c38:	2b40      	cmp	r3, #64	@ 0x40
 8002c3a:	d058      	beq.n	8002cee <HAL_TIM_ConfigClockSource+0x13e>
 8002c3c:	2b40      	cmp	r3, #64	@ 0x40
 8002c3e:	d86f      	bhi.n	8002d20 <HAL_TIM_ConfigClockSource+0x170>
 8002c40:	2b30      	cmp	r3, #48	@ 0x30
 8002c42:	d064      	beq.n	8002d0e <HAL_TIM_ConfigClockSource+0x15e>
 8002c44:	2b30      	cmp	r3, #48	@ 0x30
 8002c46:	d86b      	bhi.n	8002d20 <HAL_TIM_ConfigClockSource+0x170>
 8002c48:	2b20      	cmp	r3, #32
 8002c4a:	d060      	beq.n	8002d0e <HAL_TIM_ConfigClockSource+0x15e>
 8002c4c:	2b20      	cmp	r3, #32
 8002c4e:	d867      	bhi.n	8002d20 <HAL_TIM_ConfigClockSource+0x170>
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d05c      	beq.n	8002d0e <HAL_TIM_ConfigClockSource+0x15e>
 8002c54:	2b10      	cmp	r3, #16
 8002c56:	d05a      	beq.n	8002d0e <HAL_TIM_ConfigClockSource+0x15e>
 8002c58:	e062      	b.n	8002d20 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c6a:	f000 f95f 	bl	8002f2c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002c7c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	68ba      	ldr	r2, [r7, #8]
 8002c84:	609a      	str	r2, [r3, #8]
      break;
 8002c86:	e04f      	b.n	8002d28 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c98:	f000 f948 	bl	8002f2c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	689a      	ldr	r2, [r3, #8]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002caa:	609a      	str	r2, [r3, #8]
      break;
 8002cac:	e03c      	b.n	8002d28 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cba:	461a      	mov	r2, r3
 8002cbc:	f000 f8bc 	bl	8002e38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2150      	movs	r1, #80	@ 0x50
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f000 f915 	bl	8002ef6 <TIM_ITRx_SetConfig>
      break;
 8002ccc:	e02c      	b.n	8002d28 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cda:	461a      	mov	r2, r3
 8002cdc:	f000 f8db 	bl	8002e96 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	2160      	movs	r1, #96	@ 0x60
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f000 f905 	bl	8002ef6 <TIM_ITRx_SetConfig>
      break;
 8002cec:	e01c      	b.n	8002d28 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	f000 f89c 	bl	8002e38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	2140      	movs	r1, #64	@ 0x40
 8002d06:	4618      	mov	r0, r3
 8002d08:	f000 f8f5 	bl	8002ef6 <TIM_ITRx_SetConfig>
      break;
 8002d0c:	e00c      	b.n	8002d28 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4619      	mov	r1, r3
 8002d18:	4610      	mov	r0, r2
 8002d1a:	f000 f8ec 	bl	8002ef6 <TIM_ITRx_SetConfig>
      break;
 8002d1e:	e003      	b.n	8002d28 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	73fb      	strb	r3, [r7, #15]
      break;
 8002d24:	e000      	b.n	8002d28 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8002d26:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2200      	movs	r2, #0
 8002d34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002d38:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3710      	adds	r7, #16
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
	...

08002d44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b085      	sub	sp, #20
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	4a34      	ldr	r2, [pc, #208]	@ (8002e28 <TIM_Base_SetConfig+0xe4>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d003      	beq.n	8002d64 <TIM_Base_SetConfig+0x20>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d62:	d108      	bne.n	8002d76 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	68fa      	ldr	r2, [r7, #12]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	4a2b      	ldr	r2, [pc, #172]	@ (8002e28 <TIM_Base_SetConfig+0xe4>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d00f      	beq.n	8002d9e <TIM_Base_SetConfig+0x5a>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d84:	d00b      	beq.n	8002d9e <TIM_Base_SetConfig+0x5a>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4a28      	ldr	r2, [pc, #160]	@ (8002e2c <TIM_Base_SetConfig+0xe8>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d007      	beq.n	8002d9e <TIM_Base_SetConfig+0x5a>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	4a27      	ldr	r2, [pc, #156]	@ (8002e30 <TIM_Base_SetConfig+0xec>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d003      	beq.n	8002d9e <TIM_Base_SetConfig+0x5a>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	4a26      	ldr	r2, [pc, #152]	@ (8002e34 <TIM_Base_SetConfig+0xf0>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d108      	bne.n	8002db0 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002da4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	68fa      	ldr	r2, [r7, #12]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	695b      	ldr	r3, [r3, #20]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	68fa      	ldr	r2, [r7, #12]
 8002dc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	689a      	ldr	r2, [r3, #8]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	4a14      	ldr	r2, [pc, #80]	@ (8002e28 <TIM_Base_SetConfig+0xe4>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d00b      	beq.n	8002df4 <TIM_Base_SetConfig+0xb0>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	4a13      	ldr	r2, [pc, #76]	@ (8002e2c <TIM_Base_SetConfig+0xe8>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d007      	beq.n	8002df4 <TIM_Base_SetConfig+0xb0>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	4a12      	ldr	r2, [pc, #72]	@ (8002e30 <TIM_Base_SetConfig+0xec>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d003      	beq.n	8002df4 <TIM_Base_SetConfig+0xb0>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	4a11      	ldr	r2, [pc, #68]	@ (8002e34 <TIM_Base_SetConfig+0xf0>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d103      	bne.n	8002dfc <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	691a      	ldr	r2, [r3, #16]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	691b      	ldr	r3, [r3, #16]
 8002e06:	f003 0301 	and.w	r3, r3, #1
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d105      	bne.n	8002e1a <TIM_Base_SetConfig+0xd6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	691b      	ldr	r3, [r3, #16]
 8002e12:	f023 0201 	bic.w	r2, r3, #1
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	611a      	str	r2, [r3, #16]
  }
}
 8002e1a:	bf00      	nop
 8002e1c:	3714      	adds	r7, #20
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
 8002e26:	bf00      	nop
 8002e28:	40012c00 	.word	0x40012c00
 8002e2c:	40014000 	.word	0x40014000
 8002e30:	40014400 	.word	0x40014400
 8002e34:	40014800 	.word	0x40014800

08002e38 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b087      	sub	sp, #28
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	60f8      	str	r0, [r7, #12]
 8002e40:	60b9      	str	r1, [r7, #8]
 8002e42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	6a1b      	ldr	r3, [r3, #32]
 8002e48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6a1b      	ldr	r3, [r3, #32]
 8002e4e:	f023 0201 	bic.w	r2, r3, #1
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	699b      	ldr	r3, [r3, #24]
 8002e5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002e62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	011b      	lsls	r3, r3, #4
 8002e68:	693a      	ldr	r2, [r7, #16]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	f023 030a 	bic.w	r3, r3, #10
 8002e74:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002e76:	697a      	ldr	r2, [r7, #20]
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	693a      	ldr	r2, [r7, #16]
 8002e82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	697a      	ldr	r2, [r7, #20]
 8002e88:	621a      	str	r2, [r3, #32]
}
 8002e8a:	bf00      	nop
 8002e8c:	371c      	adds	r7, #28
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr

08002e96 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e96:	b480      	push	{r7}
 8002e98:	b087      	sub	sp, #28
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	60f8      	str	r0, [r7, #12]
 8002e9e:	60b9      	str	r1, [r7, #8]
 8002ea0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	6a1b      	ldr	r3, [r3, #32]
 8002ea6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	6a1b      	ldr	r3, [r3, #32]
 8002eac:	f023 0210 	bic.w	r2, r3, #16
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002ec0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	031b      	lsls	r3, r3, #12
 8002ec6:	693a      	ldr	r2, [r7, #16]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002ed2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	011b      	lsls	r3, r3, #4
 8002ed8:	697a      	ldr	r2, [r7, #20]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	693a      	ldr	r2, [r7, #16]
 8002ee2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	697a      	ldr	r2, [r7, #20]
 8002ee8:	621a      	str	r2, [r3, #32]
}
 8002eea:	bf00      	nop
 8002eec:	371c      	adds	r7, #28
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr

08002ef6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002ef6:	b480      	push	{r7}
 8002ef8:	b085      	sub	sp, #20
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	6078      	str	r0, [r7, #4]
 8002efe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f0c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f0e:	683a      	ldr	r2, [r7, #0]
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	f043 0307 	orr.w	r3, r3, #7
 8002f18:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	68fa      	ldr	r2, [r7, #12]
 8002f1e:	609a      	str	r2, [r3, #8]
}
 8002f20:	bf00      	nop
 8002f22:	3714      	adds	r7, #20
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr

08002f2c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b087      	sub	sp, #28
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	60f8      	str	r0, [r7, #12]
 8002f34:	60b9      	str	r1, [r7, #8]
 8002f36:	607a      	str	r2, [r7, #4]
 8002f38:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002f46:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	021a      	lsls	r2, r3, #8
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	431a      	orrs	r2, r3
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	697a      	ldr	r2, [r7, #20]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	697a      	ldr	r2, [r7, #20]
 8002f5e:	609a      	str	r2, [r3, #8]
}
 8002f60:	bf00      	nop
 8002f62:	371c      	adds	r7, #28
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr

08002f6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b085      	sub	sp, #20
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d101      	bne.n	8002f84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002f80:	2302      	movs	r3, #2
 8002f82:	e04f      	b.n	8003024 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2201      	movs	r2, #1
 8002f88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2202      	movs	r2, #2
 8002f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a21      	ldr	r2, [pc, #132]	@ (8003030 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d108      	bne.n	8002fc0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8002fb4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	68fa      	ldr	r2, [r7, #12]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002fc6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	68fa      	ldr	r2, [r7, #12]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	68fa      	ldr	r2, [r7, #12]
 8002fd8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a14      	ldr	r2, [pc, #80]	@ (8003030 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d009      	beq.n	8002ff8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fec:	d004      	beq.n	8002ff8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a10      	ldr	r2, [pc, #64]	@ (8003034 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d10c      	bne.n	8003012 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002ffe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	68ba      	ldr	r2, [r7, #8]
 8003006:	4313      	orrs	r3, r2
 8003008:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	68ba      	ldr	r2, [r7, #8]
 8003010:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2201      	movs	r2, #1
 8003016:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003022:	2300      	movs	r3, #0
}
 8003024:	4618      	mov	r0, r3
 8003026:	3714      	adds	r7, #20
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr
 8003030:	40012c00 	.word	0x40012c00
 8003034:	40014000 	.word	0x40014000

08003038 <memset>:
 8003038:	4402      	add	r2, r0
 800303a:	4603      	mov	r3, r0
 800303c:	4293      	cmp	r3, r2
 800303e:	d100      	bne.n	8003042 <memset+0xa>
 8003040:	4770      	bx	lr
 8003042:	f803 1b01 	strb.w	r1, [r3], #1
 8003046:	e7f9      	b.n	800303c <memset+0x4>

08003048 <__libc_init_array>:
 8003048:	b570      	push	{r4, r5, r6, lr}
 800304a:	4d0d      	ldr	r5, [pc, #52]	@ (8003080 <__libc_init_array+0x38>)
 800304c:	4c0d      	ldr	r4, [pc, #52]	@ (8003084 <__libc_init_array+0x3c>)
 800304e:	1b64      	subs	r4, r4, r5
 8003050:	10a4      	asrs	r4, r4, #2
 8003052:	2600      	movs	r6, #0
 8003054:	42a6      	cmp	r6, r4
 8003056:	d109      	bne.n	800306c <__libc_init_array+0x24>
 8003058:	4d0b      	ldr	r5, [pc, #44]	@ (8003088 <__libc_init_array+0x40>)
 800305a:	4c0c      	ldr	r4, [pc, #48]	@ (800308c <__libc_init_array+0x44>)
 800305c:	f001 f83c 	bl	80040d8 <_init>
 8003060:	1b64      	subs	r4, r4, r5
 8003062:	10a4      	asrs	r4, r4, #2
 8003064:	2600      	movs	r6, #0
 8003066:	42a6      	cmp	r6, r4
 8003068:	d105      	bne.n	8003076 <__libc_init_array+0x2e>
 800306a:	bd70      	pop	{r4, r5, r6, pc}
 800306c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003070:	4798      	blx	r3
 8003072:	3601      	adds	r6, #1
 8003074:	e7ee      	b.n	8003054 <__libc_init_array+0xc>
 8003076:	f855 3b04 	ldr.w	r3, [r5], #4
 800307a:	4798      	blx	r3
 800307c:	3601      	adds	r6, #1
 800307e:	e7f2      	b.n	8003066 <__libc_init_array+0x1e>
 8003080:	080042f8 	.word	0x080042f8
 8003084:	080042f8 	.word	0x080042f8
 8003088:	080042f8 	.word	0x080042f8
 800308c:	080042fc 	.word	0x080042fc

08003090 <sin>:
 8003090:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003092:	ec53 2b10 	vmov	r2, r3, d0
 8003096:	4826      	ldr	r0, [pc, #152]	@ (8003130 <sin+0xa0>)
 8003098:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800309c:	4281      	cmp	r1, r0
 800309e:	d807      	bhi.n	80030b0 <sin+0x20>
 80030a0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8003128 <sin+0x98>
 80030a4:	2000      	movs	r0, #0
 80030a6:	b005      	add	sp, #20
 80030a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80030ac:	f000 b90c 	b.w	80032c8 <__kernel_sin>
 80030b0:	4820      	ldr	r0, [pc, #128]	@ (8003134 <sin+0xa4>)
 80030b2:	4281      	cmp	r1, r0
 80030b4:	d908      	bls.n	80030c8 <sin+0x38>
 80030b6:	4610      	mov	r0, r2
 80030b8:	4619      	mov	r1, r3
 80030ba:	f7fd f889 	bl	80001d0 <__aeabi_dsub>
 80030be:	ec41 0b10 	vmov	d0, r0, r1
 80030c2:	b005      	add	sp, #20
 80030c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80030c8:	4668      	mov	r0, sp
 80030ca:	f000 f9b9 	bl	8003440 <__ieee754_rem_pio2>
 80030ce:	f000 0003 	and.w	r0, r0, #3
 80030d2:	2801      	cmp	r0, #1
 80030d4:	d00c      	beq.n	80030f0 <sin+0x60>
 80030d6:	2802      	cmp	r0, #2
 80030d8:	d011      	beq.n	80030fe <sin+0x6e>
 80030da:	b9e8      	cbnz	r0, 8003118 <sin+0x88>
 80030dc:	ed9d 1b02 	vldr	d1, [sp, #8]
 80030e0:	ed9d 0b00 	vldr	d0, [sp]
 80030e4:	2001      	movs	r0, #1
 80030e6:	f000 f8ef 	bl	80032c8 <__kernel_sin>
 80030ea:	ec51 0b10 	vmov	r0, r1, d0
 80030ee:	e7e6      	b.n	80030be <sin+0x2e>
 80030f0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80030f4:	ed9d 0b00 	vldr	d0, [sp]
 80030f8:	f000 f81e 	bl	8003138 <__kernel_cos>
 80030fc:	e7f5      	b.n	80030ea <sin+0x5a>
 80030fe:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003102:	ed9d 0b00 	vldr	d0, [sp]
 8003106:	2001      	movs	r0, #1
 8003108:	f000 f8de 	bl	80032c8 <__kernel_sin>
 800310c:	ec53 2b10 	vmov	r2, r3, d0
 8003110:	4610      	mov	r0, r2
 8003112:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8003116:	e7d2      	b.n	80030be <sin+0x2e>
 8003118:	ed9d 1b02 	vldr	d1, [sp, #8]
 800311c:	ed9d 0b00 	vldr	d0, [sp]
 8003120:	f000 f80a 	bl	8003138 <__kernel_cos>
 8003124:	e7f2      	b.n	800310c <sin+0x7c>
 8003126:	bf00      	nop
	...
 8003130:	3fe921fb 	.word	0x3fe921fb
 8003134:	7fefffff 	.word	0x7fefffff

08003138 <__kernel_cos>:
 8003138:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800313c:	ec57 6b10 	vmov	r6, r7, d0
 8003140:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8003144:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8003148:	ed8d 1b00 	vstr	d1, [sp]
 800314c:	d206      	bcs.n	800315c <__kernel_cos+0x24>
 800314e:	4630      	mov	r0, r6
 8003150:	4639      	mov	r1, r7
 8003152:	f7fd fc8f 	bl	8000a74 <__aeabi_d2iz>
 8003156:	2800      	cmp	r0, #0
 8003158:	f000 8088 	beq.w	800326c <__kernel_cos+0x134>
 800315c:	4632      	mov	r2, r6
 800315e:	463b      	mov	r3, r7
 8003160:	4630      	mov	r0, r6
 8003162:	4639      	mov	r1, r7
 8003164:	f7fd f9ec 	bl	8000540 <__aeabi_dmul>
 8003168:	4b51      	ldr	r3, [pc, #324]	@ (80032b0 <__kernel_cos+0x178>)
 800316a:	2200      	movs	r2, #0
 800316c:	4604      	mov	r4, r0
 800316e:	460d      	mov	r5, r1
 8003170:	f7fd f9e6 	bl	8000540 <__aeabi_dmul>
 8003174:	a340      	add	r3, pc, #256	@ (adr r3, 8003278 <__kernel_cos+0x140>)
 8003176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800317a:	4682      	mov	sl, r0
 800317c:	468b      	mov	fp, r1
 800317e:	4620      	mov	r0, r4
 8003180:	4629      	mov	r1, r5
 8003182:	f7fd f9dd 	bl	8000540 <__aeabi_dmul>
 8003186:	a33e      	add	r3, pc, #248	@ (adr r3, 8003280 <__kernel_cos+0x148>)
 8003188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800318c:	f7fd f822 	bl	80001d4 <__adddf3>
 8003190:	4622      	mov	r2, r4
 8003192:	462b      	mov	r3, r5
 8003194:	f7fd f9d4 	bl	8000540 <__aeabi_dmul>
 8003198:	a33b      	add	r3, pc, #236	@ (adr r3, 8003288 <__kernel_cos+0x150>)
 800319a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800319e:	f7fd f817 	bl	80001d0 <__aeabi_dsub>
 80031a2:	4622      	mov	r2, r4
 80031a4:	462b      	mov	r3, r5
 80031a6:	f7fd f9cb 	bl	8000540 <__aeabi_dmul>
 80031aa:	a339      	add	r3, pc, #228	@ (adr r3, 8003290 <__kernel_cos+0x158>)
 80031ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031b0:	f7fd f810 	bl	80001d4 <__adddf3>
 80031b4:	4622      	mov	r2, r4
 80031b6:	462b      	mov	r3, r5
 80031b8:	f7fd f9c2 	bl	8000540 <__aeabi_dmul>
 80031bc:	a336      	add	r3, pc, #216	@ (adr r3, 8003298 <__kernel_cos+0x160>)
 80031be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031c2:	f7fd f805 	bl	80001d0 <__aeabi_dsub>
 80031c6:	4622      	mov	r2, r4
 80031c8:	462b      	mov	r3, r5
 80031ca:	f7fd f9b9 	bl	8000540 <__aeabi_dmul>
 80031ce:	a334      	add	r3, pc, #208	@ (adr r3, 80032a0 <__kernel_cos+0x168>)
 80031d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031d4:	f7fc fffe 	bl	80001d4 <__adddf3>
 80031d8:	4622      	mov	r2, r4
 80031da:	462b      	mov	r3, r5
 80031dc:	f7fd f9b0 	bl	8000540 <__aeabi_dmul>
 80031e0:	4622      	mov	r2, r4
 80031e2:	462b      	mov	r3, r5
 80031e4:	f7fd f9ac 	bl	8000540 <__aeabi_dmul>
 80031e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80031ec:	4604      	mov	r4, r0
 80031ee:	460d      	mov	r5, r1
 80031f0:	4630      	mov	r0, r6
 80031f2:	4639      	mov	r1, r7
 80031f4:	f7fd f9a4 	bl	8000540 <__aeabi_dmul>
 80031f8:	460b      	mov	r3, r1
 80031fa:	4602      	mov	r2, r0
 80031fc:	4629      	mov	r1, r5
 80031fe:	4620      	mov	r0, r4
 8003200:	f7fc ffe6 	bl	80001d0 <__aeabi_dsub>
 8003204:	4b2b      	ldr	r3, [pc, #172]	@ (80032b4 <__kernel_cos+0x17c>)
 8003206:	4598      	cmp	r8, r3
 8003208:	4606      	mov	r6, r0
 800320a:	460f      	mov	r7, r1
 800320c:	d810      	bhi.n	8003230 <__kernel_cos+0xf8>
 800320e:	4602      	mov	r2, r0
 8003210:	460b      	mov	r3, r1
 8003212:	4650      	mov	r0, sl
 8003214:	4659      	mov	r1, fp
 8003216:	f7fc ffdb 	bl	80001d0 <__aeabi_dsub>
 800321a:	460b      	mov	r3, r1
 800321c:	4926      	ldr	r1, [pc, #152]	@ (80032b8 <__kernel_cos+0x180>)
 800321e:	4602      	mov	r2, r0
 8003220:	2000      	movs	r0, #0
 8003222:	f7fc ffd5 	bl	80001d0 <__aeabi_dsub>
 8003226:	ec41 0b10 	vmov	d0, r0, r1
 800322a:	b003      	add	sp, #12
 800322c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003230:	4b22      	ldr	r3, [pc, #136]	@ (80032bc <__kernel_cos+0x184>)
 8003232:	4921      	ldr	r1, [pc, #132]	@ (80032b8 <__kernel_cos+0x180>)
 8003234:	4598      	cmp	r8, r3
 8003236:	bf8c      	ite	hi
 8003238:	4d21      	ldrhi	r5, [pc, #132]	@ (80032c0 <__kernel_cos+0x188>)
 800323a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800323e:	2400      	movs	r4, #0
 8003240:	4622      	mov	r2, r4
 8003242:	462b      	mov	r3, r5
 8003244:	2000      	movs	r0, #0
 8003246:	f7fc ffc3 	bl	80001d0 <__aeabi_dsub>
 800324a:	4622      	mov	r2, r4
 800324c:	4680      	mov	r8, r0
 800324e:	4689      	mov	r9, r1
 8003250:	462b      	mov	r3, r5
 8003252:	4650      	mov	r0, sl
 8003254:	4659      	mov	r1, fp
 8003256:	f7fc ffbb 	bl	80001d0 <__aeabi_dsub>
 800325a:	4632      	mov	r2, r6
 800325c:	463b      	mov	r3, r7
 800325e:	f7fc ffb7 	bl	80001d0 <__aeabi_dsub>
 8003262:	4602      	mov	r2, r0
 8003264:	460b      	mov	r3, r1
 8003266:	4640      	mov	r0, r8
 8003268:	4649      	mov	r1, r9
 800326a:	e7da      	b.n	8003222 <__kernel_cos+0xea>
 800326c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 80032a8 <__kernel_cos+0x170>
 8003270:	e7db      	b.n	800322a <__kernel_cos+0xf2>
 8003272:	bf00      	nop
 8003274:	f3af 8000 	nop.w
 8003278:	be8838d4 	.word	0xbe8838d4
 800327c:	bda8fae9 	.word	0xbda8fae9
 8003280:	bdb4b1c4 	.word	0xbdb4b1c4
 8003284:	3e21ee9e 	.word	0x3e21ee9e
 8003288:	809c52ad 	.word	0x809c52ad
 800328c:	3e927e4f 	.word	0x3e927e4f
 8003290:	19cb1590 	.word	0x19cb1590
 8003294:	3efa01a0 	.word	0x3efa01a0
 8003298:	16c15177 	.word	0x16c15177
 800329c:	3f56c16c 	.word	0x3f56c16c
 80032a0:	5555554c 	.word	0x5555554c
 80032a4:	3fa55555 	.word	0x3fa55555
 80032a8:	00000000 	.word	0x00000000
 80032ac:	3ff00000 	.word	0x3ff00000
 80032b0:	3fe00000 	.word	0x3fe00000
 80032b4:	3fd33332 	.word	0x3fd33332
 80032b8:	3ff00000 	.word	0x3ff00000
 80032bc:	3fe90000 	.word	0x3fe90000
 80032c0:	3fd20000 	.word	0x3fd20000
 80032c4:	00000000 	.word	0x00000000

080032c8 <__kernel_sin>:
 80032c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032cc:	ec55 4b10 	vmov	r4, r5, d0
 80032d0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80032d4:	b085      	sub	sp, #20
 80032d6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 80032da:	ed8d 1b02 	vstr	d1, [sp, #8]
 80032de:	4680      	mov	r8, r0
 80032e0:	d205      	bcs.n	80032ee <__kernel_sin+0x26>
 80032e2:	4620      	mov	r0, r4
 80032e4:	4629      	mov	r1, r5
 80032e6:	f7fd fbc5 	bl	8000a74 <__aeabi_d2iz>
 80032ea:	2800      	cmp	r0, #0
 80032ec:	d052      	beq.n	8003394 <__kernel_sin+0xcc>
 80032ee:	4622      	mov	r2, r4
 80032f0:	462b      	mov	r3, r5
 80032f2:	4620      	mov	r0, r4
 80032f4:	4629      	mov	r1, r5
 80032f6:	f7fd f923 	bl	8000540 <__aeabi_dmul>
 80032fa:	4682      	mov	sl, r0
 80032fc:	468b      	mov	fp, r1
 80032fe:	4602      	mov	r2, r0
 8003300:	460b      	mov	r3, r1
 8003302:	4620      	mov	r0, r4
 8003304:	4629      	mov	r1, r5
 8003306:	f7fd f91b 	bl	8000540 <__aeabi_dmul>
 800330a:	a342      	add	r3, pc, #264	@ (adr r3, 8003414 <__kernel_sin+0x14c>)
 800330c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003310:	e9cd 0100 	strd	r0, r1, [sp]
 8003314:	4650      	mov	r0, sl
 8003316:	4659      	mov	r1, fp
 8003318:	f7fd f912 	bl	8000540 <__aeabi_dmul>
 800331c:	a33f      	add	r3, pc, #252	@ (adr r3, 800341c <__kernel_sin+0x154>)
 800331e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003322:	f7fc ff55 	bl	80001d0 <__aeabi_dsub>
 8003326:	4652      	mov	r2, sl
 8003328:	465b      	mov	r3, fp
 800332a:	f7fd f909 	bl	8000540 <__aeabi_dmul>
 800332e:	a33d      	add	r3, pc, #244	@ (adr r3, 8003424 <__kernel_sin+0x15c>)
 8003330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003334:	f7fc ff4e 	bl	80001d4 <__adddf3>
 8003338:	4652      	mov	r2, sl
 800333a:	465b      	mov	r3, fp
 800333c:	f7fd f900 	bl	8000540 <__aeabi_dmul>
 8003340:	a33a      	add	r3, pc, #232	@ (adr r3, 800342c <__kernel_sin+0x164>)
 8003342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003346:	f7fc ff43 	bl	80001d0 <__aeabi_dsub>
 800334a:	4652      	mov	r2, sl
 800334c:	465b      	mov	r3, fp
 800334e:	f7fd f8f7 	bl	8000540 <__aeabi_dmul>
 8003352:	a338      	add	r3, pc, #224	@ (adr r3, 8003434 <__kernel_sin+0x16c>)
 8003354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003358:	f7fc ff3c 	bl	80001d4 <__adddf3>
 800335c:	4606      	mov	r6, r0
 800335e:	460f      	mov	r7, r1
 8003360:	f1b8 0f00 	cmp.w	r8, #0
 8003364:	d11b      	bne.n	800339e <__kernel_sin+0xd6>
 8003366:	4602      	mov	r2, r0
 8003368:	460b      	mov	r3, r1
 800336a:	4650      	mov	r0, sl
 800336c:	4659      	mov	r1, fp
 800336e:	f7fd f8e7 	bl	8000540 <__aeabi_dmul>
 8003372:	a325      	add	r3, pc, #148	@ (adr r3, 8003408 <__kernel_sin+0x140>)
 8003374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003378:	f7fc ff2a 	bl	80001d0 <__aeabi_dsub>
 800337c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003380:	f7fd f8de 	bl	8000540 <__aeabi_dmul>
 8003384:	4602      	mov	r2, r0
 8003386:	460b      	mov	r3, r1
 8003388:	4620      	mov	r0, r4
 800338a:	4629      	mov	r1, r5
 800338c:	f7fc ff22 	bl	80001d4 <__adddf3>
 8003390:	4604      	mov	r4, r0
 8003392:	460d      	mov	r5, r1
 8003394:	ec45 4b10 	vmov	d0, r4, r5
 8003398:	b005      	add	sp, #20
 800339a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800339e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80033a2:	4b1b      	ldr	r3, [pc, #108]	@ (8003410 <__kernel_sin+0x148>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	f7fd f8cb 	bl	8000540 <__aeabi_dmul>
 80033aa:	4632      	mov	r2, r6
 80033ac:	4680      	mov	r8, r0
 80033ae:	4689      	mov	r9, r1
 80033b0:	463b      	mov	r3, r7
 80033b2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80033b6:	f7fd f8c3 	bl	8000540 <__aeabi_dmul>
 80033ba:	4602      	mov	r2, r0
 80033bc:	460b      	mov	r3, r1
 80033be:	4640      	mov	r0, r8
 80033c0:	4649      	mov	r1, r9
 80033c2:	f7fc ff05 	bl	80001d0 <__aeabi_dsub>
 80033c6:	4652      	mov	r2, sl
 80033c8:	465b      	mov	r3, fp
 80033ca:	f7fd f8b9 	bl	8000540 <__aeabi_dmul>
 80033ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80033d2:	f7fc fefd 	bl	80001d0 <__aeabi_dsub>
 80033d6:	a30c      	add	r3, pc, #48	@ (adr r3, 8003408 <__kernel_sin+0x140>)
 80033d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033dc:	4606      	mov	r6, r0
 80033de:	460f      	mov	r7, r1
 80033e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80033e4:	f7fd f8ac 	bl	8000540 <__aeabi_dmul>
 80033e8:	4602      	mov	r2, r0
 80033ea:	460b      	mov	r3, r1
 80033ec:	4630      	mov	r0, r6
 80033ee:	4639      	mov	r1, r7
 80033f0:	f7fc fef0 	bl	80001d4 <__adddf3>
 80033f4:	4602      	mov	r2, r0
 80033f6:	460b      	mov	r3, r1
 80033f8:	4620      	mov	r0, r4
 80033fa:	4629      	mov	r1, r5
 80033fc:	f7fc fee8 	bl	80001d0 <__aeabi_dsub>
 8003400:	e7c6      	b.n	8003390 <__kernel_sin+0xc8>
 8003402:	bf00      	nop
 8003404:	f3af 8000 	nop.w
 8003408:	55555549 	.word	0x55555549
 800340c:	3fc55555 	.word	0x3fc55555
 8003410:	3fe00000 	.word	0x3fe00000
 8003414:	5acfd57c 	.word	0x5acfd57c
 8003418:	3de5d93a 	.word	0x3de5d93a
 800341c:	8a2b9ceb 	.word	0x8a2b9ceb
 8003420:	3e5ae5e6 	.word	0x3e5ae5e6
 8003424:	57b1fe7d 	.word	0x57b1fe7d
 8003428:	3ec71de3 	.word	0x3ec71de3
 800342c:	19c161d5 	.word	0x19c161d5
 8003430:	3f2a01a0 	.word	0x3f2a01a0
 8003434:	1110f8a6 	.word	0x1110f8a6
 8003438:	3f811111 	.word	0x3f811111
 800343c:	00000000 	.word	0x00000000

08003440 <__ieee754_rem_pio2>:
 8003440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003444:	ec57 6b10 	vmov	r6, r7, d0
 8003448:	4bc5      	ldr	r3, [pc, #788]	@ (8003760 <__ieee754_rem_pio2+0x320>)
 800344a:	b08d      	sub	sp, #52	@ 0x34
 800344c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8003450:	4598      	cmp	r8, r3
 8003452:	4604      	mov	r4, r0
 8003454:	9704      	str	r7, [sp, #16]
 8003456:	d807      	bhi.n	8003468 <__ieee754_rem_pio2+0x28>
 8003458:	2200      	movs	r2, #0
 800345a:	2300      	movs	r3, #0
 800345c:	ed80 0b00 	vstr	d0, [r0]
 8003460:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8003464:	2500      	movs	r5, #0
 8003466:	e028      	b.n	80034ba <__ieee754_rem_pio2+0x7a>
 8003468:	4bbe      	ldr	r3, [pc, #760]	@ (8003764 <__ieee754_rem_pio2+0x324>)
 800346a:	4598      	cmp	r8, r3
 800346c:	d878      	bhi.n	8003560 <__ieee754_rem_pio2+0x120>
 800346e:	9b04      	ldr	r3, [sp, #16]
 8003470:	4dbd      	ldr	r5, [pc, #756]	@ (8003768 <__ieee754_rem_pio2+0x328>)
 8003472:	2b00      	cmp	r3, #0
 8003474:	4630      	mov	r0, r6
 8003476:	a3ac      	add	r3, pc, #688	@ (adr r3, 8003728 <__ieee754_rem_pio2+0x2e8>)
 8003478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800347c:	4639      	mov	r1, r7
 800347e:	dd38      	ble.n	80034f2 <__ieee754_rem_pio2+0xb2>
 8003480:	f7fc fea6 	bl	80001d0 <__aeabi_dsub>
 8003484:	45a8      	cmp	r8, r5
 8003486:	4606      	mov	r6, r0
 8003488:	460f      	mov	r7, r1
 800348a:	d01a      	beq.n	80034c2 <__ieee754_rem_pio2+0x82>
 800348c:	a3a8      	add	r3, pc, #672	@ (adr r3, 8003730 <__ieee754_rem_pio2+0x2f0>)
 800348e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003492:	f7fc fe9d 	bl	80001d0 <__aeabi_dsub>
 8003496:	4602      	mov	r2, r0
 8003498:	460b      	mov	r3, r1
 800349a:	4680      	mov	r8, r0
 800349c:	4689      	mov	r9, r1
 800349e:	4630      	mov	r0, r6
 80034a0:	4639      	mov	r1, r7
 80034a2:	f7fc fe95 	bl	80001d0 <__aeabi_dsub>
 80034a6:	a3a2      	add	r3, pc, #648	@ (adr r3, 8003730 <__ieee754_rem_pio2+0x2f0>)
 80034a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ac:	f7fc fe90 	bl	80001d0 <__aeabi_dsub>
 80034b0:	e9c4 8900 	strd	r8, r9, [r4]
 80034b4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80034b8:	2501      	movs	r5, #1
 80034ba:	4628      	mov	r0, r5
 80034bc:	b00d      	add	sp, #52	@ 0x34
 80034be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034c2:	a39d      	add	r3, pc, #628	@ (adr r3, 8003738 <__ieee754_rem_pio2+0x2f8>)
 80034c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c8:	f7fc fe82 	bl	80001d0 <__aeabi_dsub>
 80034cc:	a39c      	add	r3, pc, #624	@ (adr r3, 8003740 <__ieee754_rem_pio2+0x300>)
 80034ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034d2:	4606      	mov	r6, r0
 80034d4:	460f      	mov	r7, r1
 80034d6:	f7fc fe7b 	bl	80001d0 <__aeabi_dsub>
 80034da:	4602      	mov	r2, r0
 80034dc:	460b      	mov	r3, r1
 80034de:	4680      	mov	r8, r0
 80034e0:	4689      	mov	r9, r1
 80034e2:	4630      	mov	r0, r6
 80034e4:	4639      	mov	r1, r7
 80034e6:	f7fc fe73 	bl	80001d0 <__aeabi_dsub>
 80034ea:	a395      	add	r3, pc, #596	@ (adr r3, 8003740 <__ieee754_rem_pio2+0x300>)
 80034ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034f0:	e7dc      	b.n	80034ac <__ieee754_rem_pio2+0x6c>
 80034f2:	f7fc fe6f 	bl	80001d4 <__adddf3>
 80034f6:	45a8      	cmp	r8, r5
 80034f8:	4606      	mov	r6, r0
 80034fa:	460f      	mov	r7, r1
 80034fc:	d018      	beq.n	8003530 <__ieee754_rem_pio2+0xf0>
 80034fe:	a38c      	add	r3, pc, #560	@ (adr r3, 8003730 <__ieee754_rem_pio2+0x2f0>)
 8003500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003504:	f7fc fe66 	bl	80001d4 <__adddf3>
 8003508:	4602      	mov	r2, r0
 800350a:	460b      	mov	r3, r1
 800350c:	4680      	mov	r8, r0
 800350e:	4689      	mov	r9, r1
 8003510:	4630      	mov	r0, r6
 8003512:	4639      	mov	r1, r7
 8003514:	f7fc fe5c 	bl	80001d0 <__aeabi_dsub>
 8003518:	a385      	add	r3, pc, #532	@ (adr r3, 8003730 <__ieee754_rem_pio2+0x2f0>)
 800351a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800351e:	f7fc fe59 	bl	80001d4 <__adddf3>
 8003522:	f04f 35ff 	mov.w	r5, #4294967295
 8003526:	e9c4 8900 	strd	r8, r9, [r4]
 800352a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800352e:	e7c4      	b.n	80034ba <__ieee754_rem_pio2+0x7a>
 8003530:	a381      	add	r3, pc, #516	@ (adr r3, 8003738 <__ieee754_rem_pio2+0x2f8>)
 8003532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003536:	f7fc fe4d 	bl	80001d4 <__adddf3>
 800353a:	a381      	add	r3, pc, #516	@ (adr r3, 8003740 <__ieee754_rem_pio2+0x300>)
 800353c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003540:	4606      	mov	r6, r0
 8003542:	460f      	mov	r7, r1
 8003544:	f7fc fe46 	bl	80001d4 <__adddf3>
 8003548:	4602      	mov	r2, r0
 800354a:	460b      	mov	r3, r1
 800354c:	4680      	mov	r8, r0
 800354e:	4689      	mov	r9, r1
 8003550:	4630      	mov	r0, r6
 8003552:	4639      	mov	r1, r7
 8003554:	f7fc fe3c 	bl	80001d0 <__aeabi_dsub>
 8003558:	a379      	add	r3, pc, #484	@ (adr r3, 8003740 <__ieee754_rem_pio2+0x300>)
 800355a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800355e:	e7de      	b.n	800351e <__ieee754_rem_pio2+0xde>
 8003560:	4b82      	ldr	r3, [pc, #520]	@ (800376c <__ieee754_rem_pio2+0x32c>)
 8003562:	4598      	cmp	r8, r3
 8003564:	f200 80d1 	bhi.w	800370a <__ieee754_rem_pio2+0x2ca>
 8003568:	f000 f966 	bl	8003838 <fabs>
 800356c:	ec57 6b10 	vmov	r6, r7, d0
 8003570:	a375      	add	r3, pc, #468	@ (adr r3, 8003748 <__ieee754_rem_pio2+0x308>)
 8003572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003576:	4630      	mov	r0, r6
 8003578:	4639      	mov	r1, r7
 800357a:	f7fc ffe1 	bl	8000540 <__aeabi_dmul>
 800357e:	4b7c      	ldr	r3, [pc, #496]	@ (8003770 <__ieee754_rem_pio2+0x330>)
 8003580:	2200      	movs	r2, #0
 8003582:	f7fc fe27 	bl	80001d4 <__adddf3>
 8003586:	f7fd fa75 	bl	8000a74 <__aeabi_d2iz>
 800358a:	4605      	mov	r5, r0
 800358c:	f7fc ff6e 	bl	800046c <__aeabi_i2d>
 8003590:	4602      	mov	r2, r0
 8003592:	460b      	mov	r3, r1
 8003594:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003598:	a363      	add	r3, pc, #396	@ (adr r3, 8003728 <__ieee754_rem_pio2+0x2e8>)
 800359a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800359e:	f7fc ffcf 	bl	8000540 <__aeabi_dmul>
 80035a2:	4602      	mov	r2, r0
 80035a4:	460b      	mov	r3, r1
 80035a6:	4630      	mov	r0, r6
 80035a8:	4639      	mov	r1, r7
 80035aa:	f7fc fe11 	bl	80001d0 <__aeabi_dsub>
 80035ae:	a360      	add	r3, pc, #384	@ (adr r3, 8003730 <__ieee754_rem_pio2+0x2f0>)
 80035b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035b4:	4682      	mov	sl, r0
 80035b6:	468b      	mov	fp, r1
 80035b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80035bc:	f7fc ffc0 	bl	8000540 <__aeabi_dmul>
 80035c0:	2d1f      	cmp	r5, #31
 80035c2:	4606      	mov	r6, r0
 80035c4:	460f      	mov	r7, r1
 80035c6:	dc0c      	bgt.n	80035e2 <__ieee754_rem_pio2+0x1a2>
 80035c8:	4b6a      	ldr	r3, [pc, #424]	@ (8003774 <__ieee754_rem_pio2+0x334>)
 80035ca:	1e6a      	subs	r2, r5, #1
 80035cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035d0:	4543      	cmp	r3, r8
 80035d2:	d006      	beq.n	80035e2 <__ieee754_rem_pio2+0x1a2>
 80035d4:	4632      	mov	r2, r6
 80035d6:	463b      	mov	r3, r7
 80035d8:	4650      	mov	r0, sl
 80035da:	4659      	mov	r1, fp
 80035dc:	f7fc fdf8 	bl	80001d0 <__aeabi_dsub>
 80035e0:	e00e      	b.n	8003600 <__ieee754_rem_pio2+0x1c0>
 80035e2:	463b      	mov	r3, r7
 80035e4:	4632      	mov	r2, r6
 80035e6:	4650      	mov	r0, sl
 80035e8:	4659      	mov	r1, fp
 80035ea:	f7fc fdf1 	bl	80001d0 <__aeabi_dsub>
 80035ee:	ea4f 5328 	mov.w	r3, r8, asr #20
 80035f2:	9305      	str	r3, [sp, #20]
 80035f4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80035f8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80035fc:	2b10      	cmp	r3, #16
 80035fe:	dc02      	bgt.n	8003606 <__ieee754_rem_pio2+0x1c6>
 8003600:	e9c4 0100 	strd	r0, r1, [r4]
 8003604:	e039      	b.n	800367a <__ieee754_rem_pio2+0x23a>
 8003606:	a34c      	add	r3, pc, #304	@ (adr r3, 8003738 <__ieee754_rem_pio2+0x2f8>)
 8003608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800360c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003610:	f7fc ff96 	bl	8000540 <__aeabi_dmul>
 8003614:	4606      	mov	r6, r0
 8003616:	460f      	mov	r7, r1
 8003618:	4602      	mov	r2, r0
 800361a:	460b      	mov	r3, r1
 800361c:	4650      	mov	r0, sl
 800361e:	4659      	mov	r1, fp
 8003620:	f7fc fdd6 	bl	80001d0 <__aeabi_dsub>
 8003624:	4602      	mov	r2, r0
 8003626:	460b      	mov	r3, r1
 8003628:	4680      	mov	r8, r0
 800362a:	4689      	mov	r9, r1
 800362c:	4650      	mov	r0, sl
 800362e:	4659      	mov	r1, fp
 8003630:	f7fc fdce 	bl	80001d0 <__aeabi_dsub>
 8003634:	4632      	mov	r2, r6
 8003636:	463b      	mov	r3, r7
 8003638:	f7fc fdca 	bl	80001d0 <__aeabi_dsub>
 800363c:	a340      	add	r3, pc, #256	@ (adr r3, 8003740 <__ieee754_rem_pio2+0x300>)
 800363e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003642:	4606      	mov	r6, r0
 8003644:	460f      	mov	r7, r1
 8003646:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800364a:	f7fc ff79 	bl	8000540 <__aeabi_dmul>
 800364e:	4632      	mov	r2, r6
 8003650:	463b      	mov	r3, r7
 8003652:	f7fc fdbd 	bl	80001d0 <__aeabi_dsub>
 8003656:	4602      	mov	r2, r0
 8003658:	460b      	mov	r3, r1
 800365a:	4606      	mov	r6, r0
 800365c:	460f      	mov	r7, r1
 800365e:	4640      	mov	r0, r8
 8003660:	4649      	mov	r1, r9
 8003662:	f7fc fdb5 	bl	80001d0 <__aeabi_dsub>
 8003666:	9a05      	ldr	r2, [sp, #20]
 8003668:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	2b31      	cmp	r3, #49	@ 0x31
 8003670:	dc20      	bgt.n	80036b4 <__ieee754_rem_pio2+0x274>
 8003672:	e9c4 0100 	strd	r0, r1, [r4]
 8003676:	46c2      	mov	sl, r8
 8003678:	46cb      	mov	fp, r9
 800367a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800367e:	4650      	mov	r0, sl
 8003680:	4642      	mov	r2, r8
 8003682:	464b      	mov	r3, r9
 8003684:	4659      	mov	r1, fp
 8003686:	f7fc fda3 	bl	80001d0 <__aeabi_dsub>
 800368a:	463b      	mov	r3, r7
 800368c:	4632      	mov	r2, r6
 800368e:	f7fc fd9f 	bl	80001d0 <__aeabi_dsub>
 8003692:	9b04      	ldr	r3, [sp, #16]
 8003694:	2b00      	cmp	r3, #0
 8003696:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800369a:	f6bf af0e 	bge.w	80034ba <__ieee754_rem_pio2+0x7a>
 800369e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 80036a2:	6063      	str	r3, [r4, #4]
 80036a4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80036a8:	f8c4 8000 	str.w	r8, [r4]
 80036ac:	60a0      	str	r0, [r4, #8]
 80036ae:	60e3      	str	r3, [r4, #12]
 80036b0:	426d      	negs	r5, r5
 80036b2:	e702      	b.n	80034ba <__ieee754_rem_pio2+0x7a>
 80036b4:	a326      	add	r3, pc, #152	@ (adr r3, 8003750 <__ieee754_rem_pio2+0x310>)
 80036b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80036be:	f7fc ff3f 	bl	8000540 <__aeabi_dmul>
 80036c2:	4606      	mov	r6, r0
 80036c4:	460f      	mov	r7, r1
 80036c6:	4602      	mov	r2, r0
 80036c8:	460b      	mov	r3, r1
 80036ca:	4640      	mov	r0, r8
 80036cc:	4649      	mov	r1, r9
 80036ce:	f7fc fd7f 	bl	80001d0 <__aeabi_dsub>
 80036d2:	4602      	mov	r2, r0
 80036d4:	460b      	mov	r3, r1
 80036d6:	4682      	mov	sl, r0
 80036d8:	468b      	mov	fp, r1
 80036da:	4640      	mov	r0, r8
 80036dc:	4649      	mov	r1, r9
 80036de:	f7fc fd77 	bl	80001d0 <__aeabi_dsub>
 80036e2:	4632      	mov	r2, r6
 80036e4:	463b      	mov	r3, r7
 80036e6:	f7fc fd73 	bl	80001d0 <__aeabi_dsub>
 80036ea:	a31b      	add	r3, pc, #108	@ (adr r3, 8003758 <__ieee754_rem_pio2+0x318>)
 80036ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036f0:	4606      	mov	r6, r0
 80036f2:	460f      	mov	r7, r1
 80036f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80036f8:	f7fc ff22 	bl	8000540 <__aeabi_dmul>
 80036fc:	4632      	mov	r2, r6
 80036fe:	463b      	mov	r3, r7
 8003700:	f7fc fd66 	bl	80001d0 <__aeabi_dsub>
 8003704:	4606      	mov	r6, r0
 8003706:	460f      	mov	r7, r1
 8003708:	e764      	b.n	80035d4 <__ieee754_rem_pio2+0x194>
 800370a:	4b1b      	ldr	r3, [pc, #108]	@ (8003778 <__ieee754_rem_pio2+0x338>)
 800370c:	4598      	cmp	r8, r3
 800370e:	d935      	bls.n	800377c <__ieee754_rem_pio2+0x33c>
 8003710:	4632      	mov	r2, r6
 8003712:	463b      	mov	r3, r7
 8003714:	4630      	mov	r0, r6
 8003716:	4639      	mov	r1, r7
 8003718:	f7fc fd5a 	bl	80001d0 <__aeabi_dsub>
 800371c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003720:	e9c4 0100 	strd	r0, r1, [r4]
 8003724:	e69e      	b.n	8003464 <__ieee754_rem_pio2+0x24>
 8003726:	bf00      	nop
 8003728:	54400000 	.word	0x54400000
 800372c:	3ff921fb 	.word	0x3ff921fb
 8003730:	1a626331 	.word	0x1a626331
 8003734:	3dd0b461 	.word	0x3dd0b461
 8003738:	1a600000 	.word	0x1a600000
 800373c:	3dd0b461 	.word	0x3dd0b461
 8003740:	2e037073 	.word	0x2e037073
 8003744:	3ba3198a 	.word	0x3ba3198a
 8003748:	6dc9c883 	.word	0x6dc9c883
 800374c:	3fe45f30 	.word	0x3fe45f30
 8003750:	2e000000 	.word	0x2e000000
 8003754:	3ba3198a 	.word	0x3ba3198a
 8003758:	252049c1 	.word	0x252049c1
 800375c:	397b839a 	.word	0x397b839a
 8003760:	3fe921fb 	.word	0x3fe921fb
 8003764:	4002d97b 	.word	0x4002d97b
 8003768:	3ff921fb 	.word	0x3ff921fb
 800376c:	413921fb 	.word	0x413921fb
 8003770:	3fe00000 	.word	0x3fe00000
 8003774:	08004120 	.word	0x08004120
 8003778:	7fefffff 	.word	0x7fefffff
 800377c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8003780:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8003784:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8003788:	4630      	mov	r0, r6
 800378a:	460f      	mov	r7, r1
 800378c:	f7fd f972 	bl	8000a74 <__aeabi_d2iz>
 8003790:	f7fc fe6c 	bl	800046c <__aeabi_i2d>
 8003794:	4602      	mov	r2, r0
 8003796:	460b      	mov	r3, r1
 8003798:	4630      	mov	r0, r6
 800379a:	4639      	mov	r1, r7
 800379c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80037a0:	f7fc fd16 	bl	80001d0 <__aeabi_dsub>
 80037a4:	4b22      	ldr	r3, [pc, #136]	@ (8003830 <__ieee754_rem_pio2+0x3f0>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	f7fc feca 	bl	8000540 <__aeabi_dmul>
 80037ac:	460f      	mov	r7, r1
 80037ae:	4606      	mov	r6, r0
 80037b0:	f7fd f960 	bl	8000a74 <__aeabi_d2iz>
 80037b4:	f7fc fe5a 	bl	800046c <__aeabi_i2d>
 80037b8:	4602      	mov	r2, r0
 80037ba:	460b      	mov	r3, r1
 80037bc:	4630      	mov	r0, r6
 80037be:	4639      	mov	r1, r7
 80037c0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80037c4:	f7fc fd04 	bl	80001d0 <__aeabi_dsub>
 80037c8:	4b19      	ldr	r3, [pc, #100]	@ (8003830 <__ieee754_rem_pio2+0x3f0>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	f7fc feb8 	bl	8000540 <__aeabi_dmul>
 80037d0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80037d4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 80037d8:	f04f 0803 	mov.w	r8, #3
 80037dc:	2600      	movs	r6, #0
 80037de:	2700      	movs	r7, #0
 80037e0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80037e4:	4632      	mov	r2, r6
 80037e6:	463b      	mov	r3, r7
 80037e8:	46c2      	mov	sl, r8
 80037ea:	f108 38ff 	add.w	r8, r8, #4294967295
 80037ee:	f7fd f90f 	bl	8000a10 <__aeabi_dcmpeq>
 80037f2:	2800      	cmp	r0, #0
 80037f4:	d1f4      	bne.n	80037e0 <__ieee754_rem_pio2+0x3a0>
 80037f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003834 <__ieee754_rem_pio2+0x3f4>)
 80037f8:	9301      	str	r3, [sp, #4]
 80037fa:	2302      	movs	r3, #2
 80037fc:	9300      	str	r3, [sp, #0]
 80037fe:	462a      	mov	r2, r5
 8003800:	4653      	mov	r3, sl
 8003802:	4621      	mov	r1, r4
 8003804:	a806      	add	r0, sp, #24
 8003806:	f000 f81f 	bl	8003848 <__kernel_rem_pio2>
 800380a:	9b04      	ldr	r3, [sp, #16]
 800380c:	2b00      	cmp	r3, #0
 800380e:	4605      	mov	r5, r0
 8003810:	f6bf ae53 	bge.w	80034ba <__ieee754_rem_pio2+0x7a>
 8003814:	e9d4 2100 	ldrd	r2, r1, [r4]
 8003818:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800381c:	e9c4 2300 	strd	r2, r3, [r4]
 8003820:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8003824:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003828:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800382c:	e740      	b.n	80036b0 <__ieee754_rem_pio2+0x270>
 800382e:	bf00      	nop
 8003830:	41700000 	.word	0x41700000
 8003834:	080041a0 	.word	0x080041a0

08003838 <fabs>:
 8003838:	ec51 0b10 	vmov	r0, r1, d0
 800383c:	4602      	mov	r2, r0
 800383e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003842:	ec43 2b10 	vmov	d0, r2, r3
 8003846:	4770      	bx	lr

08003848 <__kernel_rem_pio2>:
 8003848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800384c:	ed2d 8b02 	vpush	{d8}
 8003850:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8003854:	f112 0f14 	cmn.w	r2, #20
 8003858:	9306      	str	r3, [sp, #24]
 800385a:	9104      	str	r1, [sp, #16]
 800385c:	4bc2      	ldr	r3, [pc, #776]	@ (8003b68 <__kernel_rem_pio2+0x320>)
 800385e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8003860:	9008      	str	r0, [sp, #32]
 8003862:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003866:	9300      	str	r3, [sp, #0]
 8003868:	9b06      	ldr	r3, [sp, #24]
 800386a:	f103 33ff 	add.w	r3, r3, #4294967295
 800386e:	bfa8      	it	ge
 8003870:	1ed4      	subge	r4, r2, #3
 8003872:	9305      	str	r3, [sp, #20]
 8003874:	bfb2      	itee	lt
 8003876:	2400      	movlt	r4, #0
 8003878:	2318      	movge	r3, #24
 800387a:	fb94 f4f3 	sdivge	r4, r4, r3
 800387e:	f06f 0317 	mvn.w	r3, #23
 8003882:	fb04 3303 	mla	r3, r4, r3, r3
 8003886:	eb03 0b02 	add.w	fp, r3, r2
 800388a:	9b00      	ldr	r3, [sp, #0]
 800388c:	9a05      	ldr	r2, [sp, #20]
 800388e:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8003b58 <__kernel_rem_pio2+0x310>
 8003892:	eb03 0802 	add.w	r8, r3, r2
 8003896:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8003898:	1aa7      	subs	r7, r4, r2
 800389a:	ae20      	add	r6, sp, #128	@ 0x80
 800389c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80038a0:	2500      	movs	r5, #0
 80038a2:	4545      	cmp	r5, r8
 80038a4:	dd12      	ble.n	80038cc <__kernel_rem_pio2+0x84>
 80038a6:	9b06      	ldr	r3, [sp, #24]
 80038a8:	aa20      	add	r2, sp, #128	@ 0x80
 80038aa:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80038ae:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 80038b2:	2700      	movs	r7, #0
 80038b4:	9b00      	ldr	r3, [sp, #0]
 80038b6:	429f      	cmp	r7, r3
 80038b8:	dc2e      	bgt.n	8003918 <__kernel_rem_pio2+0xd0>
 80038ba:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8003b58 <__kernel_rem_pio2+0x310>
 80038be:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80038c2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80038c6:	46a8      	mov	r8, r5
 80038c8:	2600      	movs	r6, #0
 80038ca:	e01b      	b.n	8003904 <__kernel_rem_pio2+0xbc>
 80038cc:	42ef      	cmn	r7, r5
 80038ce:	d407      	bmi.n	80038e0 <__kernel_rem_pio2+0x98>
 80038d0:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80038d4:	f7fc fdca 	bl	800046c <__aeabi_i2d>
 80038d8:	e8e6 0102 	strd	r0, r1, [r6], #8
 80038dc:	3501      	adds	r5, #1
 80038de:	e7e0      	b.n	80038a2 <__kernel_rem_pio2+0x5a>
 80038e0:	ec51 0b18 	vmov	r0, r1, d8
 80038e4:	e7f8      	b.n	80038d8 <__kernel_rem_pio2+0x90>
 80038e6:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 80038ea:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80038ee:	f7fc fe27 	bl	8000540 <__aeabi_dmul>
 80038f2:	4602      	mov	r2, r0
 80038f4:	460b      	mov	r3, r1
 80038f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80038fa:	f7fc fc6b 	bl	80001d4 <__adddf3>
 80038fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003902:	3601      	adds	r6, #1
 8003904:	9b05      	ldr	r3, [sp, #20]
 8003906:	429e      	cmp	r6, r3
 8003908:	dded      	ble.n	80038e6 <__kernel_rem_pio2+0x9e>
 800390a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800390e:	3701      	adds	r7, #1
 8003910:	ecaa 7b02 	vstmia	sl!, {d7}
 8003914:	3508      	adds	r5, #8
 8003916:	e7cd      	b.n	80038b4 <__kernel_rem_pio2+0x6c>
 8003918:	9b00      	ldr	r3, [sp, #0]
 800391a:	f8dd 8000 	ldr.w	r8, [sp]
 800391e:	aa0c      	add	r2, sp, #48	@ 0x30
 8003920:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003924:	930a      	str	r3, [sp, #40]	@ 0x28
 8003926:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8003928:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800392c:	9309      	str	r3, [sp, #36]	@ 0x24
 800392e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8003932:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003934:	ab98      	add	r3, sp, #608	@ 0x260
 8003936:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800393a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800393e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003942:	ac0c      	add	r4, sp, #48	@ 0x30
 8003944:	ab70      	add	r3, sp, #448	@ 0x1c0
 8003946:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800394a:	46a1      	mov	r9, r4
 800394c:	46c2      	mov	sl, r8
 800394e:	f1ba 0f00 	cmp.w	sl, #0
 8003952:	dc77      	bgt.n	8003a44 <__kernel_rem_pio2+0x1fc>
 8003954:	4658      	mov	r0, fp
 8003956:	ed9d 0b02 	vldr	d0, [sp, #8]
 800395a:	f000 fac5 	bl	8003ee8 <scalbn>
 800395e:	ec57 6b10 	vmov	r6, r7, d0
 8003962:	2200      	movs	r2, #0
 8003964:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8003968:	4630      	mov	r0, r6
 800396a:	4639      	mov	r1, r7
 800396c:	f7fc fde8 	bl	8000540 <__aeabi_dmul>
 8003970:	ec41 0b10 	vmov	d0, r0, r1
 8003974:	f000 fb34 	bl	8003fe0 <floor>
 8003978:	4b7c      	ldr	r3, [pc, #496]	@ (8003b6c <__kernel_rem_pio2+0x324>)
 800397a:	ec51 0b10 	vmov	r0, r1, d0
 800397e:	2200      	movs	r2, #0
 8003980:	f7fc fdde 	bl	8000540 <__aeabi_dmul>
 8003984:	4602      	mov	r2, r0
 8003986:	460b      	mov	r3, r1
 8003988:	4630      	mov	r0, r6
 800398a:	4639      	mov	r1, r7
 800398c:	f7fc fc20 	bl	80001d0 <__aeabi_dsub>
 8003990:	460f      	mov	r7, r1
 8003992:	4606      	mov	r6, r0
 8003994:	f7fd f86e 	bl	8000a74 <__aeabi_d2iz>
 8003998:	9002      	str	r0, [sp, #8]
 800399a:	f7fc fd67 	bl	800046c <__aeabi_i2d>
 800399e:	4602      	mov	r2, r0
 80039a0:	460b      	mov	r3, r1
 80039a2:	4630      	mov	r0, r6
 80039a4:	4639      	mov	r1, r7
 80039a6:	f7fc fc13 	bl	80001d0 <__aeabi_dsub>
 80039aa:	f1bb 0f00 	cmp.w	fp, #0
 80039ae:	4606      	mov	r6, r0
 80039b0:	460f      	mov	r7, r1
 80039b2:	dd6c      	ble.n	8003a8e <__kernel_rem_pio2+0x246>
 80039b4:	f108 31ff 	add.w	r1, r8, #4294967295
 80039b8:	ab0c      	add	r3, sp, #48	@ 0x30
 80039ba:	9d02      	ldr	r5, [sp, #8]
 80039bc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80039c0:	f1cb 0018 	rsb	r0, fp, #24
 80039c4:	fa43 f200 	asr.w	r2, r3, r0
 80039c8:	4415      	add	r5, r2
 80039ca:	4082      	lsls	r2, r0
 80039cc:	1a9b      	subs	r3, r3, r2
 80039ce:	aa0c      	add	r2, sp, #48	@ 0x30
 80039d0:	9502      	str	r5, [sp, #8]
 80039d2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80039d6:	f1cb 0217 	rsb	r2, fp, #23
 80039da:	fa43 f902 	asr.w	r9, r3, r2
 80039de:	f1b9 0f00 	cmp.w	r9, #0
 80039e2:	dd64      	ble.n	8003aae <__kernel_rem_pio2+0x266>
 80039e4:	9b02      	ldr	r3, [sp, #8]
 80039e6:	2200      	movs	r2, #0
 80039e8:	3301      	adds	r3, #1
 80039ea:	9302      	str	r3, [sp, #8]
 80039ec:	4615      	mov	r5, r2
 80039ee:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 80039f2:	4590      	cmp	r8, r2
 80039f4:	f300 80a1 	bgt.w	8003b3a <__kernel_rem_pio2+0x2f2>
 80039f8:	f1bb 0f00 	cmp.w	fp, #0
 80039fc:	dd07      	ble.n	8003a0e <__kernel_rem_pio2+0x1c6>
 80039fe:	f1bb 0f01 	cmp.w	fp, #1
 8003a02:	f000 80c1 	beq.w	8003b88 <__kernel_rem_pio2+0x340>
 8003a06:	f1bb 0f02 	cmp.w	fp, #2
 8003a0a:	f000 80c8 	beq.w	8003b9e <__kernel_rem_pio2+0x356>
 8003a0e:	f1b9 0f02 	cmp.w	r9, #2
 8003a12:	d14c      	bne.n	8003aae <__kernel_rem_pio2+0x266>
 8003a14:	4632      	mov	r2, r6
 8003a16:	463b      	mov	r3, r7
 8003a18:	4955      	ldr	r1, [pc, #340]	@ (8003b70 <__kernel_rem_pio2+0x328>)
 8003a1a:	2000      	movs	r0, #0
 8003a1c:	f7fc fbd8 	bl	80001d0 <__aeabi_dsub>
 8003a20:	4606      	mov	r6, r0
 8003a22:	460f      	mov	r7, r1
 8003a24:	2d00      	cmp	r5, #0
 8003a26:	d042      	beq.n	8003aae <__kernel_rem_pio2+0x266>
 8003a28:	4658      	mov	r0, fp
 8003a2a:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8003b60 <__kernel_rem_pio2+0x318>
 8003a2e:	f000 fa5b 	bl	8003ee8 <scalbn>
 8003a32:	4630      	mov	r0, r6
 8003a34:	4639      	mov	r1, r7
 8003a36:	ec53 2b10 	vmov	r2, r3, d0
 8003a3a:	f7fc fbc9 	bl	80001d0 <__aeabi_dsub>
 8003a3e:	4606      	mov	r6, r0
 8003a40:	460f      	mov	r7, r1
 8003a42:	e034      	b.n	8003aae <__kernel_rem_pio2+0x266>
 8003a44:	4b4b      	ldr	r3, [pc, #300]	@ (8003b74 <__kernel_rem_pio2+0x32c>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003a4c:	f7fc fd78 	bl	8000540 <__aeabi_dmul>
 8003a50:	f7fd f810 	bl	8000a74 <__aeabi_d2iz>
 8003a54:	f7fc fd0a 	bl	800046c <__aeabi_i2d>
 8003a58:	4b47      	ldr	r3, [pc, #284]	@ (8003b78 <__kernel_rem_pio2+0x330>)
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	4606      	mov	r6, r0
 8003a5e:	460f      	mov	r7, r1
 8003a60:	f7fc fd6e 	bl	8000540 <__aeabi_dmul>
 8003a64:	4602      	mov	r2, r0
 8003a66:	460b      	mov	r3, r1
 8003a68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003a6c:	f7fc fbb0 	bl	80001d0 <__aeabi_dsub>
 8003a70:	f7fd f800 	bl	8000a74 <__aeabi_d2iz>
 8003a74:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8003a78:	f849 0b04 	str.w	r0, [r9], #4
 8003a7c:	4639      	mov	r1, r7
 8003a7e:	4630      	mov	r0, r6
 8003a80:	f7fc fba8 	bl	80001d4 <__adddf3>
 8003a84:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003a88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a8c:	e75f      	b.n	800394e <__kernel_rem_pio2+0x106>
 8003a8e:	d107      	bne.n	8003aa0 <__kernel_rem_pio2+0x258>
 8003a90:	f108 33ff 	add.w	r3, r8, #4294967295
 8003a94:	aa0c      	add	r2, sp, #48	@ 0x30
 8003a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a9a:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8003a9e:	e79e      	b.n	80039de <__kernel_rem_pio2+0x196>
 8003aa0:	4b36      	ldr	r3, [pc, #216]	@ (8003b7c <__kernel_rem_pio2+0x334>)
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	f7fc ffd2 	bl	8000a4c <__aeabi_dcmpge>
 8003aa8:	2800      	cmp	r0, #0
 8003aaa:	d143      	bne.n	8003b34 <__kernel_rem_pio2+0x2ec>
 8003aac:	4681      	mov	r9, r0
 8003aae:	2200      	movs	r2, #0
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	4630      	mov	r0, r6
 8003ab4:	4639      	mov	r1, r7
 8003ab6:	f7fc ffab 	bl	8000a10 <__aeabi_dcmpeq>
 8003aba:	2800      	cmp	r0, #0
 8003abc:	f000 80c1 	beq.w	8003c42 <__kernel_rem_pio2+0x3fa>
 8003ac0:	f108 33ff 	add.w	r3, r8, #4294967295
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	9900      	ldr	r1, [sp, #0]
 8003ac8:	428b      	cmp	r3, r1
 8003aca:	da70      	bge.n	8003bae <__kernel_rem_pio2+0x366>
 8003acc:	2a00      	cmp	r2, #0
 8003ace:	f000 808b 	beq.w	8003be8 <__kernel_rem_pio2+0x3a0>
 8003ad2:	f108 38ff 	add.w	r8, r8, #4294967295
 8003ad6:	ab0c      	add	r3, sp, #48	@ 0x30
 8003ad8:	f1ab 0b18 	sub.w	fp, fp, #24
 8003adc:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d0f6      	beq.n	8003ad2 <__kernel_rem_pio2+0x28a>
 8003ae4:	4658      	mov	r0, fp
 8003ae6:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8003b60 <__kernel_rem_pio2+0x318>
 8003aea:	f000 f9fd 	bl	8003ee8 <scalbn>
 8003aee:	f108 0301 	add.w	r3, r8, #1
 8003af2:	00da      	lsls	r2, r3, #3
 8003af4:	9205      	str	r2, [sp, #20]
 8003af6:	ec55 4b10 	vmov	r4, r5, d0
 8003afa:	aa70      	add	r2, sp, #448	@ 0x1c0
 8003afc:	f8df b074 	ldr.w	fp, [pc, #116]	@ 8003b74 <__kernel_rem_pio2+0x32c>
 8003b00:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8003b04:	4646      	mov	r6, r8
 8003b06:	f04f 0a00 	mov.w	sl, #0
 8003b0a:	2e00      	cmp	r6, #0
 8003b0c:	f280 80d1 	bge.w	8003cb2 <__kernel_rem_pio2+0x46a>
 8003b10:	4644      	mov	r4, r8
 8003b12:	2c00      	cmp	r4, #0
 8003b14:	f2c0 80ff 	blt.w	8003d16 <__kernel_rem_pio2+0x4ce>
 8003b18:	4b19      	ldr	r3, [pc, #100]	@ (8003b80 <__kernel_rem_pio2+0x338>)
 8003b1a:	461f      	mov	r7, r3
 8003b1c:	ab70      	add	r3, sp, #448	@ 0x1c0
 8003b1e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003b22:	9306      	str	r3, [sp, #24]
 8003b24:	f04f 0a00 	mov.w	sl, #0
 8003b28:	f04f 0b00 	mov.w	fp, #0
 8003b2c:	2600      	movs	r6, #0
 8003b2e:	eba8 0504 	sub.w	r5, r8, r4
 8003b32:	e0e4      	b.n	8003cfe <__kernel_rem_pio2+0x4b6>
 8003b34:	f04f 0902 	mov.w	r9, #2
 8003b38:	e754      	b.n	80039e4 <__kernel_rem_pio2+0x19c>
 8003b3a:	f854 3b04 	ldr.w	r3, [r4], #4
 8003b3e:	bb0d      	cbnz	r5, 8003b84 <__kernel_rem_pio2+0x33c>
 8003b40:	b123      	cbz	r3, 8003b4c <__kernel_rem_pio2+0x304>
 8003b42:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8003b46:	f844 3c04 	str.w	r3, [r4, #-4]
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	3201      	adds	r2, #1
 8003b4e:	461d      	mov	r5, r3
 8003b50:	e74f      	b.n	80039f2 <__kernel_rem_pio2+0x1aa>
 8003b52:	bf00      	nop
 8003b54:	f3af 8000 	nop.w
	...
 8003b64:	3ff00000 	.word	0x3ff00000
 8003b68:	080042e8 	.word	0x080042e8
 8003b6c:	40200000 	.word	0x40200000
 8003b70:	3ff00000 	.word	0x3ff00000
 8003b74:	3e700000 	.word	0x3e700000
 8003b78:	41700000 	.word	0x41700000
 8003b7c:	3fe00000 	.word	0x3fe00000
 8003b80:	080042a8 	.word	0x080042a8
 8003b84:	1acb      	subs	r3, r1, r3
 8003b86:	e7de      	b.n	8003b46 <__kernel_rem_pio2+0x2fe>
 8003b88:	f108 32ff 	add.w	r2, r8, #4294967295
 8003b8c:	ab0c      	add	r3, sp, #48	@ 0x30
 8003b8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b92:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8003b96:	a90c      	add	r1, sp, #48	@ 0x30
 8003b98:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8003b9c:	e737      	b.n	8003a0e <__kernel_rem_pio2+0x1c6>
 8003b9e:	f108 32ff 	add.w	r2, r8, #4294967295
 8003ba2:	ab0c      	add	r3, sp, #48	@ 0x30
 8003ba4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ba8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8003bac:	e7f3      	b.n	8003b96 <__kernel_rem_pio2+0x34e>
 8003bae:	a90c      	add	r1, sp, #48	@ 0x30
 8003bb0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8003bb4:	3b01      	subs	r3, #1
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	e785      	b.n	8003ac6 <__kernel_rem_pio2+0x27e>
 8003bba:	3401      	adds	r4, #1
 8003bbc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8003bc0:	2a00      	cmp	r2, #0
 8003bc2:	d0fa      	beq.n	8003bba <__kernel_rem_pio2+0x372>
 8003bc4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003bc6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003bca:	eb0d 0503 	add.w	r5, sp, r3
 8003bce:	9b06      	ldr	r3, [sp, #24]
 8003bd0:	aa20      	add	r2, sp, #128	@ 0x80
 8003bd2:	4443      	add	r3, r8
 8003bd4:	f108 0701 	add.w	r7, r8, #1
 8003bd8:	3d98      	subs	r5, #152	@ 0x98
 8003bda:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8003bde:	4444      	add	r4, r8
 8003be0:	42bc      	cmp	r4, r7
 8003be2:	da04      	bge.n	8003bee <__kernel_rem_pio2+0x3a6>
 8003be4:	46a0      	mov	r8, r4
 8003be6:	e6a2      	b.n	800392e <__kernel_rem_pio2+0xe6>
 8003be8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003bea:	2401      	movs	r4, #1
 8003bec:	e7e6      	b.n	8003bbc <__kernel_rem_pio2+0x374>
 8003bee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003bf0:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8003bf4:	f7fc fc3a 	bl	800046c <__aeabi_i2d>
 8003bf8:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8003eb8 <__kernel_rem_pio2+0x670>
 8003bfc:	e8e6 0102 	strd	r0, r1, [r6], #8
 8003c00:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003c04:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003c08:	46b2      	mov	sl, r6
 8003c0a:	f04f 0800 	mov.w	r8, #0
 8003c0e:	9b05      	ldr	r3, [sp, #20]
 8003c10:	4598      	cmp	r8, r3
 8003c12:	dd05      	ble.n	8003c20 <__kernel_rem_pio2+0x3d8>
 8003c14:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003c18:	3701      	adds	r7, #1
 8003c1a:	eca5 7b02 	vstmia	r5!, {d7}
 8003c1e:	e7df      	b.n	8003be0 <__kernel_rem_pio2+0x398>
 8003c20:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8003c24:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8003c28:	f7fc fc8a 	bl	8000540 <__aeabi_dmul>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	460b      	mov	r3, r1
 8003c30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c34:	f7fc face 	bl	80001d4 <__adddf3>
 8003c38:	f108 0801 	add.w	r8, r8, #1
 8003c3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003c40:	e7e5      	b.n	8003c0e <__kernel_rem_pio2+0x3c6>
 8003c42:	f1cb 0000 	rsb	r0, fp, #0
 8003c46:	ec47 6b10 	vmov	d0, r6, r7
 8003c4a:	f000 f94d 	bl	8003ee8 <scalbn>
 8003c4e:	ec55 4b10 	vmov	r4, r5, d0
 8003c52:	4b9b      	ldr	r3, [pc, #620]	@ (8003ec0 <__kernel_rem_pio2+0x678>)
 8003c54:	2200      	movs	r2, #0
 8003c56:	4620      	mov	r0, r4
 8003c58:	4629      	mov	r1, r5
 8003c5a:	f7fc fef7 	bl	8000a4c <__aeabi_dcmpge>
 8003c5e:	b300      	cbz	r0, 8003ca2 <__kernel_rem_pio2+0x45a>
 8003c60:	4b98      	ldr	r3, [pc, #608]	@ (8003ec4 <__kernel_rem_pio2+0x67c>)
 8003c62:	2200      	movs	r2, #0
 8003c64:	4620      	mov	r0, r4
 8003c66:	4629      	mov	r1, r5
 8003c68:	f7fc fc6a 	bl	8000540 <__aeabi_dmul>
 8003c6c:	f7fc ff02 	bl	8000a74 <__aeabi_d2iz>
 8003c70:	4606      	mov	r6, r0
 8003c72:	f7fc fbfb 	bl	800046c <__aeabi_i2d>
 8003c76:	4b92      	ldr	r3, [pc, #584]	@ (8003ec0 <__kernel_rem_pio2+0x678>)
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f7fc fc61 	bl	8000540 <__aeabi_dmul>
 8003c7e:	460b      	mov	r3, r1
 8003c80:	4602      	mov	r2, r0
 8003c82:	4629      	mov	r1, r5
 8003c84:	4620      	mov	r0, r4
 8003c86:	f7fc faa3 	bl	80001d0 <__aeabi_dsub>
 8003c8a:	f7fc fef3 	bl	8000a74 <__aeabi_d2iz>
 8003c8e:	ab0c      	add	r3, sp, #48	@ 0x30
 8003c90:	f10b 0b18 	add.w	fp, fp, #24
 8003c94:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8003c98:	f108 0801 	add.w	r8, r8, #1
 8003c9c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8003ca0:	e720      	b.n	8003ae4 <__kernel_rem_pio2+0x29c>
 8003ca2:	4620      	mov	r0, r4
 8003ca4:	4629      	mov	r1, r5
 8003ca6:	f7fc fee5 	bl	8000a74 <__aeabi_d2iz>
 8003caa:	ab0c      	add	r3, sp, #48	@ 0x30
 8003cac:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8003cb0:	e718      	b.n	8003ae4 <__kernel_rem_pio2+0x29c>
 8003cb2:	ab0c      	add	r3, sp, #48	@ 0x30
 8003cb4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8003cb8:	f7fc fbd8 	bl	800046c <__aeabi_i2d>
 8003cbc:	4622      	mov	r2, r4
 8003cbe:	462b      	mov	r3, r5
 8003cc0:	f7fc fc3e 	bl	8000540 <__aeabi_dmul>
 8003cc4:	4652      	mov	r2, sl
 8003cc6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8003cca:	465b      	mov	r3, fp
 8003ccc:	4620      	mov	r0, r4
 8003cce:	4629      	mov	r1, r5
 8003cd0:	f7fc fc36 	bl	8000540 <__aeabi_dmul>
 8003cd4:	3e01      	subs	r6, #1
 8003cd6:	4604      	mov	r4, r0
 8003cd8:	460d      	mov	r5, r1
 8003cda:	e716      	b.n	8003b0a <__kernel_rem_pio2+0x2c2>
 8003cdc:	9906      	ldr	r1, [sp, #24]
 8003cde:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8003ce2:	9106      	str	r1, [sp, #24]
 8003ce4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8003ce8:	f7fc fc2a 	bl	8000540 <__aeabi_dmul>
 8003cec:	4602      	mov	r2, r0
 8003cee:	460b      	mov	r3, r1
 8003cf0:	4650      	mov	r0, sl
 8003cf2:	4659      	mov	r1, fp
 8003cf4:	f7fc fa6e 	bl	80001d4 <__adddf3>
 8003cf8:	3601      	adds	r6, #1
 8003cfa:	4682      	mov	sl, r0
 8003cfc:	468b      	mov	fp, r1
 8003cfe:	9b00      	ldr	r3, [sp, #0]
 8003d00:	429e      	cmp	r6, r3
 8003d02:	dc01      	bgt.n	8003d08 <__kernel_rem_pio2+0x4c0>
 8003d04:	42ae      	cmp	r6, r5
 8003d06:	dde9      	ble.n	8003cdc <__kernel_rem_pio2+0x494>
 8003d08:	ab48      	add	r3, sp, #288	@ 0x120
 8003d0a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8003d0e:	e9c5 ab00 	strd	sl, fp, [r5]
 8003d12:	3c01      	subs	r4, #1
 8003d14:	e6fd      	b.n	8003b12 <__kernel_rem_pio2+0x2ca>
 8003d16:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8003d18:	2b02      	cmp	r3, #2
 8003d1a:	dc0b      	bgt.n	8003d34 <__kernel_rem_pio2+0x4ec>
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	dc35      	bgt.n	8003d8c <__kernel_rem_pio2+0x544>
 8003d20:	d059      	beq.n	8003dd6 <__kernel_rem_pio2+0x58e>
 8003d22:	9b02      	ldr	r3, [sp, #8]
 8003d24:	f003 0007 	and.w	r0, r3, #7
 8003d28:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8003d2c:	ecbd 8b02 	vpop	{d8}
 8003d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d34:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8003d36:	2b03      	cmp	r3, #3
 8003d38:	d1f3      	bne.n	8003d22 <__kernel_rem_pio2+0x4da>
 8003d3a:	9b05      	ldr	r3, [sp, #20]
 8003d3c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003d40:	eb0d 0403 	add.w	r4, sp, r3
 8003d44:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8003d48:	4625      	mov	r5, r4
 8003d4a:	46c2      	mov	sl, r8
 8003d4c:	f1ba 0f00 	cmp.w	sl, #0
 8003d50:	dc69      	bgt.n	8003e26 <__kernel_rem_pio2+0x5de>
 8003d52:	4645      	mov	r5, r8
 8003d54:	2d01      	cmp	r5, #1
 8003d56:	f300 8087 	bgt.w	8003e68 <__kernel_rem_pio2+0x620>
 8003d5a:	9c05      	ldr	r4, [sp, #20]
 8003d5c:	ab48      	add	r3, sp, #288	@ 0x120
 8003d5e:	441c      	add	r4, r3
 8003d60:	2000      	movs	r0, #0
 8003d62:	2100      	movs	r1, #0
 8003d64:	f1b8 0f01 	cmp.w	r8, #1
 8003d68:	f300 809c 	bgt.w	8003ea4 <__kernel_rem_pio2+0x65c>
 8003d6c:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8003d70:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8003d74:	f1b9 0f00 	cmp.w	r9, #0
 8003d78:	f040 80a6 	bne.w	8003ec8 <__kernel_rem_pio2+0x680>
 8003d7c:	9b04      	ldr	r3, [sp, #16]
 8003d7e:	e9c3 5600 	strd	r5, r6, [r3]
 8003d82:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8003d86:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8003d8a:	e7ca      	b.n	8003d22 <__kernel_rem_pio2+0x4da>
 8003d8c:	9d05      	ldr	r5, [sp, #20]
 8003d8e:	ab48      	add	r3, sp, #288	@ 0x120
 8003d90:	441d      	add	r5, r3
 8003d92:	4644      	mov	r4, r8
 8003d94:	2000      	movs	r0, #0
 8003d96:	2100      	movs	r1, #0
 8003d98:	2c00      	cmp	r4, #0
 8003d9a:	da35      	bge.n	8003e08 <__kernel_rem_pio2+0x5c0>
 8003d9c:	f1b9 0f00 	cmp.w	r9, #0
 8003da0:	d038      	beq.n	8003e14 <__kernel_rem_pio2+0x5cc>
 8003da2:	4602      	mov	r2, r0
 8003da4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003da8:	9c04      	ldr	r4, [sp, #16]
 8003daa:	e9c4 2300 	strd	r2, r3, [r4]
 8003dae:	4602      	mov	r2, r0
 8003db0:	460b      	mov	r3, r1
 8003db2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8003db6:	f7fc fa0b 	bl	80001d0 <__aeabi_dsub>
 8003dba:	ad4a      	add	r5, sp, #296	@ 0x128
 8003dbc:	2401      	movs	r4, #1
 8003dbe:	45a0      	cmp	r8, r4
 8003dc0:	da2b      	bge.n	8003e1a <__kernel_rem_pio2+0x5d2>
 8003dc2:	f1b9 0f00 	cmp.w	r9, #0
 8003dc6:	d002      	beq.n	8003dce <__kernel_rem_pio2+0x586>
 8003dc8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003dcc:	4619      	mov	r1, r3
 8003dce:	9b04      	ldr	r3, [sp, #16]
 8003dd0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8003dd4:	e7a5      	b.n	8003d22 <__kernel_rem_pio2+0x4da>
 8003dd6:	9c05      	ldr	r4, [sp, #20]
 8003dd8:	ab48      	add	r3, sp, #288	@ 0x120
 8003dda:	441c      	add	r4, r3
 8003ddc:	2000      	movs	r0, #0
 8003dde:	2100      	movs	r1, #0
 8003de0:	f1b8 0f00 	cmp.w	r8, #0
 8003de4:	da09      	bge.n	8003dfa <__kernel_rem_pio2+0x5b2>
 8003de6:	f1b9 0f00 	cmp.w	r9, #0
 8003dea:	d002      	beq.n	8003df2 <__kernel_rem_pio2+0x5aa>
 8003dec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003df0:	4619      	mov	r1, r3
 8003df2:	9b04      	ldr	r3, [sp, #16]
 8003df4:	e9c3 0100 	strd	r0, r1, [r3]
 8003df8:	e793      	b.n	8003d22 <__kernel_rem_pio2+0x4da>
 8003dfa:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8003dfe:	f7fc f9e9 	bl	80001d4 <__adddf3>
 8003e02:	f108 38ff 	add.w	r8, r8, #4294967295
 8003e06:	e7eb      	b.n	8003de0 <__kernel_rem_pio2+0x598>
 8003e08:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8003e0c:	f7fc f9e2 	bl	80001d4 <__adddf3>
 8003e10:	3c01      	subs	r4, #1
 8003e12:	e7c1      	b.n	8003d98 <__kernel_rem_pio2+0x550>
 8003e14:	4602      	mov	r2, r0
 8003e16:	460b      	mov	r3, r1
 8003e18:	e7c6      	b.n	8003da8 <__kernel_rem_pio2+0x560>
 8003e1a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8003e1e:	f7fc f9d9 	bl	80001d4 <__adddf3>
 8003e22:	3401      	adds	r4, #1
 8003e24:	e7cb      	b.n	8003dbe <__kernel_rem_pio2+0x576>
 8003e26:	ed35 7b02 	vldmdb	r5!, {d7}
 8003e2a:	ed8d 7b00 	vstr	d7, [sp]
 8003e2e:	ed95 7b02 	vldr	d7, [r5, #8]
 8003e32:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003e36:	ec53 2b17 	vmov	r2, r3, d7
 8003e3a:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003e3e:	f7fc f9c9 	bl	80001d4 <__adddf3>
 8003e42:	4602      	mov	r2, r0
 8003e44:	460b      	mov	r3, r1
 8003e46:	4606      	mov	r6, r0
 8003e48:	460f      	mov	r7, r1
 8003e4a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003e4e:	f7fc f9bf 	bl	80001d0 <__aeabi_dsub>
 8003e52:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003e56:	f7fc f9bd 	bl	80001d4 <__adddf3>
 8003e5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003e5e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8003e62:	e9c5 6700 	strd	r6, r7, [r5]
 8003e66:	e771      	b.n	8003d4c <__kernel_rem_pio2+0x504>
 8003e68:	ed34 7b02 	vldmdb	r4!, {d7}
 8003e6c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8003e70:	ec51 0b17 	vmov	r0, r1, d7
 8003e74:	4652      	mov	r2, sl
 8003e76:	465b      	mov	r3, fp
 8003e78:	ed8d 7b00 	vstr	d7, [sp]
 8003e7c:	f7fc f9aa 	bl	80001d4 <__adddf3>
 8003e80:	4602      	mov	r2, r0
 8003e82:	460b      	mov	r3, r1
 8003e84:	4606      	mov	r6, r0
 8003e86:	460f      	mov	r7, r1
 8003e88:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003e8c:	f7fc f9a0 	bl	80001d0 <__aeabi_dsub>
 8003e90:	4652      	mov	r2, sl
 8003e92:	465b      	mov	r3, fp
 8003e94:	f7fc f99e 	bl	80001d4 <__adddf3>
 8003e98:	3d01      	subs	r5, #1
 8003e9a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003e9e:	e9c4 6700 	strd	r6, r7, [r4]
 8003ea2:	e757      	b.n	8003d54 <__kernel_rem_pio2+0x50c>
 8003ea4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8003ea8:	f7fc f994 	bl	80001d4 <__adddf3>
 8003eac:	f108 38ff 	add.w	r8, r8, #4294967295
 8003eb0:	e758      	b.n	8003d64 <__kernel_rem_pio2+0x51c>
 8003eb2:	bf00      	nop
 8003eb4:	f3af 8000 	nop.w
	...
 8003ec0:	41700000 	.word	0x41700000
 8003ec4:	3e700000 	.word	0x3e700000
 8003ec8:	9b04      	ldr	r3, [sp, #16]
 8003eca:	9a04      	ldr	r2, [sp, #16]
 8003ecc:	601d      	str	r5, [r3, #0]
 8003ece:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8003ed2:	605c      	str	r4, [r3, #4]
 8003ed4:	609f      	str	r7, [r3, #8]
 8003ed6:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8003eda:	60d3      	str	r3, [r2, #12]
 8003edc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003ee0:	6110      	str	r0, [r2, #16]
 8003ee2:	6153      	str	r3, [r2, #20]
 8003ee4:	e71d      	b.n	8003d22 <__kernel_rem_pio2+0x4da>
 8003ee6:	bf00      	nop

08003ee8 <scalbn>:
 8003ee8:	b570      	push	{r4, r5, r6, lr}
 8003eea:	ec55 4b10 	vmov	r4, r5, d0
 8003eee:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8003ef2:	4606      	mov	r6, r0
 8003ef4:	462b      	mov	r3, r5
 8003ef6:	b991      	cbnz	r1, 8003f1e <scalbn+0x36>
 8003ef8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8003efc:	4323      	orrs	r3, r4
 8003efe:	d03b      	beq.n	8003f78 <scalbn+0x90>
 8003f00:	4b33      	ldr	r3, [pc, #204]	@ (8003fd0 <scalbn+0xe8>)
 8003f02:	4620      	mov	r0, r4
 8003f04:	4629      	mov	r1, r5
 8003f06:	2200      	movs	r2, #0
 8003f08:	f7fc fb1a 	bl	8000540 <__aeabi_dmul>
 8003f0c:	4b31      	ldr	r3, [pc, #196]	@ (8003fd4 <scalbn+0xec>)
 8003f0e:	429e      	cmp	r6, r3
 8003f10:	4604      	mov	r4, r0
 8003f12:	460d      	mov	r5, r1
 8003f14:	da0f      	bge.n	8003f36 <scalbn+0x4e>
 8003f16:	a326      	add	r3, pc, #152	@ (adr r3, 8003fb0 <scalbn+0xc8>)
 8003f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f1c:	e01e      	b.n	8003f5c <scalbn+0x74>
 8003f1e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8003f22:	4291      	cmp	r1, r2
 8003f24:	d10b      	bne.n	8003f3e <scalbn+0x56>
 8003f26:	4622      	mov	r2, r4
 8003f28:	4620      	mov	r0, r4
 8003f2a:	4629      	mov	r1, r5
 8003f2c:	f7fc f952 	bl	80001d4 <__adddf3>
 8003f30:	4604      	mov	r4, r0
 8003f32:	460d      	mov	r5, r1
 8003f34:	e020      	b.n	8003f78 <scalbn+0x90>
 8003f36:	460b      	mov	r3, r1
 8003f38:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8003f3c:	3936      	subs	r1, #54	@ 0x36
 8003f3e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8003f42:	4296      	cmp	r6, r2
 8003f44:	dd0d      	ble.n	8003f62 <scalbn+0x7a>
 8003f46:	2d00      	cmp	r5, #0
 8003f48:	a11b      	add	r1, pc, #108	@ (adr r1, 8003fb8 <scalbn+0xd0>)
 8003f4a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f4e:	da02      	bge.n	8003f56 <scalbn+0x6e>
 8003f50:	a11b      	add	r1, pc, #108	@ (adr r1, 8003fc0 <scalbn+0xd8>)
 8003f52:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f56:	a318      	add	r3, pc, #96	@ (adr r3, 8003fb8 <scalbn+0xd0>)
 8003f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f5c:	f7fc faf0 	bl	8000540 <__aeabi_dmul>
 8003f60:	e7e6      	b.n	8003f30 <scalbn+0x48>
 8003f62:	1872      	adds	r2, r6, r1
 8003f64:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8003f68:	428a      	cmp	r2, r1
 8003f6a:	dcec      	bgt.n	8003f46 <scalbn+0x5e>
 8003f6c:	2a00      	cmp	r2, #0
 8003f6e:	dd06      	ble.n	8003f7e <scalbn+0x96>
 8003f70:	f36f 531e 	bfc	r3, #20, #11
 8003f74:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003f78:	ec45 4b10 	vmov	d0, r4, r5
 8003f7c:	bd70      	pop	{r4, r5, r6, pc}
 8003f7e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8003f82:	da08      	bge.n	8003f96 <scalbn+0xae>
 8003f84:	2d00      	cmp	r5, #0
 8003f86:	a10a      	add	r1, pc, #40	@ (adr r1, 8003fb0 <scalbn+0xc8>)
 8003f88:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f8c:	dac3      	bge.n	8003f16 <scalbn+0x2e>
 8003f8e:	a10e      	add	r1, pc, #56	@ (adr r1, 8003fc8 <scalbn+0xe0>)
 8003f90:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f94:	e7bf      	b.n	8003f16 <scalbn+0x2e>
 8003f96:	3236      	adds	r2, #54	@ 0x36
 8003f98:	f36f 531e 	bfc	r3, #20, #11
 8003f9c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003fa0:	4620      	mov	r0, r4
 8003fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8003fd8 <scalbn+0xf0>)
 8003fa4:	4629      	mov	r1, r5
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	e7d8      	b.n	8003f5c <scalbn+0x74>
 8003faa:	bf00      	nop
 8003fac:	f3af 8000 	nop.w
 8003fb0:	c2f8f359 	.word	0xc2f8f359
 8003fb4:	01a56e1f 	.word	0x01a56e1f
 8003fb8:	8800759c 	.word	0x8800759c
 8003fbc:	7e37e43c 	.word	0x7e37e43c
 8003fc0:	8800759c 	.word	0x8800759c
 8003fc4:	fe37e43c 	.word	0xfe37e43c
 8003fc8:	c2f8f359 	.word	0xc2f8f359
 8003fcc:	81a56e1f 	.word	0x81a56e1f
 8003fd0:	43500000 	.word	0x43500000
 8003fd4:	ffff3cb0 	.word	0xffff3cb0
 8003fd8:	3c900000 	.word	0x3c900000
 8003fdc:	00000000 	.word	0x00000000

08003fe0 <floor>:
 8003fe0:	ec51 0b10 	vmov	r0, r1, d0
 8003fe4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003fec:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8003ff0:	2e13      	cmp	r6, #19
 8003ff2:	460c      	mov	r4, r1
 8003ff4:	4605      	mov	r5, r0
 8003ff6:	4680      	mov	r8, r0
 8003ff8:	dc34      	bgt.n	8004064 <floor+0x84>
 8003ffa:	2e00      	cmp	r6, #0
 8003ffc:	da17      	bge.n	800402e <floor+0x4e>
 8003ffe:	a332      	add	r3, pc, #200	@ (adr r3, 80040c8 <floor+0xe8>)
 8004000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004004:	f7fc f8e6 	bl	80001d4 <__adddf3>
 8004008:	2200      	movs	r2, #0
 800400a:	2300      	movs	r3, #0
 800400c:	f7fc fd28 	bl	8000a60 <__aeabi_dcmpgt>
 8004010:	b150      	cbz	r0, 8004028 <floor+0x48>
 8004012:	2c00      	cmp	r4, #0
 8004014:	da55      	bge.n	80040c2 <floor+0xe2>
 8004016:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800401a:	432c      	orrs	r4, r5
 800401c:	2500      	movs	r5, #0
 800401e:	42ac      	cmp	r4, r5
 8004020:	4c2b      	ldr	r4, [pc, #172]	@ (80040d0 <floor+0xf0>)
 8004022:	bf08      	it	eq
 8004024:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8004028:	4621      	mov	r1, r4
 800402a:	4628      	mov	r0, r5
 800402c:	e023      	b.n	8004076 <floor+0x96>
 800402e:	4f29      	ldr	r7, [pc, #164]	@ (80040d4 <floor+0xf4>)
 8004030:	4137      	asrs	r7, r6
 8004032:	ea01 0307 	and.w	r3, r1, r7
 8004036:	4303      	orrs	r3, r0
 8004038:	d01d      	beq.n	8004076 <floor+0x96>
 800403a:	a323      	add	r3, pc, #140	@ (adr r3, 80040c8 <floor+0xe8>)
 800403c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004040:	f7fc f8c8 	bl	80001d4 <__adddf3>
 8004044:	2200      	movs	r2, #0
 8004046:	2300      	movs	r3, #0
 8004048:	f7fc fd0a 	bl	8000a60 <__aeabi_dcmpgt>
 800404c:	2800      	cmp	r0, #0
 800404e:	d0eb      	beq.n	8004028 <floor+0x48>
 8004050:	2c00      	cmp	r4, #0
 8004052:	bfbe      	ittt	lt
 8004054:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8004058:	4133      	asrlt	r3, r6
 800405a:	18e4      	addlt	r4, r4, r3
 800405c:	ea24 0407 	bic.w	r4, r4, r7
 8004060:	2500      	movs	r5, #0
 8004062:	e7e1      	b.n	8004028 <floor+0x48>
 8004064:	2e33      	cmp	r6, #51	@ 0x33
 8004066:	dd0a      	ble.n	800407e <floor+0x9e>
 8004068:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800406c:	d103      	bne.n	8004076 <floor+0x96>
 800406e:	4602      	mov	r2, r0
 8004070:	460b      	mov	r3, r1
 8004072:	f7fc f8af 	bl	80001d4 <__adddf3>
 8004076:	ec41 0b10 	vmov	d0, r0, r1
 800407a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800407e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8004082:	f04f 37ff 	mov.w	r7, #4294967295
 8004086:	40df      	lsrs	r7, r3
 8004088:	4207      	tst	r7, r0
 800408a:	d0f4      	beq.n	8004076 <floor+0x96>
 800408c:	a30e      	add	r3, pc, #56	@ (adr r3, 80040c8 <floor+0xe8>)
 800408e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004092:	f7fc f89f 	bl	80001d4 <__adddf3>
 8004096:	2200      	movs	r2, #0
 8004098:	2300      	movs	r3, #0
 800409a:	f7fc fce1 	bl	8000a60 <__aeabi_dcmpgt>
 800409e:	2800      	cmp	r0, #0
 80040a0:	d0c2      	beq.n	8004028 <floor+0x48>
 80040a2:	2c00      	cmp	r4, #0
 80040a4:	da0a      	bge.n	80040bc <floor+0xdc>
 80040a6:	2e14      	cmp	r6, #20
 80040a8:	d101      	bne.n	80040ae <floor+0xce>
 80040aa:	3401      	adds	r4, #1
 80040ac:	e006      	b.n	80040bc <floor+0xdc>
 80040ae:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80040b2:	2301      	movs	r3, #1
 80040b4:	40b3      	lsls	r3, r6
 80040b6:	441d      	add	r5, r3
 80040b8:	4545      	cmp	r5, r8
 80040ba:	d3f6      	bcc.n	80040aa <floor+0xca>
 80040bc:	ea25 0507 	bic.w	r5, r5, r7
 80040c0:	e7b2      	b.n	8004028 <floor+0x48>
 80040c2:	2500      	movs	r5, #0
 80040c4:	462c      	mov	r4, r5
 80040c6:	e7af      	b.n	8004028 <floor+0x48>
 80040c8:	8800759c 	.word	0x8800759c
 80040cc:	7e37e43c 	.word	0x7e37e43c
 80040d0:	bff00000 	.word	0xbff00000
 80040d4:	000fffff 	.word	0x000fffff

080040d8 <_init>:
 80040d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040da:	bf00      	nop
 80040dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040de:	bc08      	pop	{r3}
 80040e0:	469e      	mov	lr, r3
 80040e2:	4770      	bx	lr

080040e4 <_fini>:
 80040e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040e6:	bf00      	nop
 80040e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040ea:	bc08      	pop	{r3}
 80040ec:	469e      	mov	lr, r3
 80040ee:	4770      	bx	lr
