// Seed: 2783976355
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri id_4,
    input wire id_5,
    input wire id_6,
    input wor id_7,
    input tri1 id_8,
    output supply1 id_9
);
  parameter id_11 = 1'b0;
  logic id_12 = 1'b0;
  logic id_13;
  assign id_1 = 1;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    output supply1 id_2,
    input wire id_3,
    output wire id_4
    , id_8, id_9,
    output supply1 id_5,
    output tri0 id_6
);
  assign id_2 = -1 == 1 << 1'b0;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_0,
      id_1,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
