module top_module( 
    input [2:0] in,
    output [1:0] out );
    
    always @(*) begin
       //out = 0;
        for(int i = 0; i < $bits(in); i = i+1) begin
            out = in[i] ? out + 1'b1 : out; 
        end
    end

endmodule
