

================================================================
== Vivado HLS Report for 'fft_stage_134'
================================================================
* Date:           Thu Jul 13 07:52:43 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_stages_loop.proj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.492 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      515|      515| 5.150 us | 5.150 us |  515|  515|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- butterfly_loop_dft_loop  |      513|      513|         3|          1|          1|   512|    yes   |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      4|       -|       -|    -|
|Expression       |        -|      -|       0|     222|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        2|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|      84|    -|
|Register         |        -|      -|     126|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      4|     126|     306|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |fft_streaming_maceOg_U72  |fft_streaming_maceOg  | i0 - i1 * i2 |
    |fft_streaming_macfYi_U73  |fft_streaming_macfYi  | i0 + i1 * i2 |
    |fft_streaming_muldEe_U71  |fft_streaming_muldEe  |    i0 * i1   |
    |fft_streaming_mulg8j_U74  |fft_streaming_mulg8j  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |W_imag_V53_U  |fft_stage_127_W_icud  |        1|  0|   0|    0|   512|   12|     1|         6144|
    |W_real_V61_U  |fft_stage_127_W_rbkb  |        1|  0|   0|    0|   512|   13|     1|         6656|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                      |        2|  0|   0|    0|  1024|   25|     2|        12800|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Out_I_9_V_d1             |     +    |      0|  0|  29|          22|          22|
    |Out_R_9_V_d1             |     +    |      0|  0|  29|          22|          22|
    |add_ln47_1_fu_253_p2     |     +    |      0|  0|  16|           1|           9|
    |add_ln47_fu_233_p2       |     +    |      0|  0|  17|          10|           1|
    |i_lower_fu_309_p2        |     +    |      0|  0|  17|           9|          10|
    |t_fu_320_p2              |     +    |      0|  0|   9|           1|           2|
    |Out_I_9_V_d0             |     -    |      0|  0|  29|          22|          22|
    |Out_R_9_V_d0             |     -    |      0|  0|  29|          22|          22|
    |icmp_ln47_fu_227_p2      |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln50_fu_239_p2      |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |select_ln47_fu_289_p3    |  select  |      0|  0|   9|           1|           9|
    |select_ln54_2_fu_267_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln54_fu_245_p3    |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 222|         128|         146|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_j_0_phi_fu_209_p4  |   9|          2|    9|         18|
    |indvar_flatten_reg_194        |   9|          2|   10|         20|
    |j_0_reg_205                   |   9|          2|    9|         18|
    |t_0_reg_216                   |   9|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  84|         18|   34|         70|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |W_imag_V53_load_reg_471          |  12|   0|   12|          0|
    |W_real_V61_load_reg_466          |  13|   0|   13|          0|
    |X_R_8_V_load_reg_476             |  22|   0|   22|          0|
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_reg_444                        |  10|   0|   10|          0|
    |icmp_ln47_reg_420                |   1|   0|    1|          0|
    |icmp_ln47_reg_420_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_194           |  10|   0|   10|          0|
    |j_0_reg_205                      |   9|   0|    9|          0|
    |select_ln47_reg_439              |   9|   0|    9|          0|
    |t_0_reg_216                      |   2|   0|    2|          0|
    |zext_ln58_reg_449                |  10|   0|   64|         54|
    |zext_ln58_reg_449_pp0_iter1_reg  |  10|   0|   64|         54|
    |zext_ln60_reg_486                |  10|   0|   64|         54|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 126|   0|  288|        162|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | fft_stage.134 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | fft_stage.134 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | fft_stage.134 | return value |
|ap_done             | out |    1| ap_ctrl_hs | fft_stage.134 | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | fft_stage.134 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | fft_stage.134 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | fft_stage.134 | return value |
|X_R_8_V_address0    | out |   10|  ap_memory |    X_R_8_V    |     array    |
|X_R_8_V_ce0         | out |    1|  ap_memory |    X_R_8_V    |     array    |
|X_R_8_V_q0          |  in |   22|  ap_memory |    X_R_8_V    |     array    |
|X_R_8_V_address1    | out |   10|  ap_memory |    X_R_8_V    |     array    |
|X_R_8_V_ce1         | out |    1|  ap_memory |    X_R_8_V    |     array    |
|X_R_8_V_q1          |  in |   22|  ap_memory |    X_R_8_V    |     array    |
|X_I_8_V_address0    | out |   10|  ap_memory |    X_I_8_V    |     array    |
|X_I_8_V_ce0         | out |    1|  ap_memory |    X_I_8_V    |     array    |
|X_I_8_V_q0          |  in |   22|  ap_memory |    X_I_8_V    |     array    |
|X_I_8_V_address1    | out |   10|  ap_memory |    X_I_8_V    |     array    |
|X_I_8_V_ce1         | out |    1|  ap_memory |    X_I_8_V    |     array    |
|X_I_8_V_q1          |  in |   22|  ap_memory |    X_I_8_V    |     array    |
|Out_R_9_V_address0  | out |   10|  ap_memory |   Out_R_9_V   |     array    |
|Out_R_9_V_ce0       | out |    1|  ap_memory |   Out_R_9_V   |     array    |
|Out_R_9_V_we0       | out |    1|  ap_memory |   Out_R_9_V   |     array    |
|Out_R_9_V_d0        | out |   22|  ap_memory |   Out_R_9_V   |     array    |
|Out_R_9_V_address1  | out |   10|  ap_memory |   Out_R_9_V   |     array    |
|Out_R_9_V_ce1       | out |    1|  ap_memory |   Out_R_9_V   |     array    |
|Out_R_9_V_we1       | out |    1|  ap_memory |   Out_R_9_V   |     array    |
|Out_R_9_V_d1        | out |   22|  ap_memory |   Out_R_9_V   |     array    |
|Out_I_9_V_address0  | out |   10|  ap_memory |   Out_I_9_V   |     array    |
|Out_I_9_V_ce0       | out |    1|  ap_memory |   Out_I_9_V   |     array    |
|Out_I_9_V_we0       | out |    1|  ap_memory |   Out_I_9_V   |     array    |
|Out_I_9_V_d0        | out |   22|  ap_memory |   Out_I_9_V   |     array    |
|Out_I_9_V_address1  | out |   10|  ap_memory |   Out_I_9_V   |     array    |
|Out_I_9_V_ce1       | out |    1|  ap_memory |   Out_I_9_V   |     array    |
|Out_I_9_V_we1       | out |    1|  ap_memory |   Out_I_9_V   |     array    |
|Out_I_9_V_d1        | out |   22|  ap_memory |   Out_I_9_V   |     array    |
+--------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 6 [1/1] (0.75ns)   --->   "br label %1" [fft_stages_loop.cpp:47]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 3.66>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln47, %dft_loop ]" [fft_stages_loop.cpp:47]   --->   Operation 7 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ 0, %0 ], [ %select_ln47, %dft_loop ]" [fft_stages_loop.cpp:47]   --->   Operation 8 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%t_0 = phi i2 [ 0, %0 ], [ %t, %dft_loop ]"   --->   Operation 9 'phi' 't_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.85ns)   --->   "%icmp_ln47 = icmp eq i10 %indvar_flatten, -512" [fft_stages_loop.cpp:47]   --->   Operation 10 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.93ns)   --->   "%add_ln47 = add i10 %indvar_flatten, 1" [fft_stages_loop.cpp:47]   --->   Operation 11 'add' 'add_ln47' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %2, label %dft_loop" [fft_stages_loop.cpp:47]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.51ns)   --->   "%icmp_ln50 = icmp eq i2 %t_0, -2" [fft_stages_loop.cpp:50]   --->   Operation 13 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.26ns)   --->   "%select_ln54 = select i1 %icmp_ln50, i2 0, i2 %t_0" [fft_stages_loop.cpp:54]   --->   Operation 14 'select' 'select_ln54' <Predicate = (!icmp_ln47)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.92ns)   --->   "%add_ln47_1 = add i9 1, %j_0" [fft_stages_loop.cpp:47]   --->   Operation 15 'add' 'add_ln47_1' <Predicate = (!icmp_ln47)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i9 %add_ln47_1 to i8" [fft_stages_loop.cpp:54]   --->   Operation 16 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i9 %j_0 to i8" [fft_stages_loop.cpp:54]   --->   Operation 17 'trunc' 'trunc_ln54_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.44ns)   --->   "%select_ln54_2 = select i1 %icmp_ln50, i8 %trunc_ln54, i8 %trunc_ln54_1" [fft_stages_loop.cpp:54]   --->   Operation 18 'select' 'select_ln54_2' <Predicate = (!icmp_ln47)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%select_ln54_1_v = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln54_2, i1 false)" [fft_stages_loop.cpp:54]   --->   Operation 19 'bitconcatenate' 'select_ln54_1_v' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i9 %select_ln54_1_v to i64" [fft_stages_loop.cpp:54]   --->   Operation 20 'zext' 'zext_ln54' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%W_real_V61_addr = getelementptr [512 x i13]* @W_real_V61, i64 0, i64 %zext_ln54" [fft_stages_loop.cpp:55]   --->   Operation 21 'getelementptr' 'W_real_V61_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (1.35ns)   --->   "%W_real_V61_load = load i13* %W_real_V61_addr, align 4" [fft_stages_loop.cpp:54]   --->   Operation 22 'load' 'W_real_V61_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 512> <ROM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%W_imag_V53_addr = getelementptr [512 x i12]* @W_imag_V53, i64 0, i64 %zext_ln54" [fft_stages_loop.cpp:56]   --->   Operation 23 'getelementptr' 'W_imag_V53_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (1.35ns)   --->   "%W_imag_V53_load = load i12* %W_imag_V53_addr, align 4" [fft_stages_loop.cpp:54]   --->   Operation 24 'load' 'W_imag_V53_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 512> <ROM>
ST_2 : Operation 25 [1/1] (0.45ns)   --->   "%select_ln47 = select i1 %icmp_ln50, i9 %add_ln47_1, i9 %j_0" [fft_stages_loop.cpp:47]   --->   Operation 25 'select' 'select_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i2 %select_ln54 to i1" [fft_stages_loop.cpp:51]   --->   Operation 26 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %trunc_ln51, i9 %select_ln47)" [fft_stages_loop.cpp:51]   --->   Operation 27 'bitconcatenate' 'i' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.93ns)   --->   "%i_lower = add i10 256, %i" [fft_stages_loop.cpp:57]   --->   Operation 28 'add' 'i_lower' <Predicate = (!icmp_ln47)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i10 %i_lower to i64" [fft_stages_loop.cpp:58]   --->   Operation 29 'zext' 'zext_ln58' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%X_R_8_V_addr = getelementptr [1024 x i22]* %X_R_8_V, i64 0, i64 %zext_ln58" [fft_stages_loop.cpp:58]   --->   Operation 30 'getelementptr' 'X_R_8_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.35ns)   --->   "%X_R_8_V_load = load i22* %X_R_8_V_addr, align 4" [fft_stages_loop.cpp:58]   --->   Operation 31 'load' 'X_R_8_V_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_2 : Operation 32 [1/1] (0.62ns)   --->   "%t = add i2 1, %select_ln54" [fft_stages_loop.cpp:50]   --->   Operation 32 'add' 't' <Predicate = (!icmp_ln47)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 33 [1/2] (1.35ns)   --->   "%W_real_V61_load = load i13* %W_real_V61_addr, align 4" [fft_stages_loop.cpp:54]   --->   Operation 33 'load' 'W_real_V61_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 512> <ROM>
ST_3 : Operation 34 [1/2] (1.35ns)   --->   "%W_imag_V53_load = load i12* %W_imag_V53_addr, align 4" [fft_stages_loop.cpp:54]   --->   Operation 34 'load' 'W_imag_V53_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 512> <ROM>
ST_3 : Operation 35 [1/2] (1.35ns)   --->   "%X_R_8_V_load = load i22* %X_R_8_V_addr, align 4" [fft_stages_loop.cpp:58]   --->   Operation 35 'load' 'X_R_8_V_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%X_I_8_V_addr = getelementptr [1024 x i22]* %X_I_8_V, i64 0, i64 %zext_ln58" [fft_stages_loop.cpp:58]   --->   Operation 36 'getelementptr' 'X_I_8_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (1.35ns)   --->   "%X_I_8_V_load = load i22* %X_I_8_V_addr, align 4" [fft_stages_loop.cpp:58]   --->   Operation 37 'load' 'X_I_8_V_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i10 %i to i64" [fft_stages_loop.cpp:60]   --->   Operation 38 'zext' 'zext_ln60' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%X_R_8_V_addr_1 = getelementptr [1024 x i22]* %X_R_8_V, i64 0, i64 %zext_ln60" [fft_stages_loop.cpp:60]   --->   Operation 39 'getelementptr' 'X_R_8_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (1.35ns)   --->   "%p_Val2_7 = load i22* %X_R_8_V_addr_1, align 4" [fft_stages_loop.cpp:60]   --->   Operation 40 'load' 'p_Val2_7' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%X_I_8_V_addr_1 = getelementptr [1024 x i22]* %X_I_8_V, i64 0, i64 %zext_ln60" [fft_stages_loop.cpp:61]   --->   Operation 41 'getelementptr' 'X_I_8_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (1.35ns)   --->   "%p_Val2_9 = load i22* %X_I_8_V_addr_1, align 4" [fft_stages_loop.cpp:61]   --->   Operation 42 'load' 'p_Val2_9' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 7.49>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @butterfly_loop_dft_l)"   --->   Operation 43 'specloopname' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i13 %W_real_V61_load to i33" [fft_stages_loop.cpp:54]   --->   Operation 45 'sext' 'sext_ln54' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln54_1 = sext i12 %W_imag_V53_load to i33" [fft_stages_loop.cpp:54]   --->   Operation 46 'sext' 'sext_ln54_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str6) nounwind" [fft_stages_loop.cpp:50]   --->   Operation 47 'specloopname' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str6)" [fft_stages_loop.cpp:50]   --->   Operation 48 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [fft_stages_loop.cpp:53]   --->   Operation 49 'specpipeline' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i22 %X_R_8_V_load to i33" [fft_stages_loop.cpp:58]   --->   Operation 50 'sext' 'sext_ln1118' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 51 [1/2] (1.35ns)   --->   "%X_I_8_V_load = load i22* %X_I_8_V_addr, align 4" [fft_stages_loop.cpp:58]   --->   Operation 51 'load' 'X_I_8_V_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i22 %X_I_8_V_load to i33" [fft_stages_loop.cpp:58]   --->   Operation 52 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln700 = mul i33 %sext_ln54, %sext_ln1118" [fft_stages_loop.cpp:58]   --->   Operation 53 'mul' 'mul_ln700' <Predicate = (!icmp_ln47)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (0.63ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1193 = mul i33 %sext_ln54_1, %sext_ln1118_4" [fft_stages_loop.cpp:58]   --->   Operation 54 'mul' 'mul_ln1193' <Predicate = (!icmp_ln47)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (2.20ns) (root node of the DSP)   --->   "%ret_V = sub i33 %mul_ln700, %mul_ln1193" [fft_stages_loop.cpp:58]   --->   Operation 55 'sub' 'ret_V' <Predicate = (!icmp_ln47)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%temp_R_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V, i32 11, i32 32)" [fft_stages_loop.cpp:58]   --->   Operation 56 'partselect' 'temp_R_V' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.63ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln700_2 = mul i33 %sext_ln54, %sext_ln1118_4" [fft_stages_loop.cpp:59]   --->   Operation 57 'mul' 'mul_ln700_2' <Predicate = (!icmp_ln47)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i33 %sext_ln54_1, %sext_ln1118" [fft_stages_loop.cpp:59]   --->   Operation 58 'mul' 'mul_ln1192' <Predicate = (!icmp_ln47)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (2.20ns) (root node of the DSP)   --->   "%ret_V_2 = add i33 %mul_ln1192, %mul_ln700_2" [fft_stages_loop.cpp:59]   --->   Operation 59 'add' 'ret_V_2' <Predicate = (!icmp_ln47)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%temp_I_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V_2, i32 11, i32 32)" [fft_stages_loop.cpp:59]   --->   Operation 60 'partselect' 'temp_I_V' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (1.35ns)   --->   "%p_Val2_7 = load i22* %X_R_8_V_addr_1, align 4" [fft_stages_loop.cpp:60]   --->   Operation 61 'load' 'p_Val2_7' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 62 [1/1] (1.08ns)   --->   "%sub_ln703 = sub i22 %p_Val2_7, %temp_R_V" [fft_stages_loop.cpp:60]   --->   Operation 62 'sub' 'sub_ln703' <Predicate = (!icmp_ln47)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%Out_R_9_V_addr = getelementptr [1024 x i22]* %Out_R_9_V, i64 0, i64 %zext_ln58" [fft_stages_loop.cpp:60]   --->   Operation 63 'getelementptr' 'Out_R_9_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.35ns)   --->   "store i22 %sub_ln703, i22* %Out_R_9_V_addr, align 4" [fft_stages_loop.cpp:60]   --->   Operation 64 'store' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 65 [1/2] (1.35ns)   --->   "%p_Val2_9 = load i22* %X_I_8_V_addr_1, align 4" [fft_stages_loop.cpp:61]   --->   Operation 65 'load' 'p_Val2_9' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 66 [1/1] (1.08ns)   --->   "%sub_ln703_1 = sub i22 %p_Val2_9, %temp_I_V" [fft_stages_loop.cpp:61]   --->   Operation 66 'sub' 'sub_ln703_1' <Predicate = (!icmp_ln47)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%Out_I_9_V_addr = getelementptr [1024 x i22]* %Out_I_9_V, i64 0, i64 %zext_ln58" [fft_stages_loop.cpp:61]   --->   Operation 67 'getelementptr' 'Out_I_9_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.35ns)   --->   "store i22 %sub_ln703_1, i22* %Out_I_9_V_addr, align 4" [fft_stages_loop.cpp:61]   --->   Operation 68 'store' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 69 [1/1] (1.08ns)   --->   "%add_ln703 = add i22 %temp_R_V, %p_Val2_7" [fft_stages_loop.cpp:62]   --->   Operation 69 'add' 'add_ln703' <Predicate = (!icmp_ln47)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%Out_R_9_V_addr_1 = getelementptr [1024 x i22]* %Out_R_9_V, i64 0, i64 %zext_ln60" [fft_stages_loop.cpp:62]   --->   Operation 70 'getelementptr' 'Out_R_9_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.35ns)   --->   "store i22 %add_ln703, i22* %Out_R_9_V_addr_1, align 4" [fft_stages_loop.cpp:62]   --->   Operation 71 'store' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 72 [1/1] (1.08ns)   --->   "%add_ln703_1 = add i22 %temp_I_V, %p_Val2_9" [fft_stages_loop.cpp:63]   --->   Operation 72 'add' 'add_ln703_1' <Predicate = (!icmp_ln47)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%Out_I_9_V_addr_1 = getelementptr [1024 x i22]* %Out_I_9_V, i64 0, i64 %zext_ln60" [fft_stages_loop.cpp:63]   --->   Operation 73 'getelementptr' 'Out_I_9_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.35ns)   --->   "store i22 %add_ln703_1, i22* %Out_I_9_V_addr_1, align 4" [fft_stages_loop.cpp:63]   --->   Operation 74 'store' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str6, i32 %tmp_2)" [fft_stages_loop.cpp:64]   --->   Operation 75 'specregionend' 'empty_9' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 76 'br' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "ret void" [fft_stages_loop.cpp:66]   --->   Operation 77 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Out_R_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Out_I_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ W_real_V61]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag_V53]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln47           (br               ) [ 011110]
indvar_flatten    (phi              ) [ 001000]
j_0               (phi              ) [ 001000]
t_0               (phi              ) [ 001000]
icmp_ln47         (icmp             ) [ 001110]
add_ln47          (add              ) [ 011110]
br_ln47           (br               ) [ 000000]
icmp_ln50         (icmp             ) [ 000000]
select_ln54       (select           ) [ 000000]
add_ln47_1        (add              ) [ 000000]
trunc_ln54        (trunc            ) [ 000000]
trunc_ln54_1      (trunc            ) [ 000000]
select_ln54_2     (select           ) [ 000000]
select_ln54_1_v   (bitconcatenate   ) [ 000000]
zext_ln54         (zext             ) [ 000000]
W_real_V61_addr   (getelementptr    ) [ 001100]
W_imag_V53_addr   (getelementptr    ) [ 001100]
select_ln47       (select           ) [ 011110]
trunc_ln51        (trunc            ) [ 000000]
i                 (bitconcatenate   ) [ 001100]
i_lower           (add              ) [ 000000]
zext_ln58         (zext             ) [ 001110]
X_R_8_V_addr      (getelementptr    ) [ 001100]
t                 (add              ) [ 011110]
W_real_V61_load   (load             ) [ 001010]
W_imag_V53_load   (load             ) [ 001010]
X_R_8_V_load      (load             ) [ 001010]
X_I_8_V_addr      (getelementptr    ) [ 001010]
zext_ln60         (zext             ) [ 001010]
X_R_8_V_addr_1    (getelementptr    ) [ 001010]
X_I_8_V_addr_1    (getelementptr    ) [ 001010]
specloopname_ln0  (specloopname     ) [ 000000]
empty             (speclooptripcount) [ 000000]
sext_ln54         (sext             ) [ 000000]
sext_ln54_1       (sext             ) [ 000000]
specloopname_ln50 (specloopname     ) [ 000000]
tmp_2             (specregionbegin  ) [ 000000]
specpipeline_ln53 (specpipeline     ) [ 000000]
sext_ln1118       (sext             ) [ 000000]
X_I_8_V_load      (load             ) [ 000000]
sext_ln1118_4     (sext             ) [ 000000]
mul_ln700         (mul              ) [ 000000]
mul_ln1193        (mul              ) [ 000000]
ret_V             (sub              ) [ 000000]
temp_R_V          (partselect       ) [ 000000]
mul_ln700_2       (mul              ) [ 000000]
mul_ln1192        (mul              ) [ 000000]
ret_V_2           (add              ) [ 000000]
temp_I_V          (partselect       ) [ 000000]
p_Val2_7          (load             ) [ 000000]
sub_ln703         (sub              ) [ 000000]
Out_R_9_V_addr    (getelementptr    ) [ 000000]
store_ln60        (store            ) [ 000000]
p_Val2_9          (load             ) [ 000000]
sub_ln703_1       (sub              ) [ 000000]
Out_I_9_V_addr    (getelementptr    ) [ 000000]
store_ln61        (store            ) [ 000000]
add_ln703         (add              ) [ 000000]
Out_R_9_V_addr_1  (getelementptr    ) [ 000000]
store_ln62        (store            ) [ 000000]
add_ln703_1       (add              ) [ 000000]
Out_I_9_V_addr_1  (getelementptr    ) [ 000000]
store_ln63        (store            ) [ 000000]
empty_9           (specregionend    ) [ 000000]
br_ln0            (br               ) [ 011110]
ret_ln66          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_8_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_8_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I_8_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_8_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_R_9_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_R_9_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_I_9_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_I_9_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="W_real_V61">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real_V61"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="W_imag_V53">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag_V53"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="butterfly_loop_dft_l"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="W_real_V61_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="13" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="9" slack="0"/>
<pin id="72" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_V61_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="9" slack="0"/>
<pin id="77" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_real_V61_load/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="W_imag_V53_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="12" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="9" slack="0"/>
<pin id="85" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_V53_addr/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="0"/>
<pin id="90" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_imag_V53_load/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="X_R_8_V_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="22" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="10" slack="0"/>
<pin id="98" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_8_V_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="10" slack="0"/>
<pin id="103" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="0"/>
<pin id="127" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="128" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="22" slack="1"/>
<pin id="130" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_8_V_load/2 p_Val2_7/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="X_I_8_V_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="22" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="10" slack="1"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_8_V_addr/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="139" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="140" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="141" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="22" slack="0"/>
<pin id="142" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_8_V_load/3 p_Val2_9/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="X_R_8_V_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="22" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="10" slack="0"/>
<pin id="124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_8_V_addr_1/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="X_I_8_V_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="22" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="10" slack="0"/>
<pin id="136" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_8_V_addr_1/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="Out_R_9_V_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="22" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="10" slack="2"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_9_V_addr/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="0" index="1" bw="22" slack="0"/>
<pin id="154" dir="0" index="2" bw="0" slack="0"/>
<pin id="177" dir="0" index="4" bw="10" slack="0"/>
<pin id="178" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="179" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="180" dir="1" index="7" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 store_ln62/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="Out_I_9_V_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="22" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="10" slack="2"/>
<pin id="161" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_9_V_addr/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="0" index="1" bw="22" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="0"/>
<pin id="189" dir="0" index="4" bw="10" slack="0"/>
<pin id="190" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="191" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="192" dir="1" index="7" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/4 store_ln63/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="Out_R_9_V_addr_1_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="22" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="10" slack="1"/>
<pin id="174" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_9_V_addr_1/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="Out_I_9_V_addr_1_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="22" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="10" slack="1"/>
<pin id="186" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_9_V_addr_1/4 "/>
</bind>
</comp>

<comp id="194" class="1005" name="indvar_flatten_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="1"/>
<pin id="196" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="indvar_flatten_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="10" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="j_0_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="9" slack="1"/>
<pin id="207" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="j_0_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="9" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="t_0_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="1"/>
<pin id="218" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="t_0 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="t_0_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="2" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_0/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln47_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="0" index="1" bw="10" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln47_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln50_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="0"/>
<pin id="241" dir="0" index="1" bw="2" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="select_ln54_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="2" slack="0"/>
<pin id="248" dir="0" index="2" bw="2" slack="0"/>
<pin id="249" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln47_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="9" slack="0"/>
<pin id="256" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln54_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="9" slack="0"/>
<pin id="261" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln54_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="9" slack="0"/>
<pin id="265" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_1/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="select_ln54_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="0" index="2" bw="8" slack="0"/>
<pin id="271" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_2/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="select_ln54_1_v_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="9" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="select_ln54_1_v/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln54_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="0"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="select_ln47_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="9" slack="0"/>
<pin id="292" dir="0" index="2" bw="9" slack="0"/>
<pin id="293" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln51_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="0"/>
<pin id="299" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="i_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="9" slack="0"/>
<pin id="305" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="i_lower_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="0"/>
<pin id="311" dir="0" index="1" bw="10" slack="0"/>
<pin id="312" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_lower/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln58_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="t_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="2" slack="0"/>
<pin id="323" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln60_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln54_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="13" slack="1"/>
<pin id="333" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sext_ln54_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="1"/>
<pin id="336" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54_1/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sext_ln1118_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="22" slack="1"/>
<pin id="339" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sext_ln1118_4_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="22" slack="0"/>
<pin id="342" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="temp_R_V_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="22" slack="0"/>
<pin id="346" dir="0" index="1" bw="33" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="0"/>
<pin id="348" dir="0" index="3" bw="7" slack="0"/>
<pin id="349" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_R_V/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="temp_I_V_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="22" slack="0"/>
<pin id="355" dir="0" index="1" bw="33" slack="0"/>
<pin id="356" dir="0" index="2" bw="5" slack="0"/>
<pin id="357" dir="0" index="3" bw="7" slack="0"/>
<pin id="358" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_I_V/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sub_ln703_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="22" slack="0"/>
<pin id="364" dir="0" index="1" bw="22" slack="0"/>
<pin id="365" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sub_ln703_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="22" slack="0"/>
<pin id="371" dir="0" index="1" bw="22" slack="0"/>
<pin id="372" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln703_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="22" slack="0"/>
<pin id="378" dir="0" index="1" bw="22" slack="0"/>
<pin id="379" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln703_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="22" slack="0"/>
<pin id="385" dir="0" index="1" bw="22" slack="0"/>
<pin id="386" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/4 "/>
</bind>
</comp>

<comp id="390" class="1007" name="mul_ln700_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="13" slack="0"/>
<pin id="392" dir="0" index="1" bw="22" slack="0"/>
<pin id="393" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/4 "/>
</bind>
</comp>

<comp id="396" class="1007" name="grp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="12" slack="0"/>
<pin id="398" dir="0" index="1" bw="22" slack="0"/>
<pin id="399" dir="0" index="2" bw="33" slack="0"/>
<pin id="400" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1193/4 ret_V/4 "/>
</bind>
</comp>

<comp id="405" class="1007" name="grp_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="13" slack="0"/>
<pin id="407" dir="0" index="1" bw="22" slack="0"/>
<pin id="408" dir="0" index="2" bw="33" slack="2147483647"/>
<pin id="409" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_2/4 ret_V_2/4 "/>
</bind>
</comp>

<comp id="413" class="1007" name="mul_ln1192_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="12" slack="0"/>
<pin id="415" dir="0" index="1" bw="22" slack="0"/>
<pin id="416" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/4 "/>
</bind>
</comp>

<comp id="420" class="1005" name="icmp_ln47_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="424" class="1005" name="add_ln47_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="0"/>
<pin id="426" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln47 "/>
</bind>
</comp>

<comp id="429" class="1005" name="W_real_V61_addr_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="1"/>
<pin id="431" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_V61_addr "/>
</bind>
</comp>

<comp id="434" class="1005" name="W_imag_V53_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="9" slack="1"/>
<pin id="436" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_V53_addr "/>
</bind>
</comp>

<comp id="439" class="1005" name="select_ln47_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="0"/>
<pin id="441" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln47 "/>
</bind>
</comp>

<comp id="444" class="1005" name="i_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="10" slack="1"/>
<pin id="446" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="449" class="1005" name="zext_ln58_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="1"/>
<pin id="451" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln58 "/>
</bind>
</comp>

<comp id="456" class="1005" name="X_R_8_V_addr_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="10" slack="1"/>
<pin id="458" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_8_V_addr "/>
</bind>
</comp>

<comp id="461" class="1005" name="t_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="2" slack="0"/>
<pin id="463" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="466" class="1005" name="W_real_V61_load_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="13" slack="1"/>
<pin id="468" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="W_real_V61_load "/>
</bind>
</comp>

<comp id="471" class="1005" name="W_imag_V53_load_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="12" slack="1"/>
<pin id="473" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_V53_load "/>
</bind>
</comp>

<comp id="476" class="1005" name="X_R_8_V_load_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="22" slack="1"/>
<pin id="478" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="X_R_8_V_load "/>
</bind>
</comp>

<comp id="481" class="1005" name="X_I_8_V_addr_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="10" slack="1"/>
<pin id="483" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_8_V_addr "/>
</bind>
</comp>

<comp id="486" class="1005" name="zext_ln60_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="1"/>
<pin id="488" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60 "/>
</bind>
</comp>

<comp id="492" class="1005" name="X_R_8_V_addr_1_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="10" slack="1"/>
<pin id="494" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_8_V_addr_1 "/>
</bind>
</comp>

<comp id="497" class="1005" name="X_I_8_V_addr_1_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="10" slack="1"/>
<pin id="499" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_8_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="120" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="170" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="198" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="18" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="198" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="20" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="220" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="22" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="220" pin="4"/><net_sink comp="245" pin=2"/></net>

<net id="257"><net_src comp="24" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="209" pin="4"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="209" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="239" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="259" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="263" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="280"><net_src comp="26" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="267" pin="3"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="28" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="275" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="294"><net_src comp="239" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="253" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="209" pin="4"/><net_sink comp="289" pin=2"/></net>

<net id="300"><net_src comp="245" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="32" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="289" pin="3"/><net_sink comp="301" pin=2"/></net>

<net id="313"><net_src comp="34" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="301" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="324"><net_src comp="36" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="245" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="326" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="343"><net_src comp="114" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="60" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="62" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="352"><net_src comp="64" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="359"><net_src comp="60" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="62" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="361"><net_src comp="64" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="366"><net_src comp="101" pin="7"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="344" pin="4"/><net_sink comp="362" pin=1"/></net>

<net id="368"><net_src comp="362" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="373"><net_src comp="114" pin="7"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="353" pin="4"/><net_sink comp="369" pin=1"/></net>

<net id="375"><net_src comp="369" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="380"><net_src comp="344" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="101" pin="7"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="376" pin="2"/><net_sink comp="151" pin=4"/></net>

<net id="387"><net_src comp="353" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="114" pin="7"/><net_sink comp="383" pin=1"/></net>

<net id="389"><net_src comp="383" pin="2"/><net_sink comp="164" pin=4"/></net>

<net id="394"><net_src comp="331" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="337" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="334" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="340" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="390" pin="2"/><net_sink comp="396" pin=2"/></net>

<net id="404"><net_src comp="396" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="410"><net_src comp="331" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="340" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="405" pin="3"/><net_sink comp="353" pin=1"/></net>

<net id="417"><net_src comp="334" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="337" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="419"><net_src comp="413" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="423"><net_src comp="227" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="233" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="432"><net_src comp="68" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="437"><net_src comp="81" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="442"><net_src comp="289" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="447"><net_src comp="301" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="452"><net_src comp="315" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="455"><net_src comp="449" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="459"><net_src comp="94" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="464"><net_src comp="320" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="469"><net_src comp="75" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="474"><net_src comp="88" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="479"><net_src comp="101" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="484"><net_src comp="107" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="489"><net_src comp="326" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="495"><net_src comp="120" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="500"><net_src comp="132" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="114" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_R_9_V | {4 }
	Port: Out_I_9_V | {4 }
	Port: W_real_V61 | {}
	Port: W_imag_V53 | {}
 - Input state : 
	Port: fft_stage.134 : X_R_8_V | {2 3 4 }
	Port: fft_stage.134 : X_I_8_V | {3 4 }
	Port: fft_stage.134 : W_real_V61 | {2 3 }
	Port: fft_stage.134 : W_imag_V53 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln47 : 1
		add_ln47 : 1
		br_ln47 : 2
		icmp_ln50 : 1
		select_ln54 : 2
		add_ln47_1 : 1
		trunc_ln54 : 2
		trunc_ln54_1 : 1
		select_ln54_2 : 3
		select_ln54_1_v : 4
		zext_ln54 : 5
		W_real_V61_addr : 6
		W_real_V61_load : 7
		W_imag_V53_addr : 6
		W_imag_V53_load : 7
		select_ln47 : 2
		trunc_ln51 : 3
		i : 4
		i_lower : 5
		zext_ln58 : 6
		X_R_8_V_addr : 7
		X_R_8_V_load : 8
		t : 3
	State 3
		X_I_8_V_load : 1
		X_R_8_V_addr_1 : 1
		p_Val2_7 : 2
		X_I_8_V_addr_1 : 1
		p_Val2_9 : 2
	State 4
		sext_ln1118_4 : 1
		mul_ln700 : 1
		mul_ln1193 : 2
		ret_V : 3
		temp_R_V : 4
		mul_ln700_2 : 2
		mul_ln1192 : 1
		ret_V_2 : 3
		temp_I_V : 4
		sub_ln703 : 5
		store_ln60 : 6
		sub_ln703_1 : 5
		store_ln61 : 6
		add_ln703 : 5
		store_ln62 : 6
		add_ln703_1 : 5
		store_ln63 : 6
		empty_9 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln47_fu_233    |    0    |    0    |    17   |
|          |    add_ln47_1_fu_253   |    0    |    0    |    16   |
|    add   |     i_lower_fu_309     |    0    |    0    |    17   |
|          |        t_fu_320        |    0    |    0    |    9    |
|          |    add_ln703_fu_376    |    0    |    0    |    29   |
|          |   add_ln703_1_fu_383   |    0    |    0    |    29   |
|----------|------------------------|---------|---------|---------|
|    sub   |    sub_ln703_fu_362    |    0    |    0    |    29   |
|          |   sub_ln703_1_fu_369   |    0    |    0    |    29   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln47_fu_227    |    0    |    0    |    13   |
|          |    icmp_ln50_fu_239    |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|          |   select_ln54_fu_245   |    0    |    0    |    2    |
|  select  |  select_ln54_2_fu_267  |    0    |    0    |    8    |
|          |   select_ln47_fu_289   |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|    mul   |    mul_ln700_fu_390    |    1    |    0    |    0    |
|          |    mul_ln1192_fu_413   |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|  mulsub  |       grp_fu_396       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_405       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    trunc_ln54_fu_259   |    0    |    0    |    0    |
|   trunc  |   trunc_ln54_1_fu_263  |    0    |    0    |    0    |
|          |    trunc_ln51_fu_297   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate| select_ln54_1_v_fu_275 |    0    |    0    |    0    |
|          |        i_fu_301        |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln54_fu_283    |    0    |    0    |    0    |
|   zext   |    zext_ln58_fu_315    |    0    |    0    |    0    |
|          |    zext_ln60_fu_326    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln54_fu_331    |    0    |    0    |    0    |
|   sext   |   sext_ln54_1_fu_334   |    0    |    0    |    0    |
|          |   sext_ln1118_fu_337   |    0    |    0    |    0    |
|          |  sext_ln1118_4_fu_340  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|     temp_R_V_fu_344    |    0    |    0    |    0    |
|          |     temp_I_V_fu_353    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    4    |    0    |   215   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|W_imag_V53_addr_reg_434|    9   |
|W_imag_V53_load_reg_471|   12   |
|W_real_V61_addr_reg_429|    9   |
|W_real_V61_load_reg_466|   13   |
| X_I_8_V_addr_1_reg_497|   10   |
|  X_I_8_V_addr_reg_481 |   10   |
| X_R_8_V_addr_1_reg_492|   10   |
|  X_R_8_V_addr_reg_456 |   10   |
|  X_R_8_V_load_reg_476 |   22   |
|    add_ln47_reg_424   |   10   |
|       i_reg_444       |   10   |
|   icmp_ln47_reg_420   |    1   |
| indvar_flatten_reg_194|   10   |
|      j_0_reg_205      |    9   |
|  select_ln47_reg_439  |    9   |
|      t_0_reg_216      |    2   |
|       t_reg_461       |    2   |
|   zext_ln58_reg_449   |   64   |
|   zext_ln60_reg_486   |   64   |
+-----------------------+--------+
|         Total         |   286  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_75 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_88 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_101 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_101 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_114 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_114 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_405    |  p0  |   2  |  13  |   26   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   102  ||  5.285  ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   215  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   63   |
|  Register |    -   |    -   |   286  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    5   |   286  |   278  |
+-----------+--------+--------+--------+--------+
