module HDCPU(
    input CLR,
    input T3,
    input C,
    input Z,
    input[2:0] SW,
    input [7:4] IR,
    input [3:1] W,
    output reg LDC,
    output reg LDZ,
    output reg CIN,
    output reg [3:0] S,
    output reg [3:0] SEL,
    output reg M,
    output reg ABUS,
    output reg DRW,
    output reg PCINC,
    output reg LPC,
    output reg LAR,
    output reg PCADD,
    output reg ARINC,
    output reg SELCTL,
    output reg MEMW,
    output reg STOP,
    output reg LIR,
    output reg SBUS,
    output reg MBUS,
    output reg SHORT,
    output reg LONG
    );

    reg [2:0] flag;

    always @(W, CLR, PULSE)
    begin
        if (!CLR) begin
            flag = 0;
            ABUS = 0;
            CIN = 0;
            PCINC = 0;
        end
        else begin
            case (flag)
                3'b000: begin
                    ABUS = 1;
                    flag = 3'b001;
                end
                3'b001: begin
                    CIN = 1;
                    flag = 3'b010;
                end
                3'b010: begin
                    PCINC = 1;
                end
            endcase
        end
    end
endmodule