#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec  9 08:55:26 2022
# Process ID: 20156
# Current directory: D:/ENEE245 Verilog code/Lab 8/mulitiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25252 D:\ENEE245 Verilog code\Lab 8\mulitiplier\mulitiplier.xpr
# Log file: D:/ENEE245 Verilog code/Lab 8/mulitiplier/vivado.log
# Journal file: D:/ENEE245 Verilog code/Lab 8/mulitiplier\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/mbakst/Desktop/Lab 8/mulitiplier' since last save.
Scanning exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  9 08:55:45 2022...
 repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 867.539 ; gain = 229.422
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_com_arr_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_com_arr_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_com_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_row
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/new/full_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/imports/new/half_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sim_1/new/TB_com_arr_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_com_arr_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xelab -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'c_out' on this module [D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v:29]
ERROR: [VRFC 10-3180] cannot find port 'c_out' on this module [D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 910.246 ; gain = 3.820
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_com_arr_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_com_arr_mult_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xelab -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'c_out' on this module [D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v:29]
ERROR: [VRFC 10-3180] cannot find port 'c_out' on this module [D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_com_arr_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_com_arr_mult_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xelab -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'c_out' on this module [D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v:29]
ERROR: [VRFC 10-3180] cannot find port 'c_out' on this module [D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_com_arr_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_com_arr_mult_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xelab -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'c_out' on this module [D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v:29]
ERROR: [VRFC 10-3180] cannot find port 'c_out' on this module [D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  9 09:09:06 2022...
