/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [14:0] _01_;
  reg [20:0] _02_;
  reg [5:0] _03_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire [10:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [12:0] celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [12:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [9:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire [11:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [15:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire [19:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [10:0] _04_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 11'h000;
    else _04_ <= { celloutsig_0_50z, celloutsig_0_8z[5:2], celloutsig_0_7z[3:0], celloutsig_0_3z, celloutsig_0_50z };
  assign { out_data[14:10], out_data[5:0] } = _04_;
  assign celloutsig_0_4z = ~((celloutsig_0_2z | celloutsig_0_2z) & (celloutsig_0_3z | in_data[72]));
  assign celloutsig_0_42z = ~((celloutsig_0_30z | celloutsig_0_24z) & (_00_ | celloutsig_0_27z));
  assign celloutsig_0_45z = ~((celloutsig_0_27z | celloutsig_0_14z) & (celloutsig_0_42z | celloutsig_0_39z[8]));
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_3z) & (celloutsig_0_4z | in_data[56]));
  assign celloutsig_1_13z = ~((celloutsig_1_4z | celloutsig_1_4z) & (celloutsig_1_10z | celloutsig_1_10z));
  assign celloutsig_0_15z = ~((celloutsig_0_13z[4] | celloutsig_0_14z) & (celloutsig_0_11z | celloutsig_0_12z));
  assign celloutsig_0_27z = ~((celloutsig_0_20z[0] | celloutsig_0_18z[4]) & (celloutsig_0_26z | celloutsig_0_12z));
  reg [14:0] _12_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _12_ <= 15'h0000;
    else _12_ <= { celloutsig_0_33z[12:1], celloutsig_0_22z };
  assign { _01_[14], _00_, _01_[12:0] } = _12_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 21'h000000;
    else _02_ <= { celloutsig_0_29z[8:0], celloutsig_0_43z, celloutsig_0_37z, celloutsig_0_10z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 6'h00;
    else _03_ <= { celloutsig_1_9z[2], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_37z = { celloutsig_0_0z[6:4], celloutsig_0_11z } === celloutsig_0_29z[6:3];
  assign celloutsig_1_0z = in_data[132:125] === in_data[187:180];
  assign celloutsig_1_6z = { celloutsig_1_5z[4], celloutsig_1_5z } === { in_data[123:111], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_10z = in_data[126:116] === celloutsig_1_5z[15:5];
  assign celloutsig_0_6z = { in_data[38:37], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z } === in_data[76:72];
  assign celloutsig_0_11z = { celloutsig_0_7z[3:0], celloutsig_0_3z } === { 2'h0, celloutsig_0_7z[3:1] };
  assign celloutsig_0_2z = { celloutsig_0_0z[6:2], celloutsig_0_1z } === in_data[62:57];
  assign celloutsig_0_3z = { in_data[11:6], celloutsig_0_2z } === in_data[37:31];
  assign celloutsig_1_2z = { in_data[154:151], celloutsig_1_0z } >= { in_data[135], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[157:132], celloutsig_1_6z, celloutsig_1_5z } >= { celloutsig_1_5z[8:4], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_10z = { in_data[42:19], celloutsig_0_8z, celloutsig_0_6z } >= { in_data[36:7], celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_8z[2:1], celloutsig_0_11z, celloutsig_0_5z, 4'h0, celloutsig_0_7z[3:0], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z } >= { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_25z = { celloutsig_0_0z[4], celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_22z } >= { celloutsig_0_17z[9:0], celloutsig_0_6z };
  assign celloutsig_0_26z = { celloutsig_0_17z[3], celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_23z } >= { celloutsig_0_17z[6:1], celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_24z };
  assign celloutsig_1_1z = in_data[144:131] || in_data[137:124];
  assign celloutsig_0_21z = { celloutsig_0_16z[4:0], celloutsig_0_6z } || { celloutsig_0_17z[5:1], celloutsig_0_11z };
  assign celloutsig_0_43z = { celloutsig_0_8z[5:2], 4'h0, celloutsig_0_7z[3:2] } % { 1'h1, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_20z };
  assign celloutsig_1_17z = _03_[4:0] % { 1'h1, _03_[4:1] };
  assign celloutsig_1_18z = celloutsig_1_8z[8:4] % { 1'h1, celloutsig_1_14z[12:10], celloutsig_1_0z };
  assign celloutsig_1_19z = { in_data[184:176], celloutsig_1_18z, celloutsig_1_17z, celloutsig_1_10z } % { 1'h1, _03_[3], celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_13z };
  assign celloutsig_0_19z = { celloutsig_0_13z[10:4], celloutsig_0_11z } % { 1'h1, celloutsig_0_13z[6:2], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_31z = celloutsig_0_21z ? { celloutsig_0_13z[8:7], celloutsig_0_5z } : celloutsig_0_29z[3:1];
  assign celloutsig_0_33z = celloutsig_0_27z ? { celloutsig_0_18z[5:1], 4'h0, celloutsig_0_7z[3:0] } : { in_data[5:4], celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_31z, celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_30z };
  assign celloutsig_0_48z = celloutsig_0_2z ? { celloutsig_0_43z[8:3], celloutsig_0_45z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_20z } : { _02_[12:9], celloutsig_0_19z };
  assign celloutsig_1_5z = celloutsig_1_2z ? { in_data[176:163], celloutsig_1_1z, celloutsig_1_0z, 1'h1 } : { in_data[124:109], 1'h0 };
  assign celloutsig_1_9z = celloutsig_1_0z ? { celloutsig_1_5z[16], celloutsig_1_4z, celloutsig_1_4z } : celloutsig_1_3z[4:2];
  assign celloutsig_1_11z = celloutsig_1_2z ? { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z } : { celloutsig_1_9z[1:0], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_17z = celloutsig_0_8z[0] ? { celloutsig_0_8z[3:1], celloutsig_0_3z, celloutsig_0_16z } : { in_data[73:66], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_22z = celloutsig_0_13z[7] ? { celloutsig_0_16z[5], celloutsig_0_11z, celloutsig_0_15z } : celloutsig_0_20z;
  assign celloutsig_0_32z = | { in_data[29:19], celloutsig_0_10z };
  assign celloutsig_0_38z = | { celloutsig_0_16z[6:4], celloutsig_0_4z };
  assign celloutsig_0_50z = | { celloutsig_0_48z[11:1], celloutsig_0_31z };
  assign celloutsig_1_4z = | { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_1z = | in_data[86:75];
  assign celloutsig_0_12z = | celloutsig_0_7z[3:1];
  assign celloutsig_0_23z = | { celloutsig_0_18z[2:0], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_0_24z = | celloutsig_0_16z[2:0];
  assign celloutsig_0_30z = | { celloutsig_0_8z[2], celloutsig_0_28z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[95:88] >> in_data[68:61];
  assign celloutsig_1_8z = { in_data[161:150], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z } >> { in_data[131:129], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_8z = { in_data[65:61], celloutsig_0_5z } >> { 3'h0, celloutsig_0_7z[3:2], celloutsig_0_3z };
  assign celloutsig_0_16z = celloutsig_0_13z[9:3] >> { 3'h0, celloutsig_0_7z[3:0] };
  assign celloutsig_0_20z = celloutsig_0_17z[7:5] >> celloutsig_0_8z[5:3];
  assign celloutsig_0_29z = { celloutsig_0_22z[2:1], celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_26z } >> { celloutsig_0_8z[5], celloutsig_0_27z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } >>> { in_data[182:179], celloutsig_1_2z };
  assign celloutsig_0_13z = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_6z } >>> { celloutsig_0_8z[4:2], 4'h0, celloutsig_0_7z[3:0], celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_18z = { 1'h0, celloutsig_0_7z[3:0], celloutsig_0_12z } >>> celloutsig_0_17z[9:4];
  assign celloutsig_0_39z = { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_38z, celloutsig_0_16z } ^ celloutsig_0_33z;
  assign celloutsig_1_14z = in_data[123:108] ^ { celloutsig_1_8z[11:2], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_6z };
  assign celloutsig_0_28z = { celloutsig_0_8z[5:3], celloutsig_0_23z, celloutsig_0_14z } ^ { celloutsig_0_0z[4:1], celloutsig_0_10z };
  assign celloutsig_0_7z[3:0] = celloutsig_0_0z[3:0] ^ { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z };
  assign _01_[13] = _00_;
  assign celloutsig_0_7z[7:4] = 4'h0;
  assign { out_data[132:128], out_data[115:96], out_data[32], out_data[9:6] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, 4'h0 };
endmodule
