library ieee;
use ieee.std_logic_1164.all;
--use ieee.std_logic_arith;
use ieee.std_logic_signed.all;
--use ieee.numeric_std.all;
--port map (a,b, cin, salsum, cout)

entity sum2 is
port(a, b: in std_logic_vector(2 downto 0);
      cin: in std_logic;
		salsum: out std_logic_vector(2 downto 0); 
		cout: out std_logic);
end;

architecture arq of sum2 is
signal mid: std_logic_vector(3 downto 0);--un bit que a y b
begin
	mid<=('0' & a) + ('0' & b) + cin;  --aqui se hace la suma. (amperson sirve para concatenar y aumenta el numero de bits)
	cout <=mid(3);-- con este truco recupero el cout. la operacion a+b solo sale s no cout
	salsum<=mid(2 downto 0);-- aqui esta la suma
end;