FIRRTL version 1.2.0
circuit Main :
  module NoCRouter : @[src/main/scala/NoCRouter.scala 3:7]
    input clock : Clock @[src/main/scala/NoCRouter.scala 3:7]
    input reset : UInt<1> @[src/main/scala/NoCRouter.scala 3:7]
    input io_in_0 : UInt<35> @[src/main/scala/NoCRouter.scala 4:14]
    input io_in_1 : UInt<35> @[src/main/scala/NoCRouter.scala 4:14]
    input io_in_2 : UInt<35> @[src/main/scala/NoCRouter.scala 4:14]
    input io_in_3 : UInt<35> @[src/main/scala/NoCRouter.scala 4:14]
    input io_in_4 : UInt<35> @[src/main/scala/NoCRouter.scala 4:14]
    output io_out_0 : UInt<35> @[src/main/scala/NoCRouter.scala 4:14]
    output io_out_1 : UInt<35> @[src/main/scala/NoCRouter.scala 4:14]
    output io_out_2 : UInt<35> @[src/main/scala/NoCRouter.scala 4:14]
    output io_out_3 : UInt<35> @[src/main/scala/NoCRouter.scala 4:14]
    output io_out_4 : UInt<35> @[src/main/scala/NoCRouter.scala 4:14]

    reg linkStageReg_0 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), linkStageReg_0) @[src/main/scala/NoCRouter.scala 14:29]
    reg linkStageReg_1 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), linkStageReg_1) @[src/main/scala/NoCRouter.scala 14:29]
    reg linkStageReg_2 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), linkStageReg_2) @[src/main/scala/NoCRouter.scala 14:29]
    reg linkStageReg_3 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), linkStageReg_3) @[src/main/scala/NoCRouter.scala 14:29]
    reg linkStageReg_4 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), linkStageReg_4) @[src/main/scala/NoCRouter.scala 14:29]
    reg HPUStageReg_0 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), HPUStageReg_0) @[src/main/scala/NoCRouter.scala 15:34]
    reg HPUStageReg_1 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), HPUStageReg_1) @[src/main/scala/NoCRouter.scala 15:34]
    reg HPUStageReg_2 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), HPUStageReg_2) @[src/main/scala/NoCRouter.scala 15:34]
    reg HPUStageReg_3 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), HPUStageReg_3) @[src/main/scala/NoCRouter.scala 15:34]
    reg HPUStageReg_4 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), HPUStageReg_4) @[src/main/scala/NoCRouter.scala 15:34]
    reg crossbarStageReg_0 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), crossbarStageReg_0) @[src/main/scala/NoCRouter.scala 16:34]
    reg crossbarStageReg_1 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), crossbarStageReg_1) @[src/main/scala/NoCRouter.scala 16:34]
    reg crossbarStageReg_2 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), crossbarStageReg_2) @[src/main/scala/NoCRouter.scala 16:34]
    reg crossbarStageReg_3 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), crossbarStageReg_3) @[src/main/scala/NoCRouter.scala 16:34]
    reg crossbarStageReg_4 : UInt<35>, clock with :
      reset => (UInt<1>("h0"), crossbarStageReg_4) @[src/main/scala/NoCRouter.scala 16:34]
    reg ongoing_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ongoing_0) @[src/main/scala/NoCRouter.scala 17:34]
    reg ongoing_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ongoing_1) @[src/main/scala/NoCRouter.scala 17:34]
    reg ongoing_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ongoing_2) @[src/main/scala/NoCRouter.scala 17:34]
    reg ongoing_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ongoing_3) @[src/main/scala/NoCRouter.scala 17:34]
    reg ongoing_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ongoing_4) @[src/main/scala/NoCRouter.scala 17:34]
    reg direction_0 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), direction_0) @[src/main/scala/NoCRouter.scala 18:34]
    reg direction_1 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), direction_1) @[src/main/scala/NoCRouter.scala 18:34]
    reg direction_2 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), direction_2) @[src/main/scala/NoCRouter.scala 18:34]
    reg direction_3 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), direction_3) @[src/main/scala/NoCRouter.scala 18:34]
    reg direction_4 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), direction_4) @[src/main/scala/NoCRouter.scala 18:34]
    node _valid_T = bits(linkStageReg_0, 34, 34) @[src/main/scala/NoCRouter.scala 19:71]
    node _valid_T_1 = bits(linkStageReg_1, 34, 34) @[src/main/scala/NoCRouter.scala 19:71]
    node _valid_T_2 = bits(linkStageReg_2, 34, 34) @[src/main/scala/NoCRouter.scala 19:71]
    node _valid_T_3 = bits(linkStageReg_3, 34, 34) @[src/main/scala/NoCRouter.scala 19:71]
    node _valid_T_4 = bits(linkStageReg_4, 34, 34) @[src/main/scala/NoCRouter.scala 19:71]
    node _header_T = bits(linkStageReg_0, 33, 33) @[src/main/scala/NoCRouter.scala 20:72]
    node _header_T_1 = bits(linkStageReg_1, 33, 33) @[src/main/scala/NoCRouter.scala 20:72]
    node _header_T_2 = bits(linkStageReg_2, 33, 33) @[src/main/scala/NoCRouter.scala 20:72]
    node _header_T_3 = bits(linkStageReg_3, 33, 33) @[src/main/scala/NoCRouter.scala 20:72]
    node _header_T_4 = bits(linkStageReg_4, 33, 33) @[src/main/scala/NoCRouter.scala 20:72]
    node _end_T = bits(linkStageReg_0, 32, 32) @[src/main/scala/NoCRouter.scala 21:69]
    node _end_T_1 = bits(linkStageReg_1, 32, 32) @[src/main/scala/NoCRouter.scala 21:69]
    node _end_T_2 = bits(linkStageReg_2, 32, 32) @[src/main/scala/NoCRouter.scala 21:69]
    node _end_T_3 = bits(linkStageReg_3, 32, 32) @[src/main/scala/NoCRouter.scala 21:69]
    node _end_T_4 = bits(linkStageReg_4, 32, 32) @[src/main/scala/NoCRouter.scala 21:69]
    node _data_T = bits(linkStageReg_0, 31, 0) @[src/main/scala/NoCRouter.scala 22:70]
    node _data_T_1 = bits(linkStageReg_1, 31, 0) @[src/main/scala/NoCRouter.scala 22:70]
    node _data_T_2 = bits(linkStageReg_2, 31, 0) @[src/main/scala/NoCRouter.scala 22:70]
    node _data_T_3 = bits(linkStageReg_3, 31, 0) @[src/main/scala/NoCRouter.scala 22:70]
    node _data_T_4 = bits(linkStageReg_4, 31, 0) @[src/main/scala/NoCRouter.scala 22:70]
    node _valid_0_T = bits(linkStageReg_0, 34, 34) @[src/main/scala/NoCRouter.scala 26:33]
    node _header_0_T = bits(linkStageReg_0, 33, 33) @[src/main/scala/NoCRouter.scala 27:33]
    node _end_0_T = bits(linkStageReg_0, 32, 32) @[src/main/scala/NoCRouter.scala 28:33]
    node _data_0_T = bits(linkStageReg_0, 31, 0) @[src/main/scala/NoCRouter.scala 29:33]
    node header_0 = _header_0_T @[src/main/scala/NoCRouter.scala 20:27 27:15]
    node valid_0 = _valid_0_T @[src/main/scala/NoCRouter.scala 19:26 26:15]
    node _T = and(header_0, valid_0) @[src/main/scala/NoCRouter.scala 30:20]
    node data_0 = _data_0_T @[src/main/scala/NoCRouter.scala 22:25 29:15]
    node _direction_0_T = bits(data_0, 31, 30) @[src/main/scala/NoCRouter.scala 32:30]
    node _GEN_0 = mux(_T, UInt<1>("h1"), ongoing_0) @[src/main/scala/NoCRouter.scala 30:33 31:18 17:34]
    node _GEN_1 = mux(_T, _direction_0_T, direction_0) @[src/main/scala/NoCRouter.scala 30:33 32:20 18:34]
    node end_0 = _end_0_T @[src/main/scala/NoCRouter.scala 21:24 28:15]
    node _T_1 = and(end_0, valid_0) @[src/main/scala/NoCRouter.scala 34:25]
    reg REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG) @[src/main/scala/NoCRouter.scala 34:17]
    node _GEN_2 = mux(REG, UInt<1>("h0"), _GEN_0) @[src/main/scala/NoCRouter.scala 34:39 35:18]
    node _HPUStageReg_0_T = dshl(data_0, UInt<2>("h2")) @[src/main/scala/NoCRouter.scala 37:78]
    node _HPUStageReg_0_T_1 = bits(_HPUStageReg_0_T, 31, 0) @[src/main/scala/NoCRouter.scala 37:85]
    node _HPUStageReg_0_T_2 = mux(header_0, _HPUStageReg_0_T_1, data_0) @[src/main/scala/NoCRouter.scala 37:59]
    node HPUStageReg_0_lo = cat(end_0, _HPUStageReg_0_T_2) @[src/main/scala/NoCRouter.scala 37:26]
    node HPUStageReg_0_hi = cat(valid_0, header_0) @[src/main/scala/NoCRouter.scala 37:26]
    node _HPUStageReg_0_T_3 = cat(HPUStageReg_0_hi, HPUStageReg_0_lo) @[src/main/scala/NoCRouter.scala 37:26]
    node _valid_1_T = bits(linkStageReg_1, 34, 34) @[src/main/scala/NoCRouter.scala 26:33]
    node _header_1_T = bits(linkStageReg_1, 33, 33) @[src/main/scala/NoCRouter.scala 27:33]
    node _end_1_T = bits(linkStageReg_1, 32, 32) @[src/main/scala/NoCRouter.scala 28:33]
    node _data_1_T = bits(linkStageReg_1, 31, 0) @[src/main/scala/NoCRouter.scala 29:33]
    node header_1 = _header_1_T @[src/main/scala/NoCRouter.scala 20:27 27:15]
    node valid_1 = _valid_1_T @[src/main/scala/NoCRouter.scala 19:26 26:15]
    node _T_2 = and(header_1, valid_1) @[src/main/scala/NoCRouter.scala 30:20]
    node data_1 = _data_1_T @[src/main/scala/NoCRouter.scala 22:25 29:15]
    node _direction_1_T = bits(data_1, 31, 30) @[src/main/scala/NoCRouter.scala 32:30]
    node _GEN_3 = mux(_T_2, UInt<1>("h1"), ongoing_1) @[src/main/scala/NoCRouter.scala 30:33 31:18 17:34]
    node _GEN_4 = mux(_T_2, _direction_1_T, direction_1) @[src/main/scala/NoCRouter.scala 30:33 32:20 18:34]
    node end_1 = _end_1_T @[src/main/scala/NoCRouter.scala 21:24 28:15]
    node _T_3 = and(end_1, valid_1) @[src/main/scala/NoCRouter.scala 34:25]
    reg REG_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG_1) @[src/main/scala/NoCRouter.scala 34:17]
    node _GEN_5 = mux(REG_1, UInt<1>("h0"), _GEN_3) @[src/main/scala/NoCRouter.scala 34:39 35:18]
    node _HPUStageReg_1_T = dshl(data_1, UInt<2>("h2")) @[src/main/scala/NoCRouter.scala 37:78]
    node _HPUStageReg_1_T_1 = bits(_HPUStageReg_1_T, 31, 0) @[src/main/scala/NoCRouter.scala 37:85]
    node _HPUStageReg_1_T_2 = mux(header_1, _HPUStageReg_1_T_1, data_1) @[src/main/scala/NoCRouter.scala 37:59]
    node HPUStageReg_1_lo = cat(end_1, _HPUStageReg_1_T_2) @[src/main/scala/NoCRouter.scala 37:26]
    node HPUStageReg_1_hi = cat(valid_1, header_1) @[src/main/scala/NoCRouter.scala 37:26]
    node _HPUStageReg_1_T_3 = cat(HPUStageReg_1_hi, HPUStageReg_1_lo) @[src/main/scala/NoCRouter.scala 37:26]
    node _valid_2_T = bits(linkStageReg_2, 34, 34) @[src/main/scala/NoCRouter.scala 26:33]
    node _header_2_T = bits(linkStageReg_2, 33, 33) @[src/main/scala/NoCRouter.scala 27:33]
    node _end_2_T = bits(linkStageReg_2, 32, 32) @[src/main/scala/NoCRouter.scala 28:33]
    node _data_2_T = bits(linkStageReg_2, 31, 0) @[src/main/scala/NoCRouter.scala 29:33]
    node header_2 = _header_2_T @[src/main/scala/NoCRouter.scala 20:27 27:15]
    node valid_2 = _valid_2_T @[src/main/scala/NoCRouter.scala 19:26 26:15]
    node _T_4 = and(header_2, valid_2) @[src/main/scala/NoCRouter.scala 30:20]
    node data_2 = _data_2_T @[src/main/scala/NoCRouter.scala 22:25 29:15]
    node _direction_2_T = bits(data_2, 31, 30) @[src/main/scala/NoCRouter.scala 32:30]
    node _GEN_6 = mux(_T_4, UInt<1>("h1"), ongoing_2) @[src/main/scala/NoCRouter.scala 30:33 31:18 17:34]
    node _GEN_7 = mux(_T_4, _direction_2_T, direction_2) @[src/main/scala/NoCRouter.scala 30:33 32:20 18:34]
    node end_2 = _end_2_T @[src/main/scala/NoCRouter.scala 21:24 28:15]
    node _T_5 = and(end_2, valid_2) @[src/main/scala/NoCRouter.scala 34:25]
    reg REG_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG_2) @[src/main/scala/NoCRouter.scala 34:17]
    node _GEN_8 = mux(REG_2, UInt<1>("h0"), _GEN_6) @[src/main/scala/NoCRouter.scala 34:39 35:18]
    node _HPUStageReg_2_T = dshl(data_2, UInt<2>("h2")) @[src/main/scala/NoCRouter.scala 37:78]
    node _HPUStageReg_2_T_1 = bits(_HPUStageReg_2_T, 31, 0) @[src/main/scala/NoCRouter.scala 37:85]
    node _HPUStageReg_2_T_2 = mux(header_2, _HPUStageReg_2_T_1, data_2) @[src/main/scala/NoCRouter.scala 37:59]
    node HPUStageReg_2_lo = cat(end_2, _HPUStageReg_2_T_2) @[src/main/scala/NoCRouter.scala 37:26]
    node HPUStageReg_2_hi = cat(valid_2, header_2) @[src/main/scala/NoCRouter.scala 37:26]
    node _HPUStageReg_2_T_3 = cat(HPUStageReg_2_hi, HPUStageReg_2_lo) @[src/main/scala/NoCRouter.scala 37:26]
    node _valid_3_T = bits(linkStageReg_3, 34, 34) @[src/main/scala/NoCRouter.scala 26:33]
    node _header_3_T = bits(linkStageReg_3, 33, 33) @[src/main/scala/NoCRouter.scala 27:33]
    node _end_3_T = bits(linkStageReg_3, 32, 32) @[src/main/scala/NoCRouter.scala 28:33]
    node _data_3_T = bits(linkStageReg_3, 31, 0) @[src/main/scala/NoCRouter.scala 29:33]
    node header_3 = _header_3_T @[src/main/scala/NoCRouter.scala 20:27 27:15]
    node valid_3 = _valid_3_T @[src/main/scala/NoCRouter.scala 19:26 26:15]
    node _T_6 = and(header_3, valid_3) @[src/main/scala/NoCRouter.scala 30:20]
    node data_3 = _data_3_T @[src/main/scala/NoCRouter.scala 22:25 29:15]
    node _direction_3_T = bits(data_3, 31, 30) @[src/main/scala/NoCRouter.scala 32:30]
    node _GEN_9 = mux(_T_6, UInt<1>("h1"), ongoing_3) @[src/main/scala/NoCRouter.scala 30:33 31:18 17:34]
    node _GEN_10 = mux(_T_6, _direction_3_T, direction_3) @[src/main/scala/NoCRouter.scala 30:33 32:20 18:34]
    node end_3 = _end_3_T @[src/main/scala/NoCRouter.scala 21:24 28:15]
    node _T_7 = and(end_3, valid_3) @[src/main/scala/NoCRouter.scala 34:25]
    reg REG_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG_3) @[src/main/scala/NoCRouter.scala 34:17]
    node _GEN_11 = mux(REG_3, UInt<1>("h0"), _GEN_9) @[src/main/scala/NoCRouter.scala 34:39 35:18]
    node _HPUStageReg_3_T = dshl(data_3, UInt<2>("h2")) @[src/main/scala/NoCRouter.scala 37:78]
    node _HPUStageReg_3_T_1 = bits(_HPUStageReg_3_T, 31, 0) @[src/main/scala/NoCRouter.scala 37:85]
    node _HPUStageReg_3_T_2 = mux(header_3, _HPUStageReg_3_T_1, data_3) @[src/main/scala/NoCRouter.scala 37:59]
    node HPUStageReg_3_lo = cat(end_3, _HPUStageReg_3_T_2) @[src/main/scala/NoCRouter.scala 37:26]
    node HPUStageReg_3_hi = cat(valid_3, header_3) @[src/main/scala/NoCRouter.scala 37:26]
    node _HPUStageReg_3_T_3 = cat(HPUStageReg_3_hi, HPUStageReg_3_lo) @[src/main/scala/NoCRouter.scala 37:26]
    node _valid_4_T = bits(linkStageReg_4, 34, 34) @[src/main/scala/NoCRouter.scala 26:33]
    node _header_4_T = bits(linkStageReg_4, 33, 33) @[src/main/scala/NoCRouter.scala 27:33]
    node _end_4_T = bits(linkStageReg_4, 32, 32) @[src/main/scala/NoCRouter.scala 28:33]
    node _data_4_T = bits(linkStageReg_4, 31, 0) @[src/main/scala/NoCRouter.scala 29:33]
    node header_4 = _header_4_T @[src/main/scala/NoCRouter.scala 20:27 27:15]
    node valid_4 = _valid_4_T @[src/main/scala/NoCRouter.scala 19:26 26:15]
    node _T_8 = and(header_4, valid_4) @[src/main/scala/NoCRouter.scala 30:20]
    node data_4 = _data_4_T @[src/main/scala/NoCRouter.scala 22:25 29:15]
    node _direction_4_T = bits(data_4, 31, 30) @[src/main/scala/NoCRouter.scala 32:30]
    node _GEN_12 = mux(_T_8, UInt<1>("h1"), ongoing_4) @[src/main/scala/NoCRouter.scala 30:33 31:18 17:34]
    node _GEN_13 = mux(_T_8, _direction_4_T, direction_4) @[src/main/scala/NoCRouter.scala 30:33 32:20 18:34]
    node end_4 = _end_4_T @[src/main/scala/NoCRouter.scala 21:24 28:15]
    node _T_9 = and(end_4, valid_4) @[src/main/scala/NoCRouter.scala 34:25]
    reg REG_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG_4) @[src/main/scala/NoCRouter.scala 34:17]
    node _GEN_14 = mux(REG_4, UInt<1>("h0"), _GEN_12) @[src/main/scala/NoCRouter.scala 34:39 35:18]
    node _HPUStageReg_4_T = dshl(data_4, UInt<2>("h2")) @[src/main/scala/NoCRouter.scala 37:78]
    node _HPUStageReg_4_T_1 = bits(_HPUStageReg_4_T, 31, 0) @[src/main/scala/NoCRouter.scala 37:85]
    node _HPUStageReg_4_T_2 = mux(header_4, _HPUStageReg_4_T_1, data_4) @[src/main/scala/NoCRouter.scala 37:59]
    node HPUStageReg_4_lo = cat(end_4, _HPUStageReg_4_T_2) @[src/main/scala/NoCRouter.scala 37:26]
    node HPUStageReg_4_hi = cat(valid_4, header_4) @[src/main/scala/NoCRouter.scala 37:26]
    node _HPUStageReg_4_T_3 = cat(HPUStageReg_4_hi, HPUStageReg_4_lo) @[src/main/scala/NoCRouter.scala 37:26]
    node _T_10 = eq(direction_0, UInt<1>("h0")) @[src/main/scala/NoCRouter.scala 57:41]
    node _T_11 = mux(_T_10, UInt<3>("h4"), direction_0) @[src/main/scala/NoCRouter.scala 57:27]
    node _crossbarStageReg_T_11 = HPUStageReg_0 @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_15 = mux(eq(UInt<1>("h0"), _T_11), _crossbarStageReg_T_11, UInt<1>("h0")) @[src/main/scala/NoCRouter.scala 54:30 57:{70,70}]
    node _GEN_16 = mux(eq(UInt<1>("h1"), _T_11), _crossbarStageReg_T_11, UInt<1>("h0")) @[src/main/scala/NoCRouter.scala 54:30 57:{70,70}]
    node _GEN_17 = mux(eq(UInt<2>("h2"), _T_11), _crossbarStageReg_T_11, UInt<1>("h0")) @[src/main/scala/NoCRouter.scala 54:30 57:{70,70}]
    node _GEN_18 = mux(eq(UInt<2>("h3"), _T_11), _crossbarStageReg_T_11, UInt<1>("h0")) @[src/main/scala/NoCRouter.scala 54:30 57:{70,70}]
    node _GEN_19 = mux(eq(UInt<3>("h4"), _T_11), _crossbarStageReg_T_11, UInt<1>("h0")) @[src/main/scala/NoCRouter.scala 54:30 57:{70,70}]
    node _GEN_20 = mux(ongoing_0, _GEN_15, UInt<1>("h0")) @[src/main/scala/NoCRouter.scala 56:21 54:30]
    node _GEN_21 = mux(ongoing_0, _GEN_16, UInt<1>("h0")) @[src/main/scala/NoCRouter.scala 56:21 54:30]
    node _GEN_22 = mux(ongoing_0, _GEN_17, UInt<1>("h0")) @[src/main/scala/NoCRouter.scala 56:21 54:30]
    node _GEN_23 = mux(ongoing_0, _GEN_18, UInt<1>("h0")) @[src/main/scala/NoCRouter.scala 56:21 54:30]
    node _GEN_24 = mux(ongoing_0, _GEN_19, UInt<1>("h0")) @[src/main/scala/NoCRouter.scala 56:21 54:30]
    node _T_12 = eq(direction_1, UInt<1>("h1")) @[src/main/scala/NoCRouter.scala 57:41]
    node _T_13 = mux(_T_12, UInt<3>("h4"), direction_1) @[src/main/scala/NoCRouter.scala 57:27]
    node _crossbarStageReg_T_13 = HPUStageReg_1 @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_25 = mux(eq(UInt<1>("h0"), _T_13), _crossbarStageReg_T_13, _GEN_20) @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_26 = mux(eq(UInt<1>("h1"), _T_13), _crossbarStageReg_T_13, _GEN_21) @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_27 = mux(eq(UInt<2>("h2"), _T_13), _crossbarStageReg_T_13, _GEN_22) @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_28 = mux(eq(UInt<2>("h3"), _T_13), _crossbarStageReg_T_13, _GEN_23) @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_29 = mux(eq(UInt<3>("h4"), _T_13), _crossbarStageReg_T_13, _GEN_24) @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_30 = mux(ongoing_1, _GEN_25, _GEN_20) @[src/main/scala/NoCRouter.scala 56:21]
    node _GEN_31 = mux(ongoing_1, _GEN_26, _GEN_21) @[src/main/scala/NoCRouter.scala 56:21]
    node _GEN_32 = mux(ongoing_1, _GEN_27, _GEN_22) @[src/main/scala/NoCRouter.scala 56:21]
    node _GEN_33 = mux(ongoing_1, _GEN_28, _GEN_23) @[src/main/scala/NoCRouter.scala 56:21]
    node _GEN_34 = mux(ongoing_1, _GEN_29, _GEN_24) @[src/main/scala/NoCRouter.scala 56:21]
    node _T_14 = eq(direction_2, UInt<2>("h2")) @[src/main/scala/NoCRouter.scala 57:41]
    node _T_15 = mux(_T_14, UInt<3>("h4"), direction_2) @[src/main/scala/NoCRouter.scala 57:27]
    node _crossbarStageReg_T_15 = HPUStageReg_2 @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_35 = mux(eq(UInt<1>("h0"), _T_15), _crossbarStageReg_T_15, _GEN_30) @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_36 = mux(eq(UInt<1>("h1"), _T_15), _crossbarStageReg_T_15, _GEN_31) @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_37 = mux(eq(UInt<2>("h2"), _T_15), _crossbarStageReg_T_15, _GEN_32) @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_38 = mux(eq(UInt<2>("h3"), _T_15), _crossbarStageReg_T_15, _GEN_33) @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_39 = mux(eq(UInt<3>("h4"), _T_15), _crossbarStageReg_T_15, _GEN_34) @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_40 = mux(ongoing_2, _GEN_35, _GEN_30) @[src/main/scala/NoCRouter.scala 56:21]
    node _GEN_41 = mux(ongoing_2, _GEN_36, _GEN_31) @[src/main/scala/NoCRouter.scala 56:21]
    node _GEN_42 = mux(ongoing_2, _GEN_37, _GEN_32) @[src/main/scala/NoCRouter.scala 56:21]
    node _GEN_43 = mux(ongoing_2, _GEN_38, _GEN_33) @[src/main/scala/NoCRouter.scala 56:21]
    node _GEN_44 = mux(ongoing_2, _GEN_39, _GEN_34) @[src/main/scala/NoCRouter.scala 56:21]
    node _T_16 = eq(direction_3, UInt<2>("h3")) @[src/main/scala/NoCRouter.scala 57:41]
    node _T_17 = mux(_T_16, UInt<3>("h4"), direction_3) @[src/main/scala/NoCRouter.scala 57:27]
    node _crossbarStageReg_T_17 = HPUStageReg_3 @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_45 = mux(eq(UInt<1>("h0"), _T_17), _crossbarStageReg_T_17, _GEN_40) @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_46 = mux(eq(UInt<1>("h1"), _T_17), _crossbarStageReg_T_17, _GEN_41) @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_47 = mux(eq(UInt<2>("h2"), _T_17), _crossbarStageReg_T_17, _GEN_42) @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_48 = mux(eq(UInt<2>("h3"), _T_17), _crossbarStageReg_T_17, _GEN_43) @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_49 = mux(eq(UInt<3>("h4"), _T_17), _crossbarStageReg_T_17, _GEN_44) @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_50 = mux(ongoing_3, _GEN_45, _GEN_40) @[src/main/scala/NoCRouter.scala 56:21]
    node _GEN_51 = mux(ongoing_3, _GEN_46, _GEN_41) @[src/main/scala/NoCRouter.scala 56:21]
    node _GEN_52 = mux(ongoing_3, _GEN_47, _GEN_42) @[src/main/scala/NoCRouter.scala 56:21]
    node _GEN_53 = mux(ongoing_3, _GEN_48, _GEN_43) @[src/main/scala/NoCRouter.scala 56:21]
    node _GEN_54 = mux(ongoing_3, _GEN_49, _GEN_44) @[src/main/scala/NoCRouter.scala 56:21]
    node _T_18 = eq(direction_4, UInt<3>("h4")) @[src/main/scala/NoCRouter.scala 57:41]
    node _T_19 = mux(_T_18, UInt<3>("h4"), direction_4) @[src/main/scala/NoCRouter.scala 57:27]
    node _crossbarStageReg_T_19 = HPUStageReg_4 @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_55 = mux(eq(UInt<1>("h0"), _T_19), _crossbarStageReg_T_19, _GEN_50) @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_56 = mux(eq(UInt<1>("h1"), _T_19), _crossbarStageReg_T_19, _GEN_51) @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_57 = mux(eq(UInt<2>("h2"), _T_19), _crossbarStageReg_T_19, _GEN_52) @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_58 = mux(eq(UInt<2>("h3"), _T_19), _crossbarStageReg_T_19, _GEN_53) @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_59 = mux(eq(UInt<3>("h4"), _T_19), _crossbarStageReg_T_19, _GEN_54) @[src/main/scala/NoCRouter.scala 57:{70,70}]
    node _GEN_60 = mux(ongoing_4, _GEN_55, _GEN_50) @[src/main/scala/NoCRouter.scala 56:21]
    node _GEN_61 = mux(ongoing_4, _GEN_56, _GEN_51) @[src/main/scala/NoCRouter.scala 56:21]
    node _GEN_62 = mux(ongoing_4, _GEN_57, _GEN_52) @[src/main/scala/NoCRouter.scala 56:21]
    node _GEN_63 = mux(ongoing_4, _GEN_58, _GEN_53) @[src/main/scala/NoCRouter.scala 56:21]
    node _GEN_64 = mux(ongoing_4, _GEN_59, _GEN_54) @[src/main/scala/NoCRouter.scala 56:21]
    node _HPUStageReg_WIRE_0 = UInt<35>("h0") @[src/main/scala/NoCRouter.scala 15:{42,42}]
    node _HPUStageReg_WIRE_1 = UInt<35>("h0") @[src/main/scala/NoCRouter.scala 15:{42,42}]
    node _HPUStageReg_WIRE_2 = UInt<35>("h0") @[src/main/scala/NoCRouter.scala 15:{42,42}]
    node _HPUStageReg_WIRE_3 = UInt<35>("h0") @[src/main/scala/NoCRouter.scala 15:{42,42}]
    node _HPUStageReg_WIRE_4 = UInt<35>("h0") @[src/main/scala/NoCRouter.scala 15:{42,42}]
    node _crossbarStageReg_WIRE_0 = UInt<35>("h0") @[src/main/scala/NoCRouter.scala 16:{42,42}]
    node _crossbarStageReg_WIRE_1 = UInt<35>("h0") @[src/main/scala/NoCRouter.scala 16:{42,42}]
    node _crossbarStageReg_WIRE_2 = UInt<35>("h0") @[src/main/scala/NoCRouter.scala 16:{42,42}]
    node _crossbarStageReg_WIRE_3 = UInt<35>("h0") @[src/main/scala/NoCRouter.scala 16:{42,42}]
    node _crossbarStageReg_WIRE_4 = UInt<35>("h0") @[src/main/scala/NoCRouter.scala 16:{42,42}]
    node _ongoing_WIRE_0 = UInt<1>("h0") @[src/main/scala/NoCRouter.scala 17:{42,42}]
    node _ongoing_WIRE_1 = UInt<1>("h0") @[src/main/scala/NoCRouter.scala 17:{42,42}]
    node _ongoing_WIRE_2 = UInt<1>("h0") @[src/main/scala/NoCRouter.scala 17:{42,42}]
    node _ongoing_WIRE_3 = UInt<1>("h0") @[src/main/scala/NoCRouter.scala 17:{42,42}]
    node _ongoing_WIRE_4 = UInt<1>("h0") @[src/main/scala/NoCRouter.scala 17:{42,42}]
    node _direction_WIRE_0 = UInt<2>("h0") @[src/main/scala/NoCRouter.scala 18:{42,42}]
    node _direction_WIRE_1 = UInt<2>("h0") @[src/main/scala/NoCRouter.scala 18:{42,42}]
    node _direction_WIRE_2 = UInt<2>("h0") @[src/main/scala/NoCRouter.scala 18:{42,42}]
    node _direction_WIRE_3 = UInt<2>("h0") @[src/main/scala/NoCRouter.scala 18:{42,42}]
    node _direction_WIRE_4 = UInt<2>("h0") @[src/main/scala/NoCRouter.scala 18:{42,42}]
    node _valid_WIRE_0 = _valid_T @[src/main/scala/NoCRouter.scala 19:{34,34}]
    node _valid_WIRE_1 = _valid_T_1 @[src/main/scala/NoCRouter.scala 19:{34,34}]
    node _valid_WIRE_2 = _valid_T_2 @[src/main/scala/NoCRouter.scala 19:{34,34}]
    node _valid_WIRE_3 = _valid_T_3 @[src/main/scala/NoCRouter.scala 19:{34,34}]
    node _valid_WIRE_4 = _valid_T_4 @[src/main/scala/NoCRouter.scala 19:{34,34}]
    node _header_WIRE_0 = _header_T @[src/main/scala/NoCRouter.scala 20:{35,35}]
    node _header_WIRE_1 = _header_T_1 @[src/main/scala/NoCRouter.scala 20:{35,35}]
    node _header_WIRE_2 = _header_T_2 @[src/main/scala/NoCRouter.scala 20:{35,35}]
    node _header_WIRE_3 = _header_T_3 @[src/main/scala/NoCRouter.scala 20:{35,35}]
    node _header_WIRE_4 = _header_T_4 @[src/main/scala/NoCRouter.scala 20:{35,35}]
    node _end_WIRE_0 = _end_T @[src/main/scala/NoCRouter.scala 21:{32,32}]
    node _end_WIRE_1 = _end_T_1 @[src/main/scala/NoCRouter.scala 21:{32,32}]
    node _end_WIRE_2 = _end_T_2 @[src/main/scala/NoCRouter.scala 21:{32,32}]
    node _end_WIRE_3 = _end_T_3 @[src/main/scala/NoCRouter.scala 21:{32,32}]
    node _end_WIRE_4 = _end_T_4 @[src/main/scala/NoCRouter.scala 21:{32,32}]
    node _data_WIRE_0 = _data_T @[src/main/scala/NoCRouter.scala 22:{33,33}]
    node _data_WIRE_1 = _data_T_1 @[src/main/scala/NoCRouter.scala 22:{33,33}]
    node _data_WIRE_2 = _data_T_2 @[src/main/scala/NoCRouter.scala 22:{33,33}]
    node _data_WIRE_3 = _data_T_3 @[src/main/scala/NoCRouter.scala 22:{33,33}]
    node _data_WIRE_4 = _data_T_4 @[src/main/scala/NoCRouter.scala 22:{33,33}]
    io_out_0 <= crossbarStageReg_0 @[src/main/scala/NoCRouter.scala 61:10]
    io_out_1 <= crossbarStageReg_1 @[src/main/scala/NoCRouter.scala 61:10]
    io_out_2 <= crossbarStageReg_2 @[src/main/scala/NoCRouter.scala 61:10]
    io_out_3 <= crossbarStageReg_3 @[src/main/scala/NoCRouter.scala 61:10]
    io_out_4 <= crossbarStageReg_4 @[src/main/scala/NoCRouter.scala 61:10]
    linkStageReg_0 <= io_in_0 @[src/main/scala/NoCRouter.scala 14:29]
    linkStageReg_1 <= io_in_1 @[src/main/scala/NoCRouter.scala 14:29]
    linkStageReg_2 <= io_in_2 @[src/main/scala/NoCRouter.scala 14:29]
    linkStageReg_3 <= io_in_3 @[src/main/scala/NoCRouter.scala 14:29]
    linkStageReg_4 <= io_in_4 @[src/main/scala/NoCRouter.scala 14:29]
    HPUStageReg_0 <= mux(reset, _HPUStageReg_WIRE_0, _HPUStageReg_0_T_3) @[src/main/scala/NoCRouter.scala 15:{34,34} 37:20]
    HPUStageReg_1 <= mux(reset, _HPUStageReg_WIRE_1, _HPUStageReg_1_T_3) @[src/main/scala/NoCRouter.scala 15:{34,34} 37:20]
    HPUStageReg_2 <= mux(reset, _HPUStageReg_WIRE_2, _HPUStageReg_2_T_3) @[src/main/scala/NoCRouter.scala 15:{34,34} 37:20]
    HPUStageReg_3 <= mux(reset, _HPUStageReg_WIRE_3, _HPUStageReg_3_T_3) @[src/main/scala/NoCRouter.scala 15:{34,34} 37:20]
    HPUStageReg_4 <= mux(reset, _HPUStageReg_WIRE_4, _HPUStageReg_4_T_3) @[src/main/scala/NoCRouter.scala 15:{34,34} 37:20]
    crossbarStageReg_0 <= mux(reset, _crossbarStageReg_WIRE_0, _GEN_60) @[src/main/scala/NoCRouter.scala 16:{34,34}]
    crossbarStageReg_1 <= mux(reset, _crossbarStageReg_WIRE_1, _GEN_61) @[src/main/scala/NoCRouter.scala 16:{34,34}]
    crossbarStageReg_2 <= mux(reset, _crossbarStageReg_WIRE_2, _GEN_62) @[src/main/scala/NoCRouter.scala 16:{34,34}]
    crossbarStageReg_3 <= mux(reset, _crossbarStageReg_WIRE_3, _GEN_63) @[src/main/scala/NoCRouter.scala 16:{34,34}]
    crossbarStageReg_4 <= mux(reset, _crossbarStageReg_WIRE_4, _GEN_64) @[src/main/scala/NoCRouter.scala 16:{34,34}]
    ongoing_0 <= mux(reset, _ongoing_WIRE_0, _GEN_2) @[src/main/scala/NoCRouter.scala 17:{34,34}]
    ongoing_1 <= mux(reset, _ongoing_WIRE_1, _GEN_5) @[src/main/scala/NoCRouter.scala 17:{34,34}]
    ongoing_2 <= mux(reset, _ongoing_WIRE_2, _GEN_8) @[src/main/scala/NoCRouter.scala 17:{34,34}]
    ongoing_3 <= mux(reset, _ongoing_WIRE_3, _GEN_11) @[src/main/scala/NoCRouter.scala 17:{34,34}]
    ongoing_4 <= mux(reset, _ongoing_WIRE_4, _GEN_14) @[src/main/scala/NoCRouter.scala 17:{34,34}]
    direction_0 <= mux(reset, _direction_WIRE_0, _GEN_1) @[src/main/scala/NoCRouter.scala 18:{34,34}]
    direction_1 <= mux(reset, _direction_WIRE_1, _GEN_4) @[src/main/scala/NoCRouter.scala 18:{34,34}]
    direction_2 <= mux(reset, _direction_WIRE_2, _GEN_7) @[src/main/scala/NoCRouter.scala 18:{34,34}]
    direction_3 <= mux(reset, _direction_WIRE_3, _GEN_10) @[src/main/scala/NoCRouter.scala 18:{34,34}]
    direction_4 <= mux(reset, _direction_WIRE_4, _GEN_13) @[src/main/scala/NoCRouter.scala 18:{34,34}]
    REG <= _T_1 @[src/main/scala/NoCRouter.scala 34:17]
    REG_1 <= _T_3 @[src/main/scala/NoCRouter.scala 34:17]
    REG_2 <= _T_5 @[src/main/scala/NoCRouter.scala 34:17]
    REG_3 <= _T_7 @[src/main/scala/NoCRouter.scala 34:17]
    REG_4 <= _T_9 @[src/main/scala/NoCRouter.scala 34:17]

  module Main : @[src/main/scala/Main.scala 4:7]
    input clock : Clock @[src/main/scala/Main.scala 4:7]
    input reset : UInt<1> @[src/main/scala/Main.scala 4:7]
    input io_in_0 : UInt<35> @[src/main/scala/Main.scala 5:14]
    input io_in_1 : UInt<35> @[src/main/scala/Main.scala 5:14]
    input io_in_2 : UInt<35> @[src/main/scala/Main.scala 5:14]
    input io_in_3 : UInt<35> @[src/main/scala/Main.scala 5:14]
    output io_out_0 : UInt<35> @[src/main/scala/Main.scala 5:14]
    output io_out_1 : UInt<35> @[src/main/scala/Main.scala 5:14]
    output io_out_2 : UInt<35> @[src/main/scala/Main.scala 5:14]
    output io_out_3 : UInt<35> @[src/main/scala/Main.scala 5:14]

    inst router_0 of NoCRouter @[src/main/scala/Main.scala 10:34]
    inst router_1 of NoCRouter @[src/main/scala/Main.scala 10:34]
    inst router_2 of NoCRouter @[src/main/scala/Main.scala 10:34]
    inst router_3 of NoCRouter @[src/main/scala/Main.scala 10:34]
    io_out_0 <= router_0.io_out_4 @[src/main/scala/Main.scala 14:15]
    io_out_1 <= router_1.io_out_4 @[src/main/scala/Main.scala 14:15]
    io_out_2 <= router_2.io_out_4 @[src/main/scala/Main.scala 14:15]
    io_out_3 <= router_3.io_out_4 @[src/main/scala/Main.scala 14:15]
    router_0.clock <= clock
    router_0.reset <= reset
    router_0.io_in_0 <= router_2.io_out_1 @[src/main/scala/Main.scala 17:22]
    router_0.io_in_1 <= router_2.io_out_0 @[src/main/scala/Main.scala 18:22]
    router_0.io_in_2 <= router_1.io_out_3 @[src/main/scala/Main.scala 19:22]
    router_0.io_in_3 <= router_1.io_out_2 @[src/main/scala/Main.scala 20:22]
    router_0.io_in_4 <= io_in_0 @[src/main/scala/Main.scala 13:24]
    router_1.clock <= clock
    router_1.reset <= reset
    router_1.io_in_0 <= router_3.io_out_1 @[src/main/scala/Main.scala 22:22]
    router_1.io_in_1 <= router_3.io_out_0 @[src/main/scala/Main.scala 23:22]
    router_1.io_in_2 <= router_0.io_out_3 @[src/main/scala/Main.scala 24:22]
    router_1.io_in_3 <= router_0.io_out_2 @[src/main/scala/Main.scala 25:22]
    router_1.io_in_4 <= io_in_1 @[src/main/scala/Main.scala 13:24]
    router_2.clock <= clock
    router_2.reset <= reset
    router_2.io_in_0 <= router_0.io_out_1 @[src/main/scala/Main.scala 27:22]
    router_2.io_in_1 <= router_0.io_out_0 @[src/main/scala/Main.scala 28:22]
    router_2.io_in_2 <= router_3.io_out_3 @[src/main/scala/Main.scala 29:22]
    router_2.io_in_3 <= router_3.io_out_2 @[src/main/scala/Main.scala 30:22]
    router_2.io_in_4 <= io_in_2 @[src/main/scala/Main.scala 13:24]
    router_3.clock <= clock
    router_3.reset <= reset
    router_3.io_in_0 <= router_1.io_out_1 @[src/main/scala/Main.scala 32:22]
    router_3.io_in_1 <= router_1.io_out_0 @[src/main/scala/Main.scala 33:22]
    router_3.io_in_2 <= router_2.io_out_3 @[src/main/scala/Main.scala 34:22]
    router_3.io_in_3 <= router_2.io_out_2 @[src/main/scala/Main.scala 35:22]
    router_3.io_in_4 <= io_in_3 @[src/main/scala/Main.scala 13:24]
