Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 13 17:42:24 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                               Path #1                                                                                                                               | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                              12.500 |             12.500 |
| Path Delay                |               0.535 |                                                                                                                                                                                                                                                              19.996 |              0.483 |
| Logic Delay               | 0.094(18%)          | 5.745(29%)                                                                                                                                                                                                                                                          | 0.095(20%)         |
| Net Delay                 | 0.441(82%)          | 14.251(71%)                                                                                                                                                                                                                                                         | 0.388(80%)         |
| Clock Skew                |              -0.131 |                                                                                                                                                                                                                                                               0.018 |             -0.229 |
| Slack                     |              11.825 |                                                                                                                                                                                                                                                              -7.486 |             11.780 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 1% x 0%             | 7% x 6%                                                                                                                                                                                                                                                             | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                 340 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                  31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[149]/C   | muon_cand_9.pt[1]/C                                                                                                                                                                                                                                                 | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_9.pt[1]/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[240]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                               Path #2                                                                                                                               | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                              12.500 |             12.500 |
| Path Delay                |               0.535 |                                                                                                                                                                                                                                                              19.998 |              0.536 |
| Logic Delay               | 0.094(18%)          | 5.941(30%)                                                                                                                                                                                                                                                          | 0.093(18%)         |
| Net Delay                 | 0.441(82%)          | 14.057(70%)                                                                                                                                                                                                                                                         | 0.443(82%)         |
| Clock Skew                |              -0.131 |                                                                                                                                                                                                                                                               0.024 |             -0.232 |
| Slack                     |              11.825 |                                                                                                                                                                                                                                                              -7.482 |             11.724 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 1% x 0%             | 7% x 6%                                                                                                                                                                                                                                                             | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                 337 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                  31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[149]/C   | muon_cand_9.pt[1]/C                                                                                                                                                                                                                                                 | sr_p.sr_1[252]/C   |
| End Point Pin             | muon_cand_9.pt[1]/D | sr_p.sr_1[252]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[252]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                        Path #3                                                                                                                       | WorstPath from Dst |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                               12.500 |             12.500 |
| Path Delay                |               0.535 |                                                                                                                                                                                                                                               19.989 |              0.490 |
| Logic Delay               | 0.094(18%)          | 5.341(27%)                                                                                                                                                                                                                                           | 0.095(20%)         |
| Net Delay                 | 0.441(82%)          | 14.648(73%)                                                                                                                                                                                                                                          | 0.395(80%)         |
| Clock Skew                |              -0.131 |                                                                                                                                                                                                                                                0.028 |             -0.235 |
| Slack                     |              11.825 |                                                                                                                                                                                                                                               -7.469 |             11.767 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 1% x 0%             | 10% x 5%                                                                                                                                                                                                                                             | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                  339 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                   31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[149]/C   | muon_cand_9.pt[1]/C                                                                                                                                                                                                                                  | sr_p.sr_1[241]/C   |
| End Point Pin             | muon_cand_9.pt[1]/D | sr_p.sr_1[241]/D                                                                                                                                                                                                                                     | sr_p.sr_2[241]/D   |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                          Path #4                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                    12.500 |             12.500 |
| Path Delay                |               0.535 |                                                                                                                                                                                                                                                    19.976 |              0.559 |
| Logic Delay               | 0.094(18%)          | 5.562(28%)                                                                                                                                                                                                                                                | 0.097(18%)         |
| Net Delay                 | 0.441(82%)          | 14.414(72%)                                                                                                                                                                                                                                               | 0.462(82%)         |
| Clock Skew                |              -0.131 |                                                                                                                                                                                                                                                     0.021 |             -0.228 |
| Slack                     |              11.825 |                                                                                                                                                                                                                                                    -7.463 |             11.705 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 1% x 0%             | 10% x 5%                                                                                                                                                                                                                                                  | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                       339 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                        31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[149]/C   | muon_cand_9.pt[1]/C                                                                                                                                                                                                                                       | sr_p.sr_1[248]/C   |
| End Point Pin             | muon_cand_9.pt[1]/D | sr_p.sr_1[248]/D                                                                                                                                                                                                                                          | sr_p.sr_2[248]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                        Path #5                                                                                                                       | WorstPath from Dst |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                               12.500 |             12.500 |
| Path Delay                |               0.535 |                                                                                                                                                                                                                                               19.980 |              0.468 |
| Logic Delay               | 0.094(18%)          | 5.482(28%)                                                                                                                                                                                                                                           | 0.095(21%)         |
| Net Delay                 | 0.441(82%)          | 14.498(72%)                                                                                                                                                                                                                                          | 0.373(79%)         |
| Clock Skew                |              -0.131 |                                                                                                                                                                                                                                                0.025 |             -0.243 |
| Slack                     |              11.825 |                                                                                                                                                                                                                                               -7.463 |             11.781 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 1% x 0%             | 8% x 6%                                                                                                                                                                                                                                              | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                  314 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                   31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[149]/C   | muon_cand_9.pt[1]/C                                                                                                                                                                                                                                  | sr_p.sr_1[253]/C   |
| End Point Pin             | muon_cand_9.pt[1]/D | sr_p.sr_1[253]/D                                                                                                                                                                                                                                     | sr_p.sr_2[253]/D   |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                    Path #6                                                                                                                                    | WorstPath from Dst |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                                        12.500 |             12.500 |
| Path Delay                |               0.535 |                                                                                                                                                                                                                                                                        20.054 |              0.604 |
| Logic Delay               | 0.094(18%)          | 5.852(30%)                                                                                                                                                                                                                                                                    | 0.098(17%)         |
| Net Delay                 | 0.441(82%)          | 14.202(70%)                                                                                                                                                                                                                                                                   | 0.506(83%)         |
| Clock Skew                |              -0.131 |                                                                                                                                                                                                                                                                         0.119 |             -0.340 |
| Slack                     |              11.825 |                                                                                                                                                                                                                                                                        -7.443 |             11.548 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                               |                    |
| Bounding Box Size         | 1% x 0%             | 8% x 5%                                                                                                                                                                                                                                                                       | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                        | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                           350 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                  | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                            52 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                            52 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT3 LUT5 LUT6 LUT4 LUT4 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT6 LUT3 LUT6 LUT4 LUT4 LUT5 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                           | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                           | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                          | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                          | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                            31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                        | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                        | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[149]/C   | muon_cand_9.pt[1]/C                                                                                                                                                                                                                                                           | sr_p.sr_1[245]/C   |
| End Point Pin             | muon_cand_9.pt[1]/D | sr_p.sr_1[245]/D                                                                                                                                                                                                                                                              | sr_p.sr_2[245]/D   |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                        Path #7                                                                                                                       | WorstPath from Dst |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                               12.500 |             12.500 |
| Path Delay                |               0.535 |                                                                                                                                                                                                                                               19.960 |              0.511 |
| Logic Delay               | 0.094(18%)          | 5.343(27%)                                                                                                                                                                                                                                           | 0.096(19%)         |
| Net Delay                 | 0.441(82%)          | 14.617(73%)                                                                                                                                                                                                                                          | 0.415(81%)         |
| Clock Skew                |              -0.131 |                                                                                                                                                                                                                                                0.028 |             -0.240 |
| Slack                     |              11.825 |                                                                                                                                                                                                                                               -7.440 |             11.741 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 1% x 0%             | 10% x 5%                                                                                                                                                                                                                                             | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                  339 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                   31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[149]/C   | muon_cand_9.pt[1]/C                                                                                                                                                                                                                                  | sr_p.sr_1[242]/C   |
| End Point Pin             | muon_cand_9.pt[1]/D | sr_p.sr_1[242]/D                                                                                                                                                                                                                                     | sr_p.sr_2[242]/D   |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                    Path #8                                                                                                                                    | WorstPath from Dst |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                                        12.500 |             12.500 |
| Path Delay                |               0.535 |                                                                                                                                                                                                                                                                        19.951 |              0.642 |
| Logic Delay               | 0.094(18%)          | 5.689(29%)                                                                                                                                                                                                                                                                    | 0.096(15%)         |
| Net Delay                 | 0.441(82%)          | 14.262(71%)                                                                                                                                                                                                                                                                   | 0.546(85%)         |
| Clock Skew                |              -0.131 |                                                                                                                                                                                                                                                                         0.020 |             -0.233 |
| Slack                     |              11.825 |                                                                                                                                                                                                                                                                        -7.439 |             11.617 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                               |                    |
| Bounding Box Size         | 1% x 0%             | 7% x 6%                                                                                                                                                                                                                                                                       | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                        | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                           350 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                  | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                            52 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                            52 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT3 LUT5 LUT6 LUT4 LUT4 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT6 LUT3 LUT6 LUT4 LUT4 LUT3 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                           | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                           | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                          | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                          | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                            31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                        | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                        | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[149]/C   | muon_cand_9.pt[1]/C                                                                                                                                                                                                                                                           | sr_p.sr_1[251]/C   |
| End Point Pin             | muon_cand_9.pt[1]/D | sr_p.sr_1[251]/D                                                                                                                                                                                                                                                              | sr_p.sr_2[251]/D   |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                          Path #9                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                    12.500 |             12.500 |
| Path Delay                |               0.535 |                                                                                                                                                                                                                                                    20.042 |              0.546 |
| Logic Delay               | 0.094(18%)          | 5.541(28%)                                                                                                                                                                                                                                                | 0.096(18%)         |
| Net Delay                 | 0.441(82%)          | 14.501(72%)                                                                                                                                                                                                                                               | 0.450(82%)         |
| Clock Skew                |              -0.131 |                                                                                                                                                                                                                                                     0.117 |             -0.340 |
| Slack                     |              11.825 |                                                                                                                                                                                                                                                    -7.433 |             11.606 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 1% x 0%             | 9% x 5%                                                                                                                                                                                                                                                   | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                       315 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                        31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[149]/C   | muon_cand_9.pt[1]/C                                                                                                                                                                                                                                       | sr_p.sr_1[247]/C   |
| End Point Pin             | muon_cand_9.pt[1]/D | sr_p.sr_1[247]/D                                                                                                                                                                                                                                          | sr_p.sr_2[247]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                          Path #10                                                                                                                         | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                    12.500 |             12.500 |
| Path Delay                |               0.535 |                                                                                                                                                                                                                                                    19.869 |              0.457 |
| Logic Delay               | 0.094(18%)          | 5.297(27%)                                                                                                                                                                                                                                                | 0.096(22%)         |
| Net Delay                 | 0.441(82%)          | 14.572(73%)                                                                                                                                                                                                                                               | 0.361(78%)         |
| Clock Skew                |              -0.131 |                                                                                                                                                                                                                                                    -0.052 |             -0.024 |
| Slack                     |              11.825 |                                                                                                                                                                                                                                                    -7.429 |             12.011 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 1% x 0%             | 8% x 6%                                                                                                                                                                                                                                                   | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                       333 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                        31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[149]/C   | muon_cand_9.pt[1]/C                                                                                                                                                                                                                                       | sr_p.sr_1[254]/C   |
| End Point Pin             | muon_cand_9.pt[1]/D | sr_p.sr_1[254]/D                                                                                                                                                                                                                                          | sr_p.sr_2[254]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 2 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 14 | 16 | 17 | 18 | 20 | 21 | 23 | 24 | 25 | 26 | 27 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 47 | 48 | 50 | 51 | 52 |
+-----------------+-------------+-----+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 12.500ns    | 744 | 1 | 9 | 3 | 5 | 2 | 10 | 13 |  5 | 12 | 18 |  1 |  3 |  2 | 12 | 10 |  6 |  1 | 14 |  1 |  2 |  5 | 15 |  2 | 14 |  8 |  2 |  4 | 12 |  1 |  5 | 10 |  5 |  2 |  3 |  9 | 10 | 13 |  2 |  1 |  3 |
+-----------------+-------------+-----+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                         Module                        | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                               wrapper | 0.24 |           2.93 |           15411 | 0(0.0%) | 184(2.7%) | 219(3.2%) | 904(13.2%) | 1454(21.2%) | 4113(59.8%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D000_IORET-freq80retfan16_rev_1 | 0.85 |           4.59 |            6788 | 0(0.0%) | 183(2.7%) | 219(3.2%) | 819(12.1%) | 1454(21.4%) | 4113(60.6%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                   shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                 shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |             Congestion Window             |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       112% | (CLEL_R_X55Y396,CLEL_R_X58Y403)           | wrapper(100%) |            0% |       5.33854 | 98%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      |                2 |       115% | (CLEL_R_X62Y401,CLEM_X64Y404)             | wrapper(100%) |            0% |       5.10938 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |       107% | (CLE_CLE_M_DECAP_FT_X57Y383,CLEM_X59Y386) | wrapper(100%) |            0% |       5.59375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |       107% | (CLEL_R_X57Y384,CLEL_R_X58Y387)           | wrapper(100%) |            0% |       5.71875 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.013% | (CLEM_X57Y383,CLEM_X60Y389)   | wrapper(100%) |            0% |        5.5744 | 100%         | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Global |                4 |           0.202% | (CLEL_R_X53Y373,CLEM_X64Y404) | wrapper(100%) |            0% |       4.24242 | 78%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                4 |           0.169% | (CLEM_X56Y394,CLEM_X63Y409)   | wrapper(100%) |            0% |       4.61719 | 86%          | 0%         |   2% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.134% | (CLEM_X56Y379,CLEM_X63Y394)   | wrapper(100%) |            0% |       4.39418 | 81%          | 0%         |   2% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                1 |           0.013% | (CLEM_X57Y396,CLEM_X58Y398)   | wrapper(100%) |            0% |       5.31944 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                1 |           0.008% | (CLEM_X60Y410,CLEM_X60Y411)   | wrapper(100%) |            0% |           4.5 | 75%          | 0%         |   9% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                1 |           0.006% | (CLEM_X63Y412,CLEM_X64Y413)   | wrapper(100%) |            0% |           3.5 | 58%          | 0%         |  14% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                3 |           0.075% | (CLEM_X56Y384,CLEM_X63Y391)   | wrapper(100%) |            0% |       5.38778 | 98%          | 0%         |   0% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.386% | (CLEM_X50Y362,CLEM_X65Y409)   | wrapper(100%) |            0% |       3.27332 | 60%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.325% | (CLEM_X49Y359,CLEM_X64Y406)   | wrapper(100%) |            0% |       2.94554 | 54%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.283% | (CLEM_X50Y360,CLEM_X65Y391)   | wrapper(100%) |            0% |       3.18699 | 58%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| South     |                0 |        87% | (CLEM_X58Y397,CLEM_X58Y397) | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X58Y401   | 354             | 516          | 49%                  | wrapper(100%) | Y                   |
| CLEM_X58Y400   | 354             | 517          | 47%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y402 | 356             | 515          | 46%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y401 | 356             | 516          | 46%                  | wrapper(100%) | Y                   |
| CLEM_X58Y402   | 354             | 515          | 46%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y401 | 352             | 516          | 46%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y400 | 352             | 517          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X58Y399   | 354             | 518          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y403 | 356             | 514          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X57Y401   | 350             | 516          | 44%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X61Y374   | 368             | 544          | 34%                  | wrapper(100%) | N                   |
| CLEL_R_X60Y375 | 365             | 543          | 34%                  | wrapper(100%) | N                   |
| CLEL_R_X62Y374 | 374             | 544          | 34%                  | wrapper(100%) | N                   |
| CLEL_R_X60Y371 | 365             | 547          | 33%                  | wrapper(100%) | N                   |
| CLEM_X63Y404   | 377             | 513          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y376 | 365             | 542          | 33%                  | wrapper(100%) | N                   |
| CLEM_X63Y374   | 377             | 544          | 33%                  | wrapper(100%) | N                   |
| CLEM_X63Y403   | 377             | 514          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y374 | 365             | 544          | 33%                  | wrapper(100%) | N                   |
| CLEM_X60Y370   | 363             | 548          | 33%                  | wrapper(100%) | N                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


