<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>Crypto</TopModelName>
        <TargetClockPeriod>8.00</TargetClockPeriod>
        <ClockUncertainty>2.16</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>54.207</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <NTT_STAGE_LOOP>
                <Slack>5.84</Slack>
                <TripCount>12</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <NTT_GROUP_LOOP>
                    <Slack>5.84</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>4</min>
                            <max>3221225473</max>
                        </range>
                    </IterationLatency>
                    <InstanceList/>
                </NTT_GROUP_LOOP>
            </NTT_STAGE_LOOP>
            <INTT_STAGE_LOOP>
                <Slack>5.84</Slack>
                <TripCount>12</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <INTT_GROUP_LOOP>
                    <Slack>5.84</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>4</min>
                            <max>3221225473</max>
                        </range>
                    </IterationLatency>
                    <InstanceList/>
                </INTT_GROUP_LOOP>
            </INTT_STAGE_LOOP>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>48</BRAM_18K>
            <DSP>48</DSP>
            <FF>6242</FF>
            <LUT>7866</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>Crypto</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>Crypto</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>Crypto</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>TwiddleAddress</name>
            <Object>TwiddleAddress</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>TwiddleOutput</name>
            <Object>TwiddleOutput</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>TwiddleOutput_ap_vld</name>
            <Object>TwiddleOutput</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>Crypto</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407</InstName>
                    <ModuleName>Crypto_Pipeline_VITIS_LOOP_138_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>407</ID>
                    <BindInstances>add_ln138_fu_84_p2 add_ln14_fu_90_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415</InstName>
                    <ModuleName>Crypto_Pipeline_VITIS_LOOP_89_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>415</ID>
                    <BindInstances>add_ln89_fu_84_p2 add_ln14_fu_90_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423</InstName>
                    <ModuleName>Crypto_Pipeline_VITIS_LOOP_22_21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>423</ID>
                    <BindInstances>add_ln22_fu_78_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429</InstName>
                    <ModuleName>Crypto_Pipeline_VITIS_LOOP_22_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>429</ID>
                    <BindInstances>add_ln22_fu_78_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435</InstName>
                    <ModuleName>Crypto_Pipeline_VITIS_LOOP_149_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>435</ID>
                    <BindInstances>add_ln149_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441</InstName>
                    <ModuleName>Crypto_Pipeline_VITIS_LOOP_99_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>441</ID>
                    <BindInstances>add_ln99_fu_74_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447</InstName>
                    <ModuleName>Crypto_Pipeline_VITIS_LOOP_176_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>447</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_MUL_MOD_1_fu_71</InstName>
                            <ModuleName>MUL_MOD_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>71</ID>
                            <BindInstances>mul_16ns_16ns_32_1_1_U37 mac_muladd_14ns_16ns_32ns_33_4_1_U48 mul_16ns_16ns_32_1_1_U38 mul_14ns_16ns_30_1_1_U36 mac_muladd_14ns_16ns_32ns_33_4_1_U48 res_mult_fu_222_p2 mul_16ns_16ns_32_1_1_U40 mul_16ns_16ns_32_1_1_U41 mul_16ns_16ns_32_1_1_U42 mul_16ns_16ns_32_1_1_U43 add_ln30_3_fu_308_p2 add_ln30_1_fu_312_p2 res_mult_shift_fu_380_p2 add_ln74_fu_332_p2 mul_16ns_16ns_32_1_1_U45 mac_muladd_16ns_15ns_32ns_33_4_1_U49 mul_16ns_16ns_32_1_1_U46 mul_15ns_16ns_31_1_1_U47 mac_muladd_16ns_15ns_32ns_33_4_1_U49 sub_ln89_fu_484_p2 sub_ln90_fu_500_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln176_fu_92_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454</InstName>
                    <ModuleName>Crypto_Pipeline_INTT_PE_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>454</ID>
                    <BindInstances>add_ln160_fu_260_p2 add_ln162_fu_273_p2 add_ln163_fu_283_p2 add_ln164_1_fu_293_p2 mul_16ns_16ns_32_1_1_U8 mul_16ns_16ns_32_1_1_U9 mac_muladd_16ns_16ns_32ns_33_1_1_U18 mul_16ns_16ns_32_1_1_U10 mac_muladd_16ns_16ns_32ns_33_1_1_U18 res_mult_fu_413_p2 mul_16ns_16ns_32_1_1_U11 mul_16ns_16ns_32_1_1_U12 mul_16ns_16ns_32_1_1_U13 mul_16ns_16ns_32_1_1_U14 add_ln30_fu_496_p2 add_ln30_8_fu_502_p2 res_mult_shift_fu_536_p2 add_ln74_fu_542_p2 mul_16ns_16ns_32_1_1_U15 mac_muladd_16ns_15ns_32ns_33_1_1_U19 mul_16ns_16ns_32_1_1_U16 mul_15ns_16ns_31_1_1_U17 mac_muladd_16ns_15ns_32ns_33_1_1_U19 sub_ln89_fu_652_p2 sub_ln90_fu_668_p2 add_ln40_fu_718_p2 sub_ln44_fu_729_p2 sub_ln53_fu_743_p2 add_ln56_fu_755_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471</InstName>
                    <ModuleName>Crypto_Pipeline_VITIS_LOOP_180_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>471</ID>
                    <BindInstances>add_ln180_fu_84_p2 add_ln8_fu_95_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479</InstName>
                    <ModuleName>Crypto_Pipeline_VITIS_LOOP_126_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>479</ID>
                    <BindInstances>add_ln126_fu_84_p2 add_ln8_fu_95_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487</InstName>
                    <ModuleName>Crypto_Pipeline_NTT_PE_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>487</ID>
                    <BindInstances>add_ln110_fu_258_p2 add_ln112_fu_271_p2 add_ln113_fu_281_p2 add_ln114_fu_291_p2 mul_16ns_16ns_32_1_1_U71 mul_16ns_16ns_32_1_1_U72 mac_muladd_16ns_16ns_32ns_33_1_1_U81 mul_16ns_16ns_32_1_1_U73 mac_muladd_16ns_16ns_32ns_33_1_1_U81 res_mult_fu_405_p2 mul_16ns_16ns_32_1_1_U74 mul_16ns_16ns_32_1_1_U75 mul_16ns_16ns_32_1_1_U76 mul_16ns_16ns_32_1_1_U77 add_ln30_7_fu_488_p2 add_ln30_5_fu_494_p2 res_mult_shift_fu_528_p2 add_ln74_fu_534_p2 mul_16ns_16ns_32_1_1_U78 mac_muladd_16ns_15ns_32ns_33_1_1_U82 mul_16ns_16ns_32_1_1_U79 mul_15ns_16ns_31_1_1_U80 mac_muladd_16ns_15ns_32ns_33_1_1_U82 sub_ln89_fu_644_p2 sub_ln90_fu_660_p2 add_ln40_fu_710_p2 sub_ln44_fu_721_p2 sub_ln53_fu_735_p2 add_ln56_fu_747_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_MUL_MOD_fu_504</InstName>
                    <ModuleName>MUL_MOD</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>504</ID>
                    <BindInstances>mul_16ns_16ns_32_1_1_U98 mul_16ns_16ns_32_1_1_U99 mac_muladd_16ns_16ns_32ns_33_4_1_U110 mul_16ns_16ns_32_1_1_U100 mac_muladd_16ns_16ns_32ns_33_4_1_U110 res_mult_fu_195_p2 mul_16ns_16ns_32_1_1_U102 mul_16ns_16ns_32_1_1_U103 mul_16ns_16ns_32_1_1_U104 mul_16ns_16ns_32_1_1_U105 add_ln30_5_fu_281_p2 add_ln30_3_fu_285_p2 res_mult_shift_fu_353_p2 add_ln74_fu_305_p2 mul_16ns_16ns_32_1_1_U107 mac_muladd_16ns_15ns_32ns_33_4_1_U111 mul_16ns_16ns_32_1_1_U108 mul_15ns_16ns_31_1_1_U109 mac_muladd_16ns_15ns_32ns_33_4_1_U111 sub_ln89_fu_453_p2 sub_ln90_fu_469_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>DataTemp_U bit_reversed_input_U sub_ln155_fu_723_p2 sub_ln155_1_fu_742_p2 add_ln158_fu_801_p2 sub_ln105_fu_838_p2 sub_ln105_1_fu_857_p2 add_ln108_fu_916_p2 temp3_0_3_fu_931_p2 temp3_0_5_fu_966_p2 temp3_0_fu_945_p2 temp3_0_1_fu_986_p2 add_ln14_fu_1012_p2 add_ln8_fu_1039_p2 data_ram_0_U twiddle_ram_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Crypto_Pipeline_VITIS_LOOP_138_7</Name>
            <Loops>
                <VITIS_LOOP_138_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.934</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.792 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.792 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.792 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_138_7>
                        <Name>VITIS_LOOP_138_7</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>32.776 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_138_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>76</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_84_p2" SOURCE="Crypto.cpp:138" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_90_p2" SOURCE="DATAMemory.cpp:14" URAM="0" VARIABLE="add_ln14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto_Pipeline_VITIS_LOOP_22_21</Name>
            <Loops>
                <VITIS_LOOP_22_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>3.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.792 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.792 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.792 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_22_2>
                        <Name>VITIS_LOOP_22_2</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>32.776 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_22_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>74</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_78_p2" SOURCE="Utils.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto_Pipeline_VITIS_LOOP_149_10</Name>
            <Loops>
                <VITIS_LOOP_149_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>3.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.792 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.792 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.792 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_149_10>
                        <Name>VITIS_LOOP_149_10</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>32.776 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_149_10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>76</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_74_p2" SOURCE="Crypto.cpp:149" URAM="0" VARIABLE="add_ln149"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto_Pipeline_INTT_PE_LOOP</Name>
            <Loops>
                <INTT_PE_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>54.207</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>1610612735</Average-caseLatency>
                    <Worst-caseLatency>3221225471</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.108 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>87.306 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>174.613 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 3221225471</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <INTT_PE_LOOP>
                        <Name>INTT_PE_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1073741823</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 3221225469</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 174.613 sec</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </INTT_PE_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>236</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1162</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_260_p2" SOURCE="Crypto.cpp:160" URAM="0" VARIABLE="add_ln160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_fu_273_p2" SOURCE="Crypto.cpp:162" URAM="0" VARIABLE="add_ln162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_283_p2" SOURCE="Crypto.cpp:163" URAM="0" VARIABLE="add_ln163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_1_fu_293_p2" SOURCE="Crypto.cpp:164" URAM="0" VARIABLE="add_ln164_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U8" SOURCE="Arithmetic.cpp:22" URAM="0" VARIABLE="temp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U9" SOURCE="Arithmetic.cpp:23" URAM="0" VARIABLE="temp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16ns_16ns_32ns_33_1_1_U18" SOURCE="Arithmetic.cpp:24" URAM="0" VARIABLE="temp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U10" SOURCE="Arithmetic.cpp:25" URAM="0" VARIABLE="temp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16ns_16ns_32ns_33_1_1_U18" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="res_mult_fu_413_p2" SOURCE="Arithmetic.cpp:32" URAM="0" VARIABLE="res_mult"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U11" SOURCE="Arithmetic.cpp:22" URAM="0" VARIABLE="temp1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U12" SOURCE="Arithmetic.cpp:23" URAM="0" VARIABLE="temp2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U13" SOURCE="Arithmetic.cpp:24" URAM="0" VARIABLE="temp3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U14" SOURCE="Arithmetic.cpp:25" URAM="0" VARIABLE="temp4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_496_p2" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_8_fu_502_p2" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="res_mult_shift_fu_536_p2" SOURCE="Arithmetic.cpp:32" URAM="0" VARIABLE="res_mult_shift"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_542_p2" SOURCE="Arithmetic.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U15" SOURCE="Arithmetic.cpp:22" URAM="0" VARIABLE="temp1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16ns_15ns_32ns_33_1_1_U19" SOURCE="Arithmetic.cpp:23" URAM="0" VARIABLE="temp2_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U16" SOURCE="Arithmetic.cpp:24" URAM="0" VARIABLE="temp3_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_16ns_31_1_1_U17" SOURCE="Arithmetic.cpp:25" URAM="0" VARIABLE="temp4_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16ns_15ns_32ns_33_1_1_U19" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_fu_652_p2" SOURCE="Arithmetic.cpp:89" URAM="0" VARIABLE="sub_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln90_fu_668_p2" SOURCE="Arithmetic.cpp:90" URAM="0" VARIABLE="sub_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_718_p2" SOURCE="Arithmetic.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_fu_729_p2" SOURCE="Arithmetic.cpp:44" URAM="0" VARIABLE="sub_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_fu_743_p2" SOURCE="Arithmetic.cpp:53" URAM="0" VARIABLE="sub_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_755_p2" SOURCE="Arithmetic.cpp:56" URAM="0" VARIABLE="add_ln56"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MUL_MOD_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.655</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>96.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>96.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>96.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>13</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>1336</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>921</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U37" SOURCE="Arithmetic.cpp:22" URAM="0" VARIABLE="temp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_14ns_16ns_32ns_33_4_1_U48" SOURCE="Arithmetic.cpp:23" URAM="0" VARIABLE="temp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U38" SOURCE="Arithmetic.cpp:24" URAM="0" VARIABLE="temp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_14ns_16ns_30_1_1_U36" SOURCE="Arithmetic.cpp:25" URAM="0" VARIABLE="temp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_14ns_16ns_32ns_33_4_1_U48" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res_mult_fu_222_p2" SOURCE="Arithmetic.cpp:32" URAM="0" VARIABLE="res_mult"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U40" SOURCE="Arithmetic.cpp:22" URAM="0" VARIABLE="temp1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U41" SOURCE="Arithmetic.cpp:23" URAM="0" VARIABLE="temp2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U42" SOURCE="Arithmetic.cpp:24" URAM="0" VARIABLE="temp3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U43" SOURCE="Arithmetic.cpp:25" URAM="0" VARIABLE="temp4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_3_fu_308_p2" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_312_p2" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res_mult_shift_fu_380_p2" SOURCE="Arithmetic.cpp:32" URAM="0" VARIABLE="res_mult_shift"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_332_p2" SOURCE="Arithmetic.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U45" SOURCE="Arithmetic.cpp:22" URAM="0" VARIABLE="temp1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16ns_15ns_32ns_33_4_1_U49" SOURCE="Arithmetic.cpp:23" URAM="0" VARIABLE="temp2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U46" SOURCE="Arithmetic.cpp:24" URAM="0" VARIABLE="temp3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_16ns_31_1_1_U47" SOURCE="Arithmetic.cpp:25" URAM="0" VARIABLE="temp4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16ns_15ns_32ns_33_4_1_U49" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_fu_484_p2" SOURCE="Arithmetic.cpp:89" URAM="0" VARIABLE="sub_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln90_fu_500_p2" SOURCE="Arithmetic.cpp:90" URAM="0" VARIABLE="sub_ln90"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto_Pipeline_VITIS_LOOP_176_11</Name>
            <Loops>
                <VITIS_LOOP_176_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.655</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4113</Best-caseLatency>
                    <Average-caseLatency>4113</Average-caseLatency>
                    <Worst-caseLatency>4113</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.904 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.904 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.904 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4113</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_176_11>
                        <Name>VITIS_LOOP_176_11</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4111</Latency>
                        <AbsoluteTimeLatency>32.888 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_MUL_MOD_1_fu_71</Instance>
                        </InstanceList>
                    </VITIS_LOOP_176_11>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>1587</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1054</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_92_p2" SOURCE="Crypto.cpp:176" URAM="0" VARIABLE="add_ln176"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto_Pipeline_VITIS_LOOP_180_12</Name>
            <Loops>
                <VITIS_LOOP_180_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>3.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.792 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.792 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.792 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_180_12>
                        <Name>VITIS_LOOP_180_12</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>32.776 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_180_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>76</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_84_p2" SOURCE="Crypto.cpp:180" URAM="0" VARIABLE="add_ln180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_95_p2" SOURCE="DATAMemory.cpp:8" URAM="0" VARIABLE="add_ln8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto_Pipeline_VITIS_LOOP_89_1</Name>
            <Loops>
                <VITIS_LOOP_89_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.934</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.792 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.792 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.792 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_89_1>
                        <Name>VITIS_LOOP_89_1</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>32.776 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_89_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>76</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_84_p2" SOURCE="Crypto.cpp:89" URAM="0" VARIABLE="add_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_90_p2" SOURCE="DATAMemory.cpp:14" URAM="0" VARIABLE="add_ln14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto_Pipeline_VITIS_LOOP_22_2</Name>
            <Loops>
                <VITIS_LOOP_22_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>3.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.792 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.792 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.792 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_22_2>
                        <Name>VITIS_LOOP_22_2</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>32.776 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_22_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>74</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_78_p2" SOURCE="Utils.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto_Pipeline_VITIS_LOOP_99_4</Name>
            <Loops>
                <VITIS_LOOP_99_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>3.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.792 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.792 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.792 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_4>
                        <Name>VITIS_LOOP_99_4</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>32.776 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>76</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_74_p2" SOURCE="Crypto.cpp:99" URAM="0" VARIABLE="add_ln99"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto_Pipeline_NTT_PE_LOOP</Name>
            <Loops>
                <NTT_PE_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>54.207</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>1610612735</Average-caseLatency>
                    <Worst-caseLatency>3221225471</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.108 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>87.306 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>174.613 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 3221225471</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NTT_PE_LOOP>
                        <Name>NTT_PE_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1073741823</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 3221225469</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 174.613 sec</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </NTT_PE_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>236</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1148</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_258_p2" SOURCE="Crypto.cpp:110" URAM="0" VARIABLE="add_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_271_p2" SOURCE="Crypto.cpp:112" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_281_p2" SOURCE="Crypto.cpp:113" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_291_p2" SOURCE="Crypto.cpp:114" URAM="0" VARIABLE="add_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U71" SOURCE="Arithmetic.cpp:22" URAM="0" VARIABLE="temp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U72" SOURCE="Arithmetic.cpp:23" URAM="0" VARIABLE="temp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16ns_16ns_32ns_33_1_1_U81" SOURCE="Arithmetic.cpp:24" URAM="0" VARIABLE="temp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U73" SOURCE="Arithmetic.cpp:25" URAM="0" VARIABLE="temp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16ns_16ns_32ns_33_1_1_U81" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="res_mult_fu_405_p2" SOURCE="Arithmetic.cpp:32" URAM="0" VARIABLE="res_mult"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U74" SOURCE="Arithmetic.cpp:22" URAM="0" VARIABLE="temp1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U75" SOURCE="Arithmetic.cpp:23" URAM="0" VARIABLE="temp2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U76" SOURCE="Arithmetic.cpp:24" URAM="0" VARIABLE="temp3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U77" SOURCE="Arithmetic.cpp:25" URAM="0" VARIABLE="temp4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_7_fu_488_p2" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_5_fu_494_p2" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="res_mult_shift_fu_528_p2" SOURCE="Arithmetic.cpp:32" URAM="0" VARIABLE="res_mult_shift"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_534_p2" SOURCE="Arithmetic.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U78" SOURCE="Arithmetic.cpp:22" URAM="0" VARIABLE="temp1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16ns_15ns_32ns_33_1_1_U82" SOURCE="Arithmetic.cpp:23" URAM="0" VARIABLE="temp2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U79" SOURCE="Arithmetic.cpp:24" URAM="0" VARIABLE="temp3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_16ns_31_1_1_U80" SOURCE="Arithmetic.cpp:25" URAM="0" VARIABLE="temp4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16ns_15ns_32ns_33_1_1_U82" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_fu_644_p2" SOURCE="Arithmetic.cpp:89" URAM="0" VARIABLE="sub_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln90_fu_660_p2" SOURCE="Arithmetic.cpp:90" URAM="0" VARIABLE="sub_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_710_p2" SOURCE="Arithmetic.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_fu_721_p2" SOURCE="Arithmetic.cpp:44" URAM="0" VARIABLE="sub_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_fu_735_p2" SOURCE="Arithmetic.cpp:53" URAM="0" VARIABLE="sub_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_PE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_747_p2" SOURCE="Arithmetic.cpp:56" URAM="0" VARIABLE="add_ln56"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto_Pipeline_VITIS_LOOP_126_5</Name>
            <Loops>
                <VITIS_LOOP_126_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>3.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.792 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.792 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.792 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_126_5>
                        <Name>VITIS_LOOP_126_5</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>32.776 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_126_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>76</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_126_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_fu_84_p2" SOURCE="Crypto.cpp:126" URAM="0" VARIABLE="add_ln126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_126_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_95_p2" SOURCE="DATAMemory.cpp:8" URAM="0" VARIABLE="add_ln8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MUL_MOD</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.655</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>96.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>96.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>96.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>13</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>1368</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>922</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U98" SOURCE="Arithmetic.cpp:22" URAM="0" VARIABLE="temp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U99" SOURCE="Arithmetic.cpp:23" URAM="0" VARIABLE="temp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16ns_16ns_32ns_33_4_1_U110" SOURCE="Arithmetic.cpp:24" URAM="0" VARIABLE="temp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U100" SOURCE="Arithmetic.cpp:25" URAM="0" VARIABLE="temp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16ns_16ns_32ns_33_4_1_U110" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res_mult_fu_195_p2" SOURCE="Arithmetic.cpp:32" URAM="0" VARIABLE="res_mult"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U102" SOURCE="Arithmetic.cpp:22" URAM="0" VARIABLE="temp1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U103" SOURCE="Arithmetic.cpp:23" URAM="0" VARIABLE="temp2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U104" SOURCE="Arithmetic.cpp:24" URAM="0" VARIABLE="temp3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U105" SOURCE="Arithmetic.cpp:25" URAM="0" VARIABLE="temp4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_5_fu_281_p2" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_3_fu_285_p2" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res_mult_shift_fu_353_p2" SOURCE="Arithmetic.cpp:32" URAM="0" VARIABLE="res_mult_shift"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_305_p2" SOURCE="Arithmetic.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U107" SOURCE="Arithmetic.cpp:22" URAM="0" VARIABLE="temp1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16ns_15ns_32ns_33_4_1_U111" SOURCE="Arithmetic.cpp:23" URAM="0" VARIABLE="temp2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U108" SOURCE="Arithmetic.cpp:24" URAM="0" VARIABLE="temp3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_16ns_31_1_1_U109" SOURCE="Arithmetic.cpp:25" URAM="0" VARIABLE="temp4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16ns_15ns_32ns_33_4_1_U111" SOURCE="Arithmetic.cpp:30" URAM="0" VARIABLE="add_ln30_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_fu_453_p2" SOURCE="Arithmetic.cpp:89" URAM="0" VARIABLE="sub_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln90_fu_469_p2" SOURCE="Arithmetic.cpp:90" URAM="0" VARIABLE="sub_ln90"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto</Name>
            <Loops>
                <NTT_STAGE_LOOP>
                    <NTT_GROUP_LOOP/>
                </NTT_STAGE_LOOP>
                <INTT_STAGE_LOOP>
                    <INTT_GROUP_LOOP/>
                </INTT_STAGE_LOOP>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>54.207</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NTT_STAGE_LOOP>
                        <Name>NTT_STAGE_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>12</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <NTT_GROUP_LOOP>
                            <Name>NTT_GROUP_LOOP</Name>
                            <Slack>5.84</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>4</min>
                                    <max>3221225473</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>4 ~ 3221225473</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487</Instance>
                            </InstanceList>
                        </NTT_GROUP_LOOP>
                    </NTT_STAGE_LOOP>
                    <INTT_STAGE_LOOP>
                        <Name>INTT_STAGE_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>12</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <INTT_GROUP_LOOP>
                            <Name>INTT_GROUP_LOOP</Name>
                            <Slack>5.84</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>4</min>
                                    <max>3221225473</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>4 ~ 3221225473</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454</Instance>
                            </InstanceList>
                        </INTT_GROUP_LOOP>
                    </INTT_STAGE_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>48</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>17</UTIL_BRAM>
                    <DSP>48</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>21</UTIL_DSP>
                    <FF>6242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>7866</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="DataTemp_U" SOURCE="Crypto.cpp:39" URAM="0" VARIABLE="DataTemp"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bit_reversed_input_U" SOURCE="Crypto.cpp:40" URAM="0" VARIABLE="bit_reversed_input"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln155_fu_723_p2" SOURCE="Crypto.cpp:155" URAM="0" VARIABLE="sub_ln155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln155_1_fu_742_p2" SOURCE="Crypto.cpp:155" URAM="0" VARIABLE="sub_ln155_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_GROUP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_801_p2" SOURCE="Crypto.cpp:158" URAM="0" VARIABLE="add_ln158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln105_fu_838_p2" SOURCE="Crypto.cpp:105" URAM="0" VARIABLE="sub_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln105_1_fu_857_p2" SOURCE="Crypto.cpp:105" URAM="0" VARIABLE="sub_ln105_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_GROUP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_916_p2" SOURCE="Crypto.cpp:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="temp3_0_3_fu_931_p2" SOURCE="Arithmetic.cpp:53" URAM="0" VARIABLE="temp3_0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="temp3_0_5_fu_966_p2" SOURCE="Arithmetic.cpp:56" URAM="0" VARIABLE="temp3_0_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="temp3_0_fu_945_p2" SOURCE="Arithmetic.cpp:40" URAM="0" VARIABLE="temp3_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="temp3_0_1_fu_986_p2" SOURCE="Arithmetic.cpp:44" URAM="0" VARIABLE="temp3_0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_1012_p2" SOURCE="DATAMemory.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_1039_p2" SOURCE="DATAMemory.cpp:8" URAM="0" VARIABLE="add_ln8"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="data_ram_0_U" SOURCE="" URAM="0" VARIABLE="data_ram_0"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="twiddle_ram_U" SOURCE="" URAM="0" VARIABLE="twiddle_ram"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="DataIn" index="0" direction="in" srcType="ap_int&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="DataIn" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Address" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="Address" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="DataOutput" index="2" direction="out" srcType="ap_int&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="DataOutput" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="DataOutput_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="RAMSel" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="RAMSel" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="TwiddleIn" index="4" direction="in" srcType="ap_int&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="TwiddleIn" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="TwiddleAddress" index="5" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="TwiddleAddress" name="TwiddleAddress" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="TwiddleOutput" index="6" direction="out" srcType="ap_int&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="TwiddleOutput" name="TwiddleOutput" usage="data" direction="out"/>
                <hwRef type="port" interface="TwiddleOutput_ap_vld" name="TwiddleOutput_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="OP" index="7" direction="in" srcType="CryptoOperation" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="OP" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ModIndex" index="8" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="ModIndex" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="TwiddleIn" offset="48" range="8"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="DataIn" access="W" description="Data signal of DataIn" range="32">
                    <fields>
                        <field offset="0" width="32" name="DataIn" access="W" description="Bit 31 to 0 of DataIn"/>
                    </fields>
                </register>
                <register offset="0x18" name="Address" access="W" description="Data signal of Address" range="32">
                    <fields>
                        <field offset="0" width="32" name="Address" access="W" description="Bit 31 to 0 of Address"/>
                    </fields>
                </register>
                <register offset="0x20" name="DataOutput" access="R" description="Data signal of DataOutput" range="32">
                    <fields>
                        <field offset="0" width="32" name="DataOutput" access="R" description="Bit 31 to 0 of DataOutput"/>
                    </fields>
                </register>
                <register offset="0x24" name="DataOutput_ctrl" access="R" description="Control signal of DataOutput" range="32">
                    <fields>
                        <field offset="0" width="1" name="DataOutput_ap_vld" access="R" description="Control signal DataOutput_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x28" name="RAMSel" access="W" description="Data signal of RAMSel" range="32">
                    <fields>
                        <field offset="0" width="32" name="RAMSel" access="W" description="Bit 31 to 0 of RAMSel"/>
                    </fields>
                </register>
                <register offset="0x38" name="OP" access="W" description="Data signal of OP" range="32">
                    <fields>
                        <field offset="0" width="32" name="OP" access="W" description="Bit 31 to 0 of OP"/>
                    </fields>
                </register>
                <register offset="0x40" name="ModIndex" access="W" description="Data signal of ModIndex" range="32">
                    <fields>
                        <field offset="0" width="32" name="ModIndex" access="W" description="Bit 31 to 0 of ModIndex"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="DataIn"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="Address"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="DataOutput"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="RAMSel"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="TwiddleIn"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="OP"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="ModIndex"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="TwiddleAddress" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="TwiddleAddress">DATA</portMap>
            </portMaps>
            <ports>
                <port>TwiddleAddress</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="TwiddleAddress"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="TwiddleOutput" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="TwiddleOutput">DATA</portMap>
            </portMaps>
            <ports>
                <port>TwiddleOutput</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="TwiddleOutput"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">DataIn, 0x10, 32, W, Data signal of DataIn, </column>
                    <column name="s_axi_control">Address, 0x18, 32, W, Data signal of Address, </column>
                    <column name="s_axi_control">DataOutput, 0x20, 32, R, Data signal of DataOutput, </column>
                    <column name="s_axi_control">DataOutput_ctrl, 0x24, 32, R, Control signal of DataOutput, 0=DataOutput_ap_vld</column>
                    <column name="s_axi_control">RAMSel, 0x28, 32, W, Data signal of RAMSel, </column>
                    <column name="s_axi_control">OP, 0x38, 32, W, Data signal of OP, </column>
                    <column name="s_axi_control">ModIndex, 0x40, 32, W, Data signal of ModIndex, </column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="TwiddleOutput">out, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="TwiddleAddress">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="DataIn">in, ap_int&lt;32&gt;*</column>
                    <column name="Address">in, int*</column>
                    <column name="DataOutput">out, ap_int&lt;32&gt;*</column>
                    <column name="RAMSel">in, int</column>
                    <column name="TwiddleIn">in, ap_int&lt;32&gt;*</column>
                    <column name="TwiddleAddress">in, int*</column>
                    <column name="TwiddleOutput">out, ap_int&lt;32&gt;*</column>
                    <column name="OP">in, CryptoOperation</column>
                    <column name="ModIndex">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="DataIn">s_axi_control, register, name=DataIn offset=0x10 range=32</column>
                    <column name="Address">s_axi_control, register, name=Address offset=0x18 range=32</column>
                    <column name="DataOutput">s_axi_control, register, name=DataOutput offset=0x20 range=32</column>
                    <column name="DataOutput">s_axi_control, register, name=DataOutput_ctrl offset=0x24 range=32</column>
                    <column name="RAMSel">s_axi_control, register, name=RAMSel offset=0x28 range=32</column>
                    <column name="TwiddleIn">s_axi_control, memory, name=TwiddleIn offset=48 range=8</column>
                    <column name="TwiddleAddress">TwiddleAddress, port, </column>
                    <column name="TwiddleOutput">TwiddleOutput, port, </column>
                    <column name="TwiddleOutput">TwiddleOutput_ap_vld, port, </column>
                    <column name="OP">s_axi_control, register, name=OP offset=0x38 range=32</column>
                    <column name="ModIndex">s_axi_control, register, name=ModIndex offset=0x40 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="Arithmetic.cpp:9" status="valid" parentFunction="stepmul" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="Arithmetic.cpp:66" status="valid" parentFunction="mul_mod" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="Crypto.cpp:25" status="valid" parentFunction="crypto" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="interface" location="Crypto.cpp:26" status="valid" parentFunction="crypto" variable="DataIn" isDirective="0" options="s_axilite port=DataIn"/>
        <Pragma type="interface" location="Crypto.cpp:27" status="valid" parentFunction="crypto" variable="TwiddleIn" isDirective="0" options="s_axilite port=TwiddleIn"/>
        <Pragma type="interface" location="Crypto.cpp:28" status="valid" parentFunction="crypto" variable="Address" isDirective="0" options="s_axilite port=Address"/>
        <Pragma type="interface" location="Crypto.cpp:29" status="valid" parentFunction="crypto" variable="RAMSel" isDirective="0" options="s_axilite port=RAMSel"/>
        <Pragma type="interface" location="Crypto.cpp:30" status="valid" parentFunction="crypto" variable="DataOutput" isDirective="0" options="s_axilite port=DataOutput"/>
        <Pragma type="interface" location="Crypto.cpp:31" status="valid" parentFunction="crypto" variable="OP" isDirective="0" options="s_axilite port=OP"/>
        <Pragma type="interface" location="Crypto.cpp:32" status="valid" parentFunction="crypto" variable="ModIndex" isDirective="0" options="s_axilite port=ModIndex"/>
        <Pragma type="pipeline" location="Crypto.cpp:111" status="valid" parentFunction="crypto" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="Crypto.cpp:161" status="valid" parentFunction="crypto" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="PE_UNIT.cpp:13" status="valid" parentFunction="pe_unit" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="pow_mod.cpp:7" status="valid" parentFunction="mod65537" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="pow_mod.cpp:10" status="valid" parentFunction="mod65537" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="pow_mod.cpp:42" status="valid" parentFunction="modexp" variable="" isDirective="0" options="min=0 max=16"/>
        <Pragma type="interface" location="pow_mod.cpp:73" status="valid" parentFunction="encode" variable="poly" isDirective="0" options="mode=s_axilite port=poly"/>
        <Pragma type="interface" location="pow_mod.cpp:74" status="valid" parentFunction="encode" variable="basis" isDirective="0" options="mode=s_axilite port=basis"/>
        <Pragma type="interface" location="pow_mod.cpp:75" status="valid" parentFunction="encode" variable="ret" isDirective="0" options="mode=s_axilite port=ret"/>
        <Pragma type="interface" location="pow_mod.cpp:76" status="valid" parentFunction="encode" variable="return" isDirective="0" options="mode=s_axilite port=return"/>
        <Pragma type="array_partition" location="pow_mod.cpp:78" status="warning" parentFunction="encode" variable="poly" isDirective="0" options="variable=poly factor=2">
            <Msg msg_id="207-5533" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_partition' is ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="pow_mod.cpp:79" status="warning" parentFunction="encode" variable="basis" isDirective="0" options="variable=basis factor=2">
            <Msg msg_id="207-5533" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_partition' is ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="pow_mod.cpp:80" status="warning" parentFunction="encode" variable="ret" isDirective="0" options="variable=ret factor=2">
            <Msg msg_id="207-5533" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_partition' is ignored"/>
        </Pragma>
        <Pragma type="unroll" location="pow_mod.cpp:96" status="valid" parentFunction="encode" variable="" isDirective="0" options="factor=2"/>
    </PragmaReport>
</profile>

