m255
K4
z2
!s11f MIXED_VERSIONS
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/questasim64_2021.1/examples
T_opt
!s110 1677838304
VA2l[hBS`zC9I]h9UY3GfS3
Z2 04 11 4 work TopLevel_tb fast 0
=1-3822e2f179b7-6401c7de-215-3774
Z3 !s124 OEM100
o-quiet -auto_acc_if_foreign -work work
Z4 tCvgOpt 0
n@_opt
Z5 OL;O;2021.1;73
R1
T_opt1
!s110 1677055745
VADICgz87l[;6K[@S<SSW]2
R2
=2-3822e2f179b7-63f5d700-2e1-4e18
R3
Z6 o-quiet -auto_acc_if_foreign -work work +acc
R4
n@_opt1
R5
R1
T_opt2
!s110 1677091738
V0JC]i70G1H[>i9lgc>0=00
R2
=1-3822e2f179b7-63f66399-269-a5c8
R3
R6
R4
n@_opt2
R5
R1
vAddrW_Plus4
Z7 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z8 !s110 1683974479
!i10b 1
!s100 X90aE>4Xa73ERnc?Kk>no3
Z9 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ibh:?F?Tc=MdIbM5XE9=?b3
Z10 VDg1SIo80bB@j0V0VzS_@n1
S1
Z11 d/home/xe-lpt-71/MextensionRepo/RV32I-M-Extension-with-5-Staged-Pipelined-Processor-/Iterative_multiplier/RTL
Z12 w1683976176
8AddrW_Plus4.sv
FAddrW_Plus4.sv
!i122 3857
Z13 L0 1 8
Z14 OV;L;2020.1;71
r1
!s85 0
31
Z15 !s108 1683974479.000000
!s107 wokingmul.sv|TopLevel_tb.sv|TopLevel.sv|Third_Register.sv|Second_Register.sv|Register_file.sv|program_Counter.sv|PCPlus4.sv|mux_selB.sv|mux_selA.sv|MuxResult.sv|MuxPC.sv|multiplier_iterative .sv|multiplier_controller.sv|Memory_mux.sv|LoadStore_Unit.sv|Instruction_Memory.sv|instruction fetch.sv|Immediate_Gen.sv|hazard_unit.sv|Fourth_Register.sv|forward_muxB.sv|forward_muxA.sv|First_Register.sv|dividervs2.sv|divider.sv|Data_Memory.sv|controller.sv|BranchCond.sv|ALU.sv|AddrW_Plus4.sv|
Z16 !s90 AddrW_Plus4.sv|ALU.sv|BranchCond.sv|controller.sv|Data_Memory.sv|divider.sv|dividervs2.sv|First_Register.sv|forward_muxA.sv|forward_muxB.sv|Fourth_Register.sv|hazard_unit.sv|Immediate_Gen.sv|instruction fetch.sv|Instruction_Memory.sv|LoadStore_Unit.sv|Memory_mux.sv|multiplier_controller.sv|multiplier_iterative .sv|MuxPC.sv|MuxResult.sv|mux_selA.sv|mux_selB.sv|PCPlus4.sv|program_Counter.sv|Register_file.sv|Second_Register.sv|Third_Register.sv|TopLevel.sv|TopLevel_tb.sv|wokingmul.sv|
>>>>>>> with_divider
!i113 1
R4
n@addr@w_@plus4
vALU
R7
R8
!i10b 1
!s100 z^KE^zf=oAY_gP`abdZ:I0
R9
Ibz4NbXC`=]okSQzLh4Nh=0
R10
S1
R11
<<<<<<< HEAD
Z17 w1683929345
8ALU.sv
FALU.sv
!i122 3803
=======
R12
8ALU.sv
FALU.sv
!i122 3857
L0 1 69
R14
r1
!s85 0
31
R15
Z17 !s107 wokingmul.sv|TopLevel_tb.sv|TopLevel.sv|Third_Register.sv|Second_Register.sv|Register_file.sv|program_Counter.sv|PCPlus4.sv|mux_selB.sv|mux_selA.sv|MuxResult.sv|MuxPC.sv|multiplier_iterative .sv|multiplier_controller.sv|Memory_mux.sv|LoadStore_Unit.sv|Instruction_Memory.sv|instruction fetch.sv|Immediate_Gen.sv|hazard_unit.sv|Fourth_Register.sv|forward_muxB.sv|forward_muxA.sv|First_Register.sv|dividervs2.sv|divider.sv|Data_Memory.sv|controller.sv|BranchCond.sv|ALU.sv|AddrW_Plus4.sv|
R16
!i113 1
R4
n@a@l@u
vBranchCond
R7
R8
!i10b 1
!s100 YF`D7`X>iFUjmoGiT4j?B1
R9
I1?o`8XheWA<PX@9GakIPK2
R10
S1
R11
R12
8BranchCond.sv
FBranchCond.sv
!i122 3857
L0 1 45
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
n@branch@cond
vcontroller
R7
R8
!i10b 1
!s100 UAMd<Dei^lBZX]@mL=U6i1
R9
Ih2?P5<V^[enkjW45TAHl31
R10
S1
R11
R12
8controller.sv
Fcontroller.sv
!i122 3857
L0 1 182
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
vData_Memory
R7
R8
!i10b 1
!s100 R02ilZ0QLhek_I1bfWJSU3
R9
I]IY2<dQgPgABfATfUeCSi1
R10
S1
R11
R12
8Data_Memory.sv
FData_Memory.sv
!i122 3857
L0 1 27
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
n@data_@memory
vder_32bit
R7
R8
!i10b 1
!s100 LgdNZe^_4Uj:6oJ5=^eU^3
R9
IzEH:nea3M5H@Y457D9L9L0
R10
S1
R11
R12
8dividervs2.sv
Fdividervs2.sv
!i122 3996
L0 1 77
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
vdivider_32bit
R7
R8
!i10b 1
!s100 oO45TD@O3][^A_fk[zPK93
R9
I_]<5bCTXX`f8dzMlgL>Vg2
R10
S1
R11
w1683974467
8divider.sv
Fdivider.sv
!i122 3857
L0 1 59
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
vfirst_register
R7
R8
!i10b 1
!s100 QFin8MVVi=ET7NhKCHh=F2
R9
IjTI>[<=EaU5[69MmHBkO61
R10
S1
R11
R12
8First_Register.sv
FFirst_Register.sv
!i122 3857
Z18 L0 1 29
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
vforward_muxA
R7
R8
!i10b 1
!s100 EHdoJR4;dP[f_en9a24J13
R9
IRHKCTmYoGL?bWDhn7X]?e1
R10
S1
R11
R12
8forward_muxA.sv
Fforward_muxA.sv
!i122 3857
Z19 L0 1 13
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
nforward_mux@a
vforward_muxB
R7
R8
!i10b 1
!s100 79_:84:DJ5imdN4foC0Kj2
R9
IIH2llo]jJK<6?fahIR99W3
R10
S1
R11
R12
8forward_muxB.sv
Fforward_muxB.sv
!i122 3857
R19
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
nforward_mux@b
vfourt_register
R7
R8
!i10b 1
!s100 zI6z]gN@blJ6>A0DcO_eD2
R9
IIEdGzkPAV5DAUQzRTAgPV3
R10
S1
R11
R12
8Fourth_Register.sv
FFourth_Register.sv
!i122 3857
L0 1 32
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
vHazard_Unit
R7
R8
!i10b 1
!s100 mgFSN:5<cmV405o_z3d:J0
R9
I9T^>VQCFh=K<eS^<nU2:53
R10
S1
R11
R12
8hazard_unit.sv
Fhazard_unit.sv
!i122 3857
L0 1 92
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
n@hazard_@unit
vimmediate_gen
R7
R8
!i10b 1
!s100 jjVgB7JTQi`z>JK29UV8]2
R9
IWF7zT>^8[AKMPRX^h15843
R10
S1
R11
R12
8Immediate_Gen.sv
FImmediate_Gen.sv
!i122 3857
Z20 L0 1 26
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
vInstMcheck
R7
!s110 1683345841
!i10b 1
!s100 BLje8OY6<bL7SWaThGoo@2
R9
ITQGOik7>;N6;F_]OW?O2d1
R10
S1
Z22 d/home/xe-lpt-71/Documents/M_extension_Work/RV32I-M-Extension-with-5-Staged-Pipelined-Processor-/Iterative_multiplier/RTL
w1683345731
8multiplier_controller4.sv
Fmultiplier_controller4.sv
!i122 3290
L0 1 118
R14
r1
!s85 0
31
!s108 1683345841.000000
!s107 wokingmul.sv|TopLevel_tb.sv|TopLevel.sv|Third_Register.sv|Second_Register.sv|Register_file.sv|program_Counter.sv|PCPlus4.sv|mux_selB.sv|mux_selA.sv|MuxResult.sv|MuxPC.sv|multiplier_iterative .sv|multiplier_controller4.sv|Memory_mux.sv|LoadStore_Unit.sv|Instruction_Memory.sv|instruction fetch.sv|Immediate_Gen.sv|hazard_unit.sv|Fourth_Register.sv|forward_muxB.sv|forward_muxA.sv|First_Register.sv|divider.sv|Data_Memory.sv|controller.sv|BranchCond.sv|ALU.sv|AddrW_Plus4.sv|
!s90 AddrW_Plus4.sv|ALU.sv|BranchCond.sv|controller.sv|Data_Memory.sv|divider.sv|First_Register.sv|forward_muxA.sv|forward_muxB.sv|Fourth_Register.sv|hazard_unit.sv|Immediate_Gen.sv|instruction fetch.sv|Instruction_Memory.sv|LoadStore_Unit.sv|Memory_mux.sv|multiplier_controller4.sv|multiplier_iterative .sv|MuxPC.sv|MuxResult.sv|mux_selA.sv|mux_selB.sv|PCPlus4.sv|program_Counter.sv|Register_file.sv|Second_Register.sv|Third_Register.sv|TopLevel.sv|TopLevel_tb.sv|wokingmul.sv|
!i113 1
R4
n@inst@mcheck
vInstruction_Fetch
R7
R8
!i10b 1
!s100 ?XS_kX4a]adCYHnBHRT=a3
R9
I>4WPzn_FFKEJ18e72K0?92
R10
S1
R11
R12
8instruction fetch.sv
Finstruction fetch.sv
!i122 3857
L0 1 11
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
n@instruction_@fetch
vInstruction_Memory
R7
R8
!i10b 1
!s100 ed;XofnBRnHHN]a1^40?K0
R9
IK>8mzfM_9CSCdF^n>nElW3
R10
S1
R11
R12
8Instruction_Memory.sv
FInstruction_Memory.sv
!i122 3857
R20
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
n@instruction_@memory
vLoadStore_Unit
R7
R8
!i10b 1
!s100 HhcM^BQ?z;784VNCzHzNF0
R9
IJP7Aom;Z[CIR_Ob`]lA[70
R10
S1
R11
R12
8LoadStore_Unit.sv
FLoadStore_Unit.sv
!i122 3857
L0 1 121
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
n@load@store_@unit
vMemory_mux
R7
R8
!i10b 1
!s100 A5;UG`kUK_bL8^2kYNPal1
R9
I]04[DPja<d@5U9ROELh;Y2
R10
S1
R11
R12
8Memory_mux.sv
FMemory_mux.sv
!i122 3857
L0 1 17
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
n@memory_mux
vmultiplier
R7
!s110 1683070354
!i10b 1
!s100 SEj`kDjo_4CJHnYb@P94e2
R9
IhY1hDZIGMGeYXZJlheV3U3
R10
S1
Z23 d/home/xe-lpt-71/Documents/M_extension_Work/github_Mextension/RV32I-M-Extension-with-5-Staged-Pipelined-Processor-/Boot'sEncoding/RTL
w1683066681
Z24 8multiplier.sv
Z25 Fmultiplier.sv
!i122 2945
Z26 L0 25 44
R14
r1
!s85 0
31
!s108 1683070354.000000
Z27 !s107 wokingmul.sv|TopLevel_tb.sv|TopLevel.sv|Third_Register.sv|Second_Register.sv|Register_file.sv|program_Counter.sv|PCPlus4.sv|mux_selB.sv|mux_selA.sv|MuxResult.sv|MuxPC.sv|multiplier.sv|multiplier_iterative .sv|multiplier_booth.sv|Memory_mux.sv|LoadStore_Unit.sv|Instruction_Memory.sv|instruction fetch.sv|InstMcheck.sv|Immediate_Gen.sv|hazard_unit.sv|Fourth_Register.sv|forward_muxB.sv|forward_muxA.sv|First_Register.sv|divider.sv|Data_Memory.sv|controller.sv|BranchCond.sv|ALU.sv|AddrW_Plus4.sv|
Z28 !s90 AddrW_Plus4.sv|ALU.sv|BranchCond.sv|controller.sv|Data_Memory.sv|divider.sv|First_Register.sv|forward_muxA.sv|forward_muxB.sv|Fourth_Register.sv|hazard_unit.sv|Immediate_Gen.sv|InstMcheck.sv|instruction fetch.sv|Instruction_Memory.sv|LoadStore_Unit.sv|Memory_mux.sv|multiplier_booth.sv|multiplier_iterative .sv|multiplier.sv|MuxPC.sv|MuxResult.sv|mux_selA.sv|mux_selB.sv|PCPlus4.sv|program_Counter.sv|Register_file.sv|Second_Register.sv|Third_Register.sv|TopLevel.sv|TopLevel_tb.sv|wokingmul.sv|
!i113 1
R4
vmultiplier2
R7
Z29 !s110 1683165387
!i10b 1
!s100 ISePe]7h;A_idgJBNEl>O2
R9
IL5>b6fW1O`6`QaSXec74?3
R10
S1
R22
Z30 w1683163997
R24
R25
!i122 2967
R26
R14
r1
!s85 0
31
Z31 !s108 1683165387.000000
R27
R28
!i113 1
R4
vmultiplier_32bit
R7
!s110 1683063576
!i10b 1
!s100 ^dVY=agT2ETM`T8D7[>Q;3
R9
Ig7B`5X::I:9o:jA7M>nM43
R10
S1
R23
w1683047562
R24
R25
!i122 2908
L0 1 23
R14
r1
!s85 0
31
!s108 1683063576.000000
!s107 TopLevel_tb.sv|TopLevel.sv|Third_Register.sv|Second_Register.sv|Register_file.sv|program_Counter.sv|PCPlus4.sv|mux_selB.sv|mux_selA.sv|MuxResult.sv|MuxPC.sv|multiplier.sv|multiplier_booth.sv|module multiplier_iterative .sv|Memory_mux.sv|LoadStore_Unit.sv|Instruction_Memory.sv|instruction fetch.sv|InstMcheck.sv|Immediate_Gen.sv|hazard_unit.sv|Fourth_Register.sv|forward_muxB.sv|forward_muxA.sv|First_Register.sv|divider.sv|Data_Memory.sv|controller.sv|BranchCond.sv|ALU.sv|AddrW_Plus4.sv|
!s90 AddrW_Plus4.sv|ALU.sv|BranchCond.sv|controller.sv|Data_Memory.sv|divider.sv|First_Register.sv|forward_muxA.sv|forward_muxB.sv|Fourth_Register.sv|hazard_unit.sv|Immediate_Gen.sv|InstMcheck.sv|instruction fetch.sv|Instruction_Memory.sv|LoadStore_Unit.sv|Memory_mux.sv|module multiplier_iterative .sv|multiplier_booth.sv|multiplier.sv|MuxPC.sv|MuxResult.sv|mux_selA.sv|mux_selB.sv|PCPlus4.sv|program_Counter.sv|Register_file.sv|Second_Register.sv|Third_Register.sv|TopLevel.sv|TopLevel_tb.sv|
!i113 1
R4
vmultiplier_booth
R7
R29
!i10b 1
!s100 lc=61G0SlJHH4ocK^CK5i0
R9
Ig^jjCioA0O^dHWX@?d1CI2
R10
S1
R22
R30
8multiplier_booth.sv
Fmultiplier_booth.sv
!i122 2967
L0 1 119
R14
r1
!s85 0
31
R31
R27
R28
!i113 1
R4
vmultiplier_controller
R7
R8
!i10b 1
!s100 ko_gj8TVT5a9[b@<MOV[T3
R9
Ia`ad>Dl83bIj55T6eGRl]0
R10
S1
R11
R12
8multiplier_controller.sv
Fmultiplier_controller.sv
!i122 3857
L0 1 161
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
vmultiplier_iterative
R7
R8
!i10b 1
!s100 7gU=TibbM_gdeQ;Ui?P1c1
R9
IFWoBESh`8HZTKd5fioY=A3
R10
S1
R11
w1683974196
8multiplier_iterative .sv
Fmultiplier_iterative .sv
!i122 3857
L0 1 103
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
vmultiplier_iterative1
R7
R8
!i10b 1
!s100 L^z@1l3NZGX9S<]UK6BQH0
R9
IgjYOWfcfdTdeNG7A7W@oW0
R10
S1
R11
R12
8wokingmul.sv
Fwokingmul.sv
!i122 3857
L0 1 82
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
vMux_PC
R7
R8
!i10b 1
!s100 ^A>ZK5?mW^BJ^6FVh_fcJ1
R9
Il[n[IUdz64D8H609oRzjf2
R10
S1
R11
R12
8MuxPC.sv
FMuxPC.sv
!i122 3857
Z31 L0 1 14
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
n@mux_@p@c
vmux_selA
R7
R8
!i10b 1
!s100 ;6gjWon?Y=E`g4^0WSNiV3
R9
ImM1oQ4R[Qif]QjzV@V:720
R10
S1
R11
R12
8mux_selA.sv
Fmux_selA.sv
!i122 3857
L0 1 12
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
nmux_sel@a
vmux_selB
R7
R8
!i10b 1
!s100 c1hfbe:9@bZj[_FN^L4gH1
R9
I5C>Cg;_;n^f]S<7K7;?MJ1
R10
S1
R11
R12
8mux_selB.sv
Fmux_selB.sv
!i122 3857
Z32 L0 1 15
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
nmux_sel@b
vMuxResult
R7
R8
!i10b 1
!s100 TIhOIB4STKR=4=VI<oD901
R9
IO?O0EbZK@jD<C:F=5jAka2
R10
S1
R11
R12
8MuxResult.sv
FMuxResult.sv
!i122 3857
R31
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
n@mux@result
vPCPlus4
R7
R8
!i10b 1
!s100 dh[jHS`Z[D5bENBOQHBSY2
R9
IE;@N4FKiJnB][cm]EdD_I0
R10
S1
R11
R12
8PCPlus4.sv
FPCPlus4.sv
!i122 3857
R13
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
n@p@c@plus4
vprogram_counter
R7
R8
!i10b 1
!s100 z7l1TRSGT`RC16m>9A:AI0
R9
I8g3H;[=m3@l:6BP[g`Nlb1
R10
S1
R11
R12
8program_Counter.sv
Fprogram_Counter.sv
!i122 3857
R32
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
vRegister_file
R7
R8
!i10b 1
!s100 ChHWz@P8>TzdUVEzmaB9m1
R9
I57Bmd2;6fWRl2e0lm3[`C2
R10
S1
R11
R12
8Register_file.sv
FRegister_file.sv
!i122 3857
R18
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
n@register_file
vsecond_register
R7
R8
!i10b 1
!s100 4?[UDX`0;aXM<hA=M>97h3
R9
IohiC7QzM@CH4fdQ<fQ[^N0
R10
S1
R11
R12
8Second_Register.sv
FSecond_Register.sv
!i122 3857
L0 1 84
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
vthird_register
R7
R8
!i10b 1
!s100 H9]`@c<5R>aRbfG`5TdK93
R9
IL2BV2;YSC=VXIVMCWj_o^0
R10
S1
R11
R12
8Third_Register.sv
FThird_Register.sv
!i122 3857
L0 1 51
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
vTopLevel
R7
R8
!i10b 1
!s100 NzKZUh;3N@^kHa]YAbhEg1
R9
I=Gn?9zAok9S2hPobWb3AS0
R10
S1
R11
<<<<<<< HEAD
R17
8TopLevel.sv
FTopLevel.sv
!i122 3803
=======
R12
8TopLevel.sv
FTopLevel.sv
!i122 3857
L0 1 344
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
n@top@level
vTopLevel_tb
R7
R8
!i10b 1
!s100 TI0SbK53cch<li`QY@cnL3
R9
I<UUO5nAQQzLi07W5SAG?:2
R10
S1
R11
w1683973736
8TopLevel_tb.sv
FTopLevel_tb.sv
!i122 3857
L0 1 75
R14
r1
!s85 0
31
R15
R18
R16
!i113 1
R4
n@top@level_tb
