def cmpq1 : instruction :=
  definst "cmpq" $ do
    pattern fun (v_2388 : imm int) (v_2389 : reg (bv 64)) => do
      v_4034 <- eval (handleImmediateWithSignExtend v_2388 32 32);
      v_4035 <- eval (svalueMInt v_4034);
      v_4036 <- eval (mi 64 v_4035);
      v_4037 <- eval (bitwidthMInt v_4036);
      v_4038 <- eval (mi v_4037 -1);
      v_4039 <- eval (bv_xor v_4036 v_4038);
      v_4040 <- eval (concat (expression.bv_nat 1 0) v_4039);
      v_4041 <- eval (add v_4040 (expression.bv_nat 65 1));
      v_4042 <- getRegister v_2389;
      v_4043 <- eval (concat (expression.bv_nat 1 0) v_4042);
      v_4044 <- eval (add v_4041 v_4043);
      v_4045 <- eval (extract v_4044 0 1);
      v_4046 <- eval (eq v_4045 (expression.bv_nat 1 1));
      v_4047 <- eval (notBool_ v_4046);
      v_4048 <- eval (mux v_4047 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4049 <- eval (extract v_4044 1 2);
      v_4050 <- eval (extract v_4044 1 65);
      v_4051 <- eval (eq v_4050 (expression.bv_nat 64 0));
      v_4052 <- eval (mux v_4051 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4053 <- eval (extract v_4034 27 28);
      v_4054 <- eval (extract v_4042 59 60);
      v_4055 <- eval (bv_xor v_4053 v_4054);
      v_4056 <- eval (extract v_4044 60 61);
      v_4057 <- eval (bv_xor v_4055 v_4056);
      v_4058 <- eval (extract v_4044 64 65);
      v_4059 <- eval (eq v_4058 (expression.bv_nat 1 1));
      v_4060 <- eval (extract v_4044 63 64);
      v_4061 <- eval (eq v_4060 (expression.bv_nat 1 1));
      v_4062 <- eval (eq v_4059 v_4061);
      v_4063 <- eval (notBool_ v_4062);
      v_4064 <- eval (extract v_4044 62 63);
      v_4065 <- eval (eq v_4064 (expression.bv_nat 1 1));
      v_4066 <- eval (eq v_4063 v_4065);
      v_4067 <- eval (notBool_ v_4066);
      v_4068 <- eval (extract v_4044 61 62);
      v_4069 <- eval (eq v_4068 (expression.bv_nat 1 1));
      v_4070 <- eval (eq v_4067 v_4069);
      v_4071 <- eval (notBool_ v_4070);
      v_4072 <- eval (eq v_4056 (expression.bv_nat 1 1));
      v_4073 <- eval (eq v_4071 v_4072);
      v_4074 <- eval (notBool_ v_4073);
      v_4075 <- eval (extract v_4044 59 60);
      v_4076 <- eval (eq v_4075 (expression.bv_nat 1 1));
      v_4077 <- eval (eq v_4074 v_4076);
      v_4078 <- eval (notBool_ v_4077);
      v_4079 <- eval (extract v_4044 58 59);
      v_4080 <- eval (eq v_4079 (expression.bv_nat 1 1));
      v_4081 <- eval (eq v_4078 v_4080);
      v_4082 <- eval (notBool_ v_4081);
      v_4083 <- eval (extract v_4044 57 58);
      v_4084 <- eval (eq v_4083 (expression.bv_nat 1 1));
      v_4085 <- eval (eq v_4082 v_4084);
      v_4086 <- eval (notBool_ v_4085);
      v_4087 <- eval (notBool_ v_4086);
      v_4088 <- eval (mux v_4087 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4089 <- eval (extract v_4036 0 1);
      v_4090 <- eval (bitwidthMInt v_4089);
      v_4091 <- eval (mi v_4090 -1);
      v_4092 <- eval (bv_xor v_4089 v_4091);
      v_4093 <- eval (eq v_4092 (expression.bv_nat 1 1));
      v_4094 <- eval (extract v_4042 0 1);
      v_4095 <- eval (eq v_4094 (expression.bv_nat 1 1));
      v_4096 <- eval (eq v_4093 v_4095);
      v_4097 <- eval (eq v_4049 (expression.bv_nat 1 1));
      v_4098 <- eval (eq v_4093 v_4097);
      v_4099 <- eval (notBool_ v_4098);
      v_4100 <- eval (bit_and v_4096 v_4099);
      v_4101 <- eval (mux v_4100 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4101;
      setRegister pf v_4088;
      setRegister af v_4057;
      setRegister zf v_4052;
      setRegister sf v_4049;
      setRegister cf v_4048;
      pure ()
    pat_end;
    pattern fun (v_2420 : reg (bv 64)) (v_2421 : reg (bv 64)) => do
      v_4170 <- getRegister v_2420;
      v_4171 <- eval (bitwidthMInt v_4170);
      v_4172 <- eval (mi v_4171 -1);
      v_4173 <- eval (bv_xor v_4170 v_4172);
      v_4174 <- eval (concat (expression.bv_nat 1 0) v_4173);
      v_4175 <- eval (add v_4174 (expression.bv_nat 65 1));
      v_4176 <- getRegister v_2421;
      v_4177 <- eval (concat (expression.bv_nat 1 0) v_4176);
      v_4178 <- eval (add v_4175 v_4177);
      v_4179 <- eval (extract v_4178 0 1);
      v_4180 <- eval (eq v_4179 (expression.bv_nat 1 1));
      v_4181 <- eval (notBool_ v_4180);
      v_4182 <- eval (mux v_4181 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4183 <- eval (extract v_4178 1 2);
      v_4184 <- eval (extract v_4178 1 65);
      v_4185 <- eval (eq v_4184 (expression.bv_nat 64 0));
      v_4186 <- eval (mux v_4185 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4187 <- eval (extract v_4170 59 60);
      v_4188 <- eval (extract v_4176 59 60);
      v_4189 <- eval (bv_xor v_4187 v_4188);
      v_4190 <- eval (extract v_4178 60 61);
      v_4191 <- eval (bv_xor v_4189 v_4190);
      v_4192 <- eval (extract v_4178 64 65);
      v_4193 <- eval (eq v_4192 (expression.bv_nat 1 1));
      v_4194 <- eval (extract v_4178 63 64);
      v_4195 <- eval (eq v_4194 (expression.bv_nat 1 1));
      v_4196 <- eval (eq v_4193 v_4195);
      v_4197 <- eval (notBool_ v_4196);
      v_4198 <- eval (extract v_4178 62 63);
      v_4199 <- eval (eq v_4198 (expression.bv_nat 1 1));
      v_4200 <- eval (eq v_4197 v_4199);
      v_4201 <- eval (notBool_ v_4200);
      v_4202 <- eval (extract v_4178 61 62);
      v_4203 <- eval (eq v_4202 (expression.bv_nat 1 1));
      v_4204 <- eval (eq v_4201 v_4203);
      v_4205 <- eval (notBool_ v_4204);
      v_4206 <- eval (eq v_4190 (expression.bv_nat 1 1));
      v_4207 <- eval (eq v_4205 v_4206);
      v_4208 <- eval (notBool_ v_4207);
      v_4209 <- eval (extract v_4178 59 60);
      v_4210 <- eval (eq v_4209 (expression.bv_nat 1 1));
      v_4211 <- eval (eq v_4208 v_4210);
      v_4212 <- eval (notBool_ v_4211);
      v_4213 <- eval (extract v_4178 58 59);
      v_4214 <- eval (eq v_4213 (expression.bv_nat 1 1));
      v_4215 <- eval (eq v_4212 v_4214);
      v_4216 <- eval (notBool_ v_4215);
      v_4217 <- eval (extract v_4178 57 58);
      v_4218 <- eval (eq v_4217 (expression.bv_nat 1 1));
      v_4219 <- eval (eq v_4216 v_4218);
      v_4220 <- eval (notBool_ v_4219);
      v_4221 <- eval (notBool_ v_4220);
      v_4222 <- eval (mux v_4221 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4223 <- eval (extract v_4170 0 1);
      v_4224 <- eval (bitwidthMInt v_4223);
      v_4225 <- eval (mi v_4224 -1);
      v_4226 <- eval (bv_xor v_4223 v_4225);
      v_4227 <- eval (eq v_4226 (expression.bv_nat 1 1));
      v_4228 <- eval (extract v_4176 0 1);
      v_4229 <- eval (eq v_4228 (expression.bv_nat 1 1));
      v_4230 <- eval (eq v_4227 v_4229);
      v_4231 <- eval (eq v_4183 (expression.bv_nat 1 1));
      v_4232 <- eval (eq v_4227 v_4231);
      v_4233 <- eval (notBool_ v_4232);
      v_4234 <- eval (bit_and v_4230 v_4233);
      v_4235 <- eval (mux v_4234 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4235;
      setRegister pf v_4222;
      setRegister af v_4191;
      setRegister zf v_4186;
      setRegister sf v_4183;
      setRegister cf v_4182;
      pure ()
    pat_end;
    pattern fun (v_2429 : imm int) rax => do
      v_4246 <- eval (handleImmediateWithSignExtend v_2429 32 32);
      v_4247 <- eval (svalueMInt v_4246);
      v_4248 <- eval (mi 64 v_4247);
      v_4249 <- eval (bitwidthMInt v_4248);
      v_4250 <- eval (mi v_4249 -1);
      v_4251 <- eval (bv_xor v_4248 v_4250);
      v_4252 <- eval (concat (expression.bv_nat 1 0) v_4251);
      v_4253 <- eval (add v_4252 (expression.bv_nat 65 1));
      v_4254 <- getRegister rax;
      v_4255 <- eval (concat (expression.bv_nat 1 0) v_4254);
      v_4256 <- eval (add v_4253 v_4255);
      v_4257 <- eval (extract v_4256 0 1);
      v_4258 <- eval (eq v_4257 (expression.bv_nat 1 1));
      v_4259 <- eval (notBool_ v_4258);
      v_4260 <- eval (mux v_4259 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4261 <- eval (extract v_4256 1 2);
      v_4262 <- eval (extract v_4256 1 65);
      v_4263 <- eval (eq v_4262 (expression.bv_nat 64 0));
      v_4264 <- eval (mux v_4263 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4265 <- eval (extract v_4246 27 28);
      v_4266 <- eval (extract v_4254 59 60);
      v_4267 <- eval (bv_xor v_4265 v_4266);
      v_4268 <- eval (extract v_4256 60 61);
      v_4269 <- eval (bv_xor v_4267 v_4268);
      v_4270 <- eval (extract v_4256 64 65);
      v_4271 <- eval (eq v_4270 (expression.bv_nat 1 1));
      v_4272 <- eval (extract v_4256 63 64);
      v_4273 <- eval (eq v_4272 (expression.bv_nat 1 1));
      v_4274 <- eval (eq v_4271 v_4273);
      v_4275 <- eval (notBool_ v_4274);
      v_4276 <- eval (extract v_4256 62 63);
      v_4277 <- eval (eq v_4276 (expression.bv_nat 1 1));
      v_4278 <- eval (eq v_4275 v_4277);
      v_4279 <- eval (notBool_ v_4278);
      v_4280 <- eval (extract v_4256 61 62);
      v_4281 <- eval (eq v_4280 (expression.bv_nat 1 1));
      v_4282 <- eval (eq v_4279 v_4281);
      v_4283 <- eval (notBool_ v_4282);
      v_4284 <- eval (eq v_4268 (expression.bv_nat 1 1));
      v_4285 <- eval (eq v_4283 v_4284);
      v_4286 <- eval (notBool_ v_4285);
      v_4287 <- eval (extract v_4256 59 60);
      v_4288 <- eval (eq v_4287 (expression.bv_nat 1 1));
      v_4289 <- eval (eq v_4286 v_4288);
      v_4290 <- eval (notBool_ v_4289);
      v_4291 <- eval (extract v_4256 58 59);
      v_4292 <- eval (eq v_4291 (expression.bv_nat 1 1));
      v_4293 <- eval (eq v_4290 v_4292);
      v_4294 <- eval (notBool_ v_4293);
      v_4295 <- eval (extract v_4256 57 58);
      v_4296 <- eval (eq v_4295 (expression.bv_nat 1 1));
      v_4297 <- eval (eq v_4294 v_4296);
      v_4298 <- eval (notBool_ v_4297);
      v_4299 <- eval (notBool_ v_4298);
      v_4300 <- eval (mux v_4299 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4301 <- eval (extract v_4248 0 1);
      v_4302 <- eval (bitwidthMInt v_4301);
      v_4303 <- eval (mi v_4302 -1);
      v_4304 <- eval (bv_xor v_4301 v_4303);
      v_4305 <- eval (eq v_4304 (expression.bv_nat 1 1));
      v_4306 <- eval (extract v_4254 0 1);
      v_4307 <- eval (eq v_4306 (expression.bv_nat 1 1));
      v_4308 <- eval (eq v_4305 v_4307);
      v_4309 <- eval (eq v_4261 (expression.bv_nat 1 1));
      v_4310 <- eval (eq v_4305 v_4309);
      v_4311 <- eval (notBool_ v_4310);
      v_4312 <- eval (bit_and v_4308 v_4311);
      v_4313 <- eval (mux v_4312 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4313;
      setRegister pf v_4300;
      setRegister af v_4269;
      setRegister zf v_4264;
      setRegister sf v_4261;
      setRegister cf v_4260;
      pure ()
    pat_end;
    pattern fun (v_2359 : imm int) (v_2358 : Mem) => do
      v_8461 <- eval (handleImmediateWithSignExtend v_2359 32 32);
      v_8462 <- eval (svalueMInt v_8461);
      v_8463 <- eval (mi 64 v_8462);
      v_8464 <- eval (bitwidthMInt v_8463);
      v_8465 <- eval (mi v_8464 -1);
      v_8466 <- eval (bv_xor v_8463 v_8465);
      v_8467 <- eval (concat (expression.bv_nat 1 0) v_8466);
      v_8468 <- eval (add v_8467 (expression.bv_nat 65 1));
      v_8469 <- evaluateAddress v_2358;
      v_8470 <- load v_8469 8;
      v_8471 <- eval (concat (expression.bv_nat 1 0) v_8470);
      v_8472 <- eval (add v_8468 v_8471);
      v_8473 <- eval (extract v_8472 0 1);
      v_8474 <- eval (eq v_8473 (expression.bv_nat 1 1));
      v_8475 <- eval (notBool_ v_8474);
      v_8476 <- eval (mux v_8475 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8477 <- eval (extract v_8472 1 2);
      v_8478 <- eval (extract v_8472 1 65);
      v_8479 <- eval (eq v_8478 (expression.bv_nat 64 0));
      v_8480 <- eval (mux v_8479 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8481 <- eval (extract v_8461 27 28);
      v_8482 <- eval (extract v_8470 59 60);
      v_8483 <- eval (bv_xor v_8481 v_8482);
      v_8484 <- eval (extract v_8472 60 61);
      v_8485 <- eval (bv_xor v_8483 v_8484);
      v_8486 <- eval (extract v_8472 64 65);
      v_8487 <- eval (eq v_8486 (expression.bv_nat 1 1));
      v_8488 <- eval (extract v_8472 63 64);
      v_8489 <- eval (eq v_8488 (expression.bv_nat 1 1));
      v_8490 <- eval (eq v_8487 v_8489);
      v_8491 <- eval (notBool_ v_8490);
      v_8492 <- eval (extract v_8472 62 63);
      v_8493 <- eval (eq v_8492 (expression.bv_nat 1 1));
      v_8494 <- eval (eq v_8491 v_8493);
      v_8495 <- eval (notBool_ v_8494);
      v_8496 <- eval (extract v_8472 61 62);
      v_8497 <- eval (eq v_8496 (expression.bv_nat 1 1));
      v_8498 <- eval (eq v_8495 v_8497);
      v_8499 <- eval (notBool_ v_8498);
      v_8500 <- eval (eq v_8484 (expression.bv_nat 1 1));
      v_8501 <- eval (eq v_8499 v_8500);
      v_8502 <- eval (notBool_ v_8501);
      v_8503 <- eval (extract v_8472 59 60);
      v_8504 <- eval (eq v_8503 (expression.bv_nat 1 1));
      v_8505 <- eval (eq v_8502 v_8504);
      v_8506 <- eval (notBool_ v_8505);
      v_8507 <- eval (extract v_8472 58 59);
      v_8508 <- eval (eq v_8507 (expression.bv_nat 1 1));
      v_8509 <- eval (eq v_8506 v_8508);
      v_8510 <- eval (notBool_ v_8509);
      v_8511 <- eval (extract v_8472 57 58);
      v_8512 <- eval (eq v_8511 (expression.bv_nat 1 1));
      v_8513 <- eval (eq v_8510 v_8512);
      v_8514 <- eval (notBool_ v_8513);
      v_8515 <- eval (notBool_ v_8514);
      v_8516 <- eval (mux v_8515 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8517 <- eval (extract v_8463 0 1);
      v_8518 <- eval (bitwidthMInt v_8517);
      v_8519 <- eval (mi v_8518 -1);
      v_8520 <- eval (bv_xor v_8517 v_8519);
      v_8521 <- eval (eq v_8520 (expression.bv_nat 1 1));
      v_8522 <- eval (extract v_8470 0 1);
      v_8523 <- eval (eq v_8522 (expression.bv_nat 1 1));
      v_8524 <- eval (eq v_8521 v_8523);
      v_8525 <- eval (eq v_8477 (expression.bv_nat 1 1));
      v_8526 <- eval (eq v_8521 v_8525);
      v_8527 <- eval (notBool_ v_8526);
      v_8528 <- eval (bit_and v_8524 v_8527);
      v_8529 <- eval (mux v_8528 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_8529;
      setRegister pf v_8516;
      setRegister af v_8485;
      setRegister zf v_8480;
      setRegister sf v_8477;
      setRegister cf v_8476;
      pure ()
    pat_end;
    pattern fun (v_2376 : reg (bv 64)) (v_2375 : Mem) => do
      v_8556 <- getRegister v_2376;
      v_8557 <- eval (bitwidthMInt v_8556);
      v_8558 <- eval (mi v_8557 -1);
      v_8559 <- eval (bv_xor v_8556 v_8558);
      v_8560 <- eval (concat (expression.bv_nat 1 0) v_8559);
      v_8561 <- eval (add v_8560 (expression.bv_nat 65 1));
      v_8562 <- evaluateAddress v_2375;
      v_8563 <- load v_8562 8;
      v_8564 <- eval (concat (expression.bv_nat 1 0) v_8563);
      v_8565 <- eval (add v_8561 v_8564);
      v_8566 <- eval (extract v_8565 0 1);
      v_8567 <- eval (eq v_8566 (expression.bv_nat 1 1));
      v_8568 <- eval (notBool_ v_8567);
      v_8569 <- eval (mux v_8568 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8570 <- eval (extract v_8565 1 2);
      v_8571 <- eval (extract v_8565 1 65);
      v_8572 <- eval (eq v_8571 (expression.bv_nat 64 0));
      v_8573 <- eval (mux v_8572 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8574 <- eval (extract v_8556 59 60);
      v_8575 <- eval (extract v_8563 59 60);
      v_8576 <- eval (bv_xor v_8574 v_8575);
      v_8577 <- eval (extract v_8565 60 61);
      v_8578 <- eval (bv_xor v_8576 v_8577);
      v_8579 <- eval (extract v_8565 64 65);
      v_8580 <- eval (eq v_8579 (expression.bv_nat 1 1));
      v_8581 <- eval (extract v_8565 63 64);
      v_8582 <- eval (eq v_8581 (expression.bv_nat 1 1));
      v_8583 <- eval (eq v_8580 v_8582);
      v_8584 <- eval (notBool_ v_8583);
      v_8585 <- eval (extract v_8565 62 63);
      v_8586 <- eval (eq v_8585 (expression.bv_nat 1 1));
      v_8587 <- eval (eq v_8584 v_8586);
      v_8588 <- eval (notBool_ v_8587);
      v_8589 <- eval (extract v_8565 61 62);
      v_8590 <- eval (eq v_8589 (expression.bv_nat 1 1));
      v_8591 <- eval (eq v_8588 v_8590);
      v_8592 <- eval (notBool_ v_8591);
      v_8593 <- eval (eq v_8577 (expression.bv_nat 1 1));
      v_8594 <- eval (eq v_8592 v_8593);
      v_8595 <- eval (notBool_ v_8594);
      v_8596 <- eval (extract v_8565 59 60);
      v_8597 <- eval (eq v_8596 (expression.bv_nat 1 1));
      v_8598 <- eval (eq v_8595 v_8597);
      v_8599 <- eval (notBool_ v_8598);
      v_8600 <- eval (extract v_8565 58 59);
      v_8601 <- eval (eq v_8600 (expression.bv_nat 1 1));
      v_8602 <- eval (eq v_8599 v_8601);
      v_8603 <- eval (notBool_ v_8602);
      v_8604 <- eval (extract v_8565 57 58);
      v_8605 <- eval (eq v_8604 (expression.bv_nat 1 1));
      v_8606 <- eval (eq v_8603 v_8605);
      v_8607 <- eval (notBool_ v_8606);
      v_8608 <- eval (notBool_ v_8607);
      v_8609 <- eval (mux v_8608 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8610 <- eval (extract v_8556 0 1);
      v_8611 <- eval (bitwidthMInt v_8610);
      v_8612 <- eval (mi v_8611 -1);
      v_8613 <- eval (bv_xor v_8610 v_8612);
      v_8614 <- eval (eq v_8613 (expression.bv_nat 1 1));
      v_8615 <- eval (extract v_8563 0 1);
      v_8616 <- eval (eq v_8615 (expression.bv_nat 1 1));
      v_8617 <- eval (eq v_8614 v_8616);
      v_8618 <- eval (eq v_8570 (expression.bv_nat 1 1));
      v_8619 <- eval (eq v_8614 v_8618);
      v_8620 <- eval (notBool_ v_8619);
      v_8621 <- eval (bit_and v_8617 v_8620);
      v_8622 <- eval (mux v_8621 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_8622;
      setRegister pf v_8609;
      setRegister af v_8578;
      setRegister zf v_8573;
      setRegister sf v_8570;
      setRegister cf v_8569;
      pure ()
    pat_end;
    pattern fun (v_2407 : Mem) (v_2408 : reg (bv 64)) => do
      v_8671 <- evaluateAddress v_2407;
      v_8672 <- load v_8671 8;
      v_8673 <- eval (bitwidthMInt v_8672);
      v_8674 <- eval (mi v_8673 -1);
      v_8675 <- eval (bv_xor v_8672 v_8674);
      v_8676 <- eval (concat (expression.bv_nat 1 0) v_8675);
      v_8677 <- eval (add v_8676 (expression.bv_nat 65 1));
      v_8678 <- getRegister v_2408;
      v_8679 <- eval (concat (expression.bv_nat 1 0) v_8678);
      v_8680 <- eval (add v_8677 v_8679);
      v_8681 <- eval (extract v_8680 0 1);
      v_8682 <- eval (eq v_8681 (expression.bv_nat 1 1));
      v_8683 <- eval (notBool_ v_8682);
      v_8684 <- eval (mux v_8683 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8685 <- eval (extract v_8680 1 2);
      v_8686 <- eval (extract v_8680 1 65);
      v_8687 <- eval (eq v_8686 (expression.bv_nat 64 0));
      v_8688 <- eval (mux v_8687 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8689 <- eval (extract v_8672 59 60);
      v_8690 <- eval (extract v_8678 59 60);
      v_8691 <- eval (bv_xor v_8689 v_8690);
      v_8692 <- eval (extract v_8680 60 61);
      v_8693 <- eval (bv_xor v_8691 v_8692);
      v_8694 <- eval (extract v_8680 64 65);
      v_8695 <- eval (eq v_8694 (expression.bv_nat 1 1));
      v_8696 <- eval (extract v_8680 63 64);
      v_8697 <- eval (eq v_8696 (expression.bv_nat 1 1));
      v_8698 <- eval (eq v_8695 v_8697);
      v_8699 <- eval (notBool_ v_8698);
      v_8700 <- eval (extract v_8680 62 63);
      v_8701 <- eval (eq v_8700 (expression.bv_nat 1 1));
      v_8702 <- eval (eq v_8699 v_8701);
      v_8703 <- eval (notBool_ v_8702);
      v_8704 <- eval (extract v_8680 61 62);
      v_8705 <- eval (eq v_8704 (expression.bv_nat 1 1));
      v_8706 <- eval (eq v_8703 v_8705);
      v_8707 <- eval (notBool_ v_8706);
      v_8708 <- eval (eq v_8692 (expression.bv_nat 1 1));
      v_8709 <- eval (eq v_8707 v_8708);
      v_8710 <- eval (notBool_ v_8709);
      v_8711 <- eval (extract v_8680 59 60);
      v_8712 <- eval (eq v_8711 (expression.bv_nat 1 1));
      v_8713 <- eval (eq v_8710 v_8712);
      v_8714 <- eval (notBool_ v_8713);
      v_8715 <- eval (extract v_8680 58 59);
      v_8716 <- eval (eq v_8715 (expression.bv_nat 1 1));
      v_8717 <- eval (eq v_8714 v_8716);
      v_8718 <- eval (notBool_ v_8717);
      v_8719 <- eval (extract v_8680 57 58);
      v_8720 <- eval (eq v_8719 (expression.bv_nat 1 1));
      v_8721 <- eval (eq v_8718 v_8720);
      v_8722 <- eval (notBool_ v_8721);
      v_8723 <- eval (notBool_ v_8722);
      v_8724 <- eval (mux v_8723 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8725 <- eval (extract v_8672 0 1);
      v_8726 <- eval (bitwidthMInt v_8725);
      v_8727 <- eval (mi v_8726 -1);
      v_8728 <- eval (bv_xor v_8725 v_8727);
      v_8729 <- eval (eq v_8728 (expression.bv_nat 1 1));
      v_8730 <- eval (extract v_8678 0 1);
      v_8731 <- eval (eq v_8730 (expression.bv_nat 1 1));
      v_8732 <- eval (eq v_8729 v_8731);
      v_8733 <- eval (eq v_8685 (expression.bv_nat 1 1));
      v_8734 <- eval (eq v_8729 v_8733);
      v_8735 <- eval (notBool_ v_8734);
      v_8736 <- eval (bit_and v_8732 v_8735);
      v_8737 <- eval (mux v_8736 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_8737;
      setRegister pf v_8724;
      setRegister af v_8693;
      setRegister zf v_8688;
      setRegister sf v_8685;
      setRegister cf v_8684;
      pure ()
    pat_end
def cmpw1 : instruction :=
  definst "cmpw" $ do
    pattern fun (v_2546 : imm int) ax => do
      v_4414 <- eval (handleImmediateWithSignExtend v_2546 16 16);
      v_4415 <- eval (bitwidthMInt v_4414);
      v_4416 <- eval (mi v_4415 -1);
      v_4417 <- eval (bv_xor v_4414 v_4416);
      v_4418 <- eval (concat (expression.bv_nat 1 0) v_4417);
      v_4419 <- eval (add v_4418 (expression.bv_nat 17 1));
      v_4420 <- getRegister rax;
      v_4421 <- eval (extract v_4420 48 64);
      v_4422 <- eval (concat (expression.bv_nat 1 0) v_4421);
      v_4423 <- eval (add v_4419 v_4422);
      v_4424 <- eval (extract v_4423 0 1);
      v_4425 <- eval (eq v_4424 (expression.bv_nat 1 1));
      v_4426 <- eval (notBool_ v_4425);
      v_4427 <- eval (mux v_4426 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4428 <- eval (extract v_4423 1 2);
      v_4429 <- eval (extract v_4423 1 17);
      v_4430 <- eval (eq v_4429 (expression.bv_nat 16 0));
      v_4431 <- eval (mux v_4430 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4432 <- eval (extract v_4414 11 12);
      v_4433 <- eval (extract v_4420 59 60);
      v_4434 <- eval (bv_xor v_4432 v_4433);
      v_4435 <- eval (extract v_4423 12 13);
      v_4436 <- eval (bv_xor v_4434 v_4435);
      v_4437 <- eval (extract v_4423 16 17);
      v_4438 <- eval (eq v_4437 (expression.bv_nat 1 1));
      v_4439 <- eval (extract v_4423 15 16);
      v_4440 <- eval (eq v_4439 (expression.bv_nat 1 1));
      v_4441 <- eval (eq v_4438 v_4440);
      v_4442 <- eval (notBool_ v_4441);
      v_4443 <- eval (extract v_4423 14 15);
      v_4444 <- eval (eq v_4443 (expression.bv_nat 1 1));
      v_4445 <- eval (eq v_4442 v_4444);
      v_4446 <- eval (notBool_ v_4445);
      v_4447 <- eval (extract v_4423 13 14);
      v_4448 <- eval (eq v_4447 (expression.bv_nat 1 1));
      v_4449 <- eval (eq v_4446 v_4448);
      v_4450 <- eval (notBool_ v_4449);
      v_4451 <- eval (eq v_4435 (expression.bv_nat 1 1));
      v_4452 <- eval (eq v_4450 v_4451);
      v_4453 <- eval (notBool_ v_4452);
      v_4454 <- eval (extract v_4423 11 12);
      v_4455 <- eval (eq v_4454 (expression.bv_nat 1 1));
      v_4456 <- eval (eq v_4453 v_4455);
      v_4457 <- eval (notBool_ v_4456);
      v_4458 <- eval (extract v_4423 10 11);
      v_4459 <- eval (eq v_4458 (expression.bv_nat 1 1));
      v_4460 <- eval (eq v_4457 v_4459);
      v_4461 <- eval (notBool_ v_4460);
      v_4462 <- eval (extract v_4423 9 10);
      v_4463 <- eval (eq v_4462 (expression.bv_nat 1 1));
      v_4464 <- eval (eq v_4461 v_4463);
      v_4465 <- eval (notBool_ v_4464);
      v_4466 <- eval (notBool_ v_4465);
      v_4467 <- eval (mux v_4466 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4468 <- eval (extract v_4414 0 1);
      v_4469 <- eval (bitwidthMInt v_4468);
      v_4470 <- eval (mi v_4469 -1);
      v_4471 <- eval (bv_xor v_4468 v_4470);
      v_4472 <- eval (eq v_4471 (expression.bv_nat 1 1));
      v_4473 <- eval (extract v_4420 48 49);
      v_4474 <- eval (eq v_4473 (expression.bv_nat 1 1));
      v_4475 <- eval (eq v_4472 v_4474);
      v_4476 <- eval (eq v_4428 (expression.bv_nat 1 1));
      v_4477 <- eval (eq v_4472 v_4476);
      v_4478 <- eval (notBool_ v_4477);
      v_4479 <- eval (bit_and v_4475 v_4478);
      v_4480 <- eval (mux v_4479 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4480;
      setRegister pf v_4467;
      setRegister af v_4436;
      setRegister zf v_4431;
      setRegister sf v_4428;
      setRegister cf v_4427;
      pure ()
    pat_end;
    pattern fun (v_2558 : imm int) (v_2559 : reg (bv 16)) => do
      v_4495 <- eval (handleImmediateWithSignExtend v_2558 16 16);
      v_4496 <- eval (bitwidthMInt v_4495);
      v_4497 <- eval (mi v_4496 -1);
      v_4498 <- eval (bv_xor v_4495 v_4497);
      v_4499 <- eval (concat (expression.bv_nat 1 0) v_4498);
      v_4500 <- eval (add v_4499 (expression.bv_nat 17 1));
      v_4501 <- getRegister v_2559;
      v_4502 <- eval (concat (expression.bv_nat 1 0) v_4501);
      v_4503 <- eval (add v_4500 v_4502);
      v_4504 <- eval (extract v_4503 0 1);
      v_4505 <- eval (eq v_4504 (expression.bv_nat 1 1));
      v_4506 <- eval (notBool_ v_4505);
      v_4507 <- eval (mux v_4506 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4508 <- eval (extract v_4503 1 2);
      v_4509 <- eval (extract v_4503 1 17);
      v_4510 <- eval (eq v_4509 (expression.bv_nat 16 0));
      v_4511 <- eval (mux v_4510 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4512 <- eval (extract v_4495 11 12);
      v_4513 <- eval (extract v_4501 11 12);
      v_4514 <- eval (bv_xor v_4512 v_4513);
      v_4515 <- eval (extract v_4503 12 13);
      v_4516 <- eval (bv_xor v_4514 v_4515);
      v_4517 <- eval (extract v_4503 16 17);
      v_4518 <- eval (eq v_4517 (expression.bv_nat 1 1));
      v_4519 <- eval (extract v_4503 15 16);
      v_4520 <- eval (eq v_4519 (expression.bv_nat 1 1));
      v_4521 <- eval (eq v_4518 v_4520);
      v_4522 <- eval (notBool_ v_4521);
      v_4523 <- eval (extract v_4503 14 15);
      v_4524 <- eval (eq v_4523 (expression.bv_nat 1 1));
      v_4525 <- eval (eq v_4522 v_4524);
      v_4526 <- eval (notBool_ v_4525);
      v_4527 <- eval (extract v_4503 13 14);
      v_4528 <- eval (eq v_4527 (expression.bv_nat 1 1));
      v_4529 <- eval (eq v_4526 v_4528);
      v_4530 <- eval (notBool_ v_4529);
      v_4531 <- eval (eq v_4515 (expression.bv_nat 1 1));
      v_4532 <- eval (eq v_4530 v_4531);
      v_4533 <- eval (notBool_ v_4532);
      v_4534 <- eval (extract v_4503 11 12);
      v_4535 <- eval (eq v_4534 (expression.bv_nat 1 1));
      v_4536 <- eval (eq v_4533 v_4535);
      v_4537 <- eval (notBool_ v_4536);
      v_4538 <- eval (extract v_4503 10 11);
      v_4539 <- eval (eq v_4538 (expression.bv_nat 1 1));
      v_4540 <- eval (eq v_4537 v_4539);
      v_4541 <- eval (notBool_ v_4540);
      v_4542 <- eval (extract v_4503 9 10);
      v_4543 <- eval (eq v_4542 (expression.bv_nat 1 1));
      v_4544 <- eval (eq v_4541 v_4543);
      v_4545 <- eval (notBool_ v_4544);
      v_4546 <- eval (notBool_ v_4545);
      v_4547 <- eval (mux v_4546 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4548 <- eval (extract v_4495 0 1);
      v_4549 <- eval (bitwidthMInt v_4548);
      v_4550 <- eval (mi v_4549 -1);
      v_4551 <- eval (bv_xor v_4548 v_4550);
      v_4552 <- eval (eq v_4551 (expression.bv_nat 1 1));
      v_4553 <- eval (extract v_4501 0 1);
      v_4554 <- eval (eq v_4553 (expression.bv_nat 1 1));
      v_4555 <- eval (eq v_4552 v_4554);
      v_4556 <- eval (eq v_4508 (expression.bv_nat 1 1));
      v_4557 <- eval (eq v_4552 v_4556);
      v_4558 <- eval (notBool_ v_4557);
      v_4559 <- eval (bit_and v_4555 v_4558);
      v_4560 <- eval (mux v_4559 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4560;
      setRegister pf v_4547;
      setRegister af v_4516;
      setRegister zf v_4511;
      setRegister sf v_4508;
      setRegister cf v_4507;
      pure ()
    pat_end;
    pattern fun (v_2567 : reg (bv 16)) (v_2568 : reg (bv 16)) => do
      v_4571 <- getRegister v_2567;
      v_4572 <- eval (bitwidthMInt v_4571);
      v_4573 <- eval (mi v_4572 -1);
      v_4574 <- eval (bv_xor v_4571 v_4573);
      v_4575 <- eval (concat (expression.bv_nat 1 0) v_4574);
      v_4576 <- eval (add v_4575 (expression.bv_nat 17 1));
      v_4577 <- getRegister v_2568;
      v_4578 <- eval (concat (expression.bv_nat 1 0) v_4577);
      v_4579 <- eval (add v_4576 v_4578);
      v_4580 <- eval (extract v_4579 0 1);
      v_4581 <- eval (eq v_4580 (expression.bv_nat 1 1));
      v_4582 <- eval (notBool_ v_4581);
      v_4583 <- eval (mux v_4582 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4584 <- eval (extract v_4579 1 2);
      v_4585 <- eval (extract v_4579 1 17);
      v_4586 <- eval (eq v_4585 (expression.bv_nat 16 0));
      v_4587 <- eval (mux v_4586 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4588 <- eval (extract v_4571 11 12);
      v_4589 <- eval (extract v_4577 11 12);
      v_4590 <- eval (bv_xor v_4588 v_4589);
      v_4591 <- eval (extract v_4579 12 13);
      v_4592 <- eval (bv_xor v_4590 v_4591);
      v_4593 <- eval (extract v_4579 16 17);
      v_4594 <- eval (eq v_4593 (expression.bv_nat 1 1));
      v_4595 <- eval (extract v_4579 15 16);
      v_4596 <- eval (eq v_4595 (expression.bv_nat 1 1));
      v_4597 <- eval (eq v_4594 v_4596);
      v_4598 <- eval (notBool_ v_4597);
      v_4599 <- eval (extract v_4579 14 15);
      v_4600 <- eval (eq v_4599 (expression.bv_nat 1 1));
      v_4601 <- eval (eq v_4598 v_4600);
      v_4602 <- eval (notBool_ v_4601);
      v_4603 <- eval (extract v_4579 13 14);
      v_4604 <- eval (eq v_4603 (expression.bv_nat 1 1));
      v_4605 <- eval (eq v_4602 v_4604);
      v_4606 <- eval (notBool_ v_4605);
      v_4607 <- eval (eq v_4591 (expression.bv_nat 1 1));
      v_4608 <- eval (eq v_4606 v_4607);
      v_4609 <- eval (notBool_ v_4608);
      v_4610 <- eval (extract v_4579 11 12);
      v_4611 <- eval (eq v_4610 (expression.bv_nat 1 1));
      v_4612 <- eval (eq v_4609 v_4611);
      v_4613 <- eval (notBool_ v_4612);
      v_4614 <- eval (extract v_4579 10 11);
      v_4615 <- eval (eq v_4614 (expression.bv_nat 1 1));
      v_4616 <- eval (eq v_4613 v_4615);
      v_4617 <- eval (notBool_ v_4616);
      v_4618 <- eval (extract v_4579 9 10);
      v_4619 <- eval (eq v_4618 (expression.bv_nat 1 1));
      v_4620 <- eval (eq v_4617 v_4619);
      v_4621 <- eval (notBool_ v_4620);
      v_4622 <- eval (notBool_ v_4621);
      v_4623 <- eval (mux v_4622 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4624 <- eval (extract v_4571 0 1);
      v_4625 <- eval (bitwidthMInt v_4624);
      v_4626 <- eval (mi v_4625 -1);
      v_4627 <- eval (bv_xor v_4624 v_4626);
      v_4628 <- eval (eq v_4627 (expression.bv_nat 1 1));
      v_4629 <- eval (extract v_4577 0 1);
      v_4630 <- eval (eq v_4629 (expression.bv_nat 1 1));
      v_4631 <- eval (eq v_4628 v_4630);
      v_4632 <- eval (eq v_4584 (expression.bv_nat 1 1));
      v_4633 <- eval (eq v_4628 v_4632);
      v_4634 <- eval (notBool_ v_4633);
      v_4635 <- eval (bit_and v_4631 v_4634);
      v_4636 <- eval (mux v_4635 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4636;
      setRegister pf v_4623;
      setRegister af v_4592;
      setRegister zf v_4587;
      setRegister sf v_4584;
      setRegister cf v_4583;
      pure ()
    pat_end;
    pattern fun (v_2551 : imm int) (v_2550 : Mem) => do
      v_8834 <- eval (handleImmediateWithSignExtend v_2551 16 16);
      v_8835 <- eval (bitwidthMInt v_8834);
      v_8836 <- eval (mi v_8835 -1);
      v_8837 <- eval (bv_xor v_8834 v_8836);
      v_8838 <- eval (concat (expression.bv_nat 1 0) v_8837);
      v_8839 <- eval (add v_8838 (expression.bv_nat 17 1));
      v_8840 <- evaluateAddress v_2550;
      v_8841 <- load v_8840 2;
      v_8842 <- eval (concat (expression.bv_nat 1 0) v_8841);
      v_8843 <- eval (add v_8839 v_8842);
      v_8844 <- eval (extract v_8843 0 1);
      v_8845 <- eval (eq v_8844 (expression.bv_nat 1 1));
      v_8846 <- eval (notBool_ v_8845);
      v_8847 <- eval (mux v_8846 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8848 <- eval (extract v_8843 1 2);
      v_8849 <- eval (extract v_8843 1 17);
      v_8850 <- eval (eq v_8849 (expression.bv_nat 16 0));
      v_8851 <- eval (mux v_8850 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8852 <- eval (extract v_8834 11 12);
      v_8853 <- eval (extract v_8841 11 12);
      v_8854 <- eval (bv_xor v_8852 v_8853);
      v_8855 <- eval (extract v_8843 12 13);
      v_8856 <- eval (bv_xor v_8854 v_8855);
      v_8857 <- eval (extract v_8843 16 17);
      v_8858 <- eval (eq v_8857 (expression.bv_nat 1 1));
      v_8859 <- eval (extract v_8843 15 16);
      v_8860 <- eval (eq v_8859 (expression.bv_nat 1 1));
      v_8861 <- eval (eq v_8858 v_8860);
      v_8862 <- eval (notBool_ v_8861);
      v_8863 <- eval (extract v_8843 14 15);
      v_8864 <- eval (eq v_8863 (expression.bv_nat 1 1));
      v_8865 <- eval (eq v_8862 v_8864);
      v_8866 <- eval (notBool_ v_8865);
      v_8867 <- eval (extract v_8843 13 14);
      v_8868 <- eval (eq v_8867 (expression.bv_nat 1 1));
      v_8869 <- eval (eq v_8866 v_8868);
      v_8870 <- eval (notBool_ v_8869);
      v_8871 <- eval (eq v_8855 (expression.bv_nat 1 1));
      v_8872 <- eval (eq v_8870 v_8871);
      v_8873 <- eval (notBool_ v_8872);
      v_8874 <- eval (extract v_8843 11 12);
      v_8875 <- eval (eq v_8874 (expression.bv_nat 1 1));
      v_8876 <- eval (eq v_8873 v_8875);
      v_8877 <- eval (notBool_ v_8876);
      v_8878 <- eval (extract v_8843 10 11);
      v_8879 <- eval (eq v_8878 (expression.bv_nat 1 1));
      v_8880 <- eval (eq v_8877 v_8879);
      v_8881 <- eval (notBool_ v_8880);
      v_8882 <- eval (extract v_8843 9 10);
      v_8883 <- eval (eq v_8882 (expression.bv_nat 1 1));
      v_8884 <- eval (eq v_8881 v_8883);
      v_8885 <- eval (notBool_ v_8884);
      v_8886 <- eval (notBool_ v_8885);
      v_8887 <- eval (mux v_8886 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8888 <- eval (extract v_8834 0 1);
      v_8889 <- eval (bitwidthMInt v_8888);
      v_8890 <- eval (mi v_8889 -1);
      v_8891 <- eval (bv_xor v_8888 v_8890);
      v_8892 <- eval (eq v_8891 (expression.bv_nat 1 1));
      v_8893 <- eval (extract v_8841 0 1);
      v_8894 <- eval (eq v_8893 (expression.bv_nat 1 1));
      v_8895 <- eval (eq v_8892 v_8894);
      v_8896 <- eval (eq v_8848 (expression.bv_nat 1 1));
      v_8897 <- eval (eq v_8892 v_8896);
      v_8898 <- eval (notBool_ v_8897);
      v_8899 <- eval (bit_and v_8895 v_8898);
      v_8900 <- eval (mux v_8899 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_8900;
      setRegister pf v_8887;
      setRegister af v_8856;
      setRegister zf v_8851;
      setRegister sf v_8848;
      setRegister cf v_8847;
      pure ()
    pat_end;
    pattern fun (v_2555 : reg (bv 16)) (v_2554 : Mem) => do
      v_8907 <- getRegister v_2555;
      v_8908 <- eval (bitwidthMInt v_8907);
      v_8909 <- eval (mi v_8908 -1);
      v_8910 <- eval (bv_xor v_8907 v_8909);
      v_8911 <- eval (concat (expression.bv_nat 1 0) v_8910);
      v_8912 <- eval (add v_8911 (expression.bv_nat 17 1));
      v_8913 <- evaluateAddress v_2554;
      v_8914 <- load v_8913 2;
      v_8915 <- eval (concat (expression.bv_nat 1 0) v_8914);
      v_8916 <- eval (add v_8912 v_8915);
      v_8917 <- eval (extract v_8916 0 1);
      v_8918 <- eval (eq v_8917 (expression.bv_nat 1 1));
      v_8919 <- eval (notBool_ v_8918);
      v_8920 <- eval (mux v_8919 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8921 <- eval (extract v_8916 1 2);
      v_8922 <- eval (extract v_8916 1 17);
      v_8923 <- eval (eq v_8922 (expression.bv_nat 16 0));
      v_8924 <- eval (mux v_8923 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8925 <- eval (extract v_8907 11 12);
      v_8926 <- eval (extract v_8914 11 12);
      v_8927 <- eval (bv_xor v_8925 v_8926);
      v_8928 <- eval (extract v_8916 12 13);
      v_8929 <- eval (bv_xor v_8927 v_8928);
      v_8930 <- eval (extract v_8916 16 17);
      v_8931 <- eval (eq v_8930 (expression.bv_nat 1 1));
      v_8932 <- eval (extract v_8916 15 16);
      v_8933 <- eval (eq v_8932 (expression.bv_nat 1 1));
      v_8934 <- eval (eq v_8931 v_8933);
      v_8935 <- eval (notBool_ v_8934);
      v_8936 <- eval (extract v_8916 14 15);
      v_8937 <- eval (eq v_8936 (expression.bv_nat 1 1));
      v_8938 <- eval (eq v_8935 v_8937);
      v_8939 <- eval (notBool_ v_8938);
      v_8940 <- eval (extract v_8916 13 14);
      v_8941 <- eval (eq v_8940 (expression.bv_nat 1 1));
      v_8942 <- eval (eq v_8939 v_8941);
      v_8943 <- eval (notBool_ v_8942);
      v_8944 <- eval (eq v_8928 (expression.bv_nat 1 1));
      v_8945 <- eval (eq v_8943 v_8944);
      v_8946 <- eval (notBool_ v_8945);
      v_8947 <- eval (extract v_8916 11 12);
      v_8948 <- eval (eq v_8947 (expression.bv_nat 1 1));
      v_8949 <- eval (eq v_8946 v_8948);
      v_8950 <- eval (notBool_ v_8949);
      v_8951 <- eval (extract v_8916 10 11);
      v_8952 <- eval (eq v_8951 (expression.bv_nat 1 1));
      v_8953 <- eval (eq v_8950 v_8952);
      v_8954 <- eval (notBool_ v_8953);
      v_8955 <- eval (extract v_8916 9 10);
      v_8956 <- eval (eq v_8955 (expression.bv_nat 1 1));
      v_8957 <- eval (eq v_8954 v_8956);
      v_8958 <- eval (notBool_ v_8957);
      v_8959 <- eval (notBool_ v_8958);
      v_8960 <- eval (mux v_8959 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8961 <- eval (extract v_8907 0 1);
      v_8962 <- eval (bitwidthMInt v_8961);
      v_8963 <- eval (mi v_8962 -1);
      v_8964 <- eval (bv_xor v_8961 v_8963);
      v_8965 <- eval (eq v_8964 (expression.bv_nat 1 1));
      v_8966 <- eval (extract v_8914 0 1);
      v_8967 <- eval (eq v_8966 (expression.bv_nat 1 1));
      v_8968 <- eval (eq v_8965 v_8967);
      v_8969 <- eval (eq v_8921 (expression.bv_nat 1 1));
      v_8970 <- eval (eq v_8965 v_8969);
      v_8971 <- eval (notBool_ v_8970);
      v_8972 <- eval (bit_and v_8968 v_8971);
      v_8973 <- eval (mux v_8972 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_8973;
      setRegister pf v_8960;
      setRegister af v_8929;
      setRegister zf v_8924;
      setRegister sf v_8921;
      setRegister cf v_8920;
      pure ()
    pat_end;
    pattern fun (v_2563 : Mem) (v_2564 : reg (bv 16)) => do
      v_8980 <- evaluateAddress v_2563;
      v_8981 <- load v_8980 2;
      v_8982 <- eval (bitwidthMInt v_8981);
      v_8983 <- eval (mi v_8982 -1);
      v_8984 <- eval (bv_xor v_8981 v_8983);
      v_8985 <- eval (concat (expression.bv_nat 1 0) v_8984);
      v_8986 <- eval (add v_8985 (expression.bv_nat 17 1));
      v_8987 <- getRegister v_2564;
      v_8988 <- eval (concat (expression.bv_nat 1 0) v_8987);
      v_8989 <- eval (add v_8986 v_8988);
      v_8990 <- eval (extract v_8989 0 1);
      v_8991 <- eval (eq v_8990 (expression.bv_nat 1 1));
      v_8992 <- eval (notBool_ v_8991);
      v_8993 <- eval (mux v_8992 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8994 <- eval (extract v_8989 1 2);
      v_8995 <- eval (extract v_8989 1 17);
      v_8996 <- eval (eq v_8995 (expression.bv_nat 16 0));
      v_8997 <- eval (mux v_8996 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8998 <- eval (extract v_8981 11 12);
      v_8999 <- eval (extract v_8987 11 12);
      v_9000 <- eval (bv_xor v_8998 v_8999);
      v_9001 <- eval (extract v_8989 12 13);
      v_9002 <- eval (bv_xor v_9000 v_9001);
      v_9003 <- eval (extract v_8989 16 17);
      v_9004 <- eval (eq v_9003 (expression.bv_nat 1 1));
      v_9005 <- eval (extract v_8989 15 16);
      v_9006 <- eval (eq v_9005 (expression.bv_nat 1 1));
      v_9007 <- eval (eq v_9004 v_9006);
      v_9008 <- eval (notBool_ v_9007);
      v_9009 <- eval (extract v_8989 14 15);
      v_9010 <- eval (eq v_9009 (expression.bv_nat 1 1));
      v_9011 <- eval (eq v_9008 v_9010);
      v_9012 <- eval (notBool_ v_9011);
      v_9013 <- eval (extract v_8989 13 14);
      v_9014 <- eval (eq v_9013 (expression.bv_nat 1 1));
      v_9015 <- eval (eq v_9012 v_9014);
      v_9016 <- eval (notBool_ v_9015);
      v_9017 <- eval (eq v_9001 (expression.bv_nat 1 1));
      v_9018 <- eval (eq v_9016 v_9017);
      v_9019 <- eval (notBool_ v_9018);
      v_9020 <- eval (extract v_8989 11 12);
      v_9021 <- eval (eq v_9020 (expression.bv_nat 1 1));
      v_9022 <- eval (eq v_9019 v_9021);
      v_9023 <- eval (notBool_ v_9022);
      v_9024 <- eval (extract v_8989 10 11);
      v_9025 <- eval (eq v_9024 (expression.bv_nat 1 1));
      v_9026 <- eval (eq v_9023 v_9025);
      v_9027 <- eval (notBool_ v_9026);
      v_9028 <- eval (extract v_8989 9 10);
      v_9029 <- eval (eq v_9028 (expression.bv_nat 1 1));
      v_9030 <- eval (eq v_9027 v_9029);
      v_9031 <- eval (notBool_ v_9030);
      v_9032 <- eval (notBool_ v_9031);
      v_9033 <- eval (mux v_9032 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9034 <- eval (extract v_8981 0 1);
      v_9035 <- eval (bitwidthMInt v_9034);
      v_9036 <- eval (mi v_9035 -1);
      v_9037 <- eval (bv_xor v_9034 v_9036);
      v_9038 <- eval (eq v_9037 (expression.bv_nat 1 1));
      v_9039 <- eval (extract v_8987 0 1);
      v_9040 <- eval (eq v_9039 (expression.bv_nat 1 1));
      v_9041 <- eval (eq v_9038 v_9040);
      v_9042 <- eval (eq v_8994 (expression.bv_nat 1 1));
      v_9043 <- eval (eq v_9038 v_9042);
      v_9044 <- eval (notBool_ v_9043);
      v_9045 <- eval (bit_and v_9041 v_9044);
      v_9046 <- eval (mux v_9045 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_9046;
      setRegister pf v_9033;
      setRegister af v_9002;
      setRegister zf v_8997;
      setRegister sf v_8994;
      setRegister cf v_8993;
      pure ()
    pat_end
def cmpxchg16b1 : instruction :=
  definst "cmpxchg16b" $ do
    pattern fun (v_2572 : Mem) => do
      v_10020 <- evaluateAddress v_2572;
      v_10021 <- getRegister rdx;
      v_10022 <- getRegister rax;
      v_10023 <- eval (concat v_10021 v_10022);
      v_10024 <- load v_10020 16;
      v_10025 <- eval (eq v_10023 v_10024);
      v_10026 <- getRegister rcx;
      v_10027 <- eval (concat v_10026 v_10020);
      v_10028 <- eval (mux v_10025 v_10027 v_10024);
      store v_10020 v_10028 16;
      v_10030 <- eval (eq v_10024 v_10023);
      v_10031 <- eval (mux v_10030 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10032 <- eval (extract v_10024 64 128);
      v_10033 <- eval (mux v_10025 v_10022 v_10032);
      v_10034 <- eval (extract v_10024 0 64);
      v_10035 <- eval (mux v_10025 v_10021 v_10034);
      setRegister rdx v_10035;
      setRegister rax v_10033;
      setRegister zf v_10031;
      pure ()
    pat_end
def cmpxchg8b1 : instruction :=
  definst "cmpxchg8b" $ do
    pattern fun (v_2575 : Mem) => do
      v_10039 <- evaluateAddress v_2575;
      v_10040 <- getRegister rdx;
      v_10041 <- eval (extract v_10040 32 64);
      v_10042 <- getRegister rax;
      v_10043 <- eval (extract v_10042 32 64);
      v_10044 <- eval (concat v_10041 v_10043);
      v_10045 <- load v_10039 8;
      v_10046 <- eval (eq v_10044 v_10045);
      v_10047 <- getRegister rcx;
      v_10048 <- eval (extract v_10047 32 64);
      v_10049 <- eval (extract v_10039 32 64);
      v_10050 <- eval (concat v_10048 v_10049);
      v_10051 <- eval (mux v_10046 v_10050 v_10045);
      store v_10039 v_10051 8;
      v_10053 <- eval (mux v_10046 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10054 <- eval (extract v_10045 32 64);
      v_10055 <- eval (concat (expression.bv_nat 32 0) v_10054);
      v_10056 <- eval (mux v_10046 v_10042 v_10055);
      v_10057 <- eval (extract v_10045 0 32);
      v_10058 <- eval (concat (expression.bv_nat 32 0) v_10057);
      v_10059 <- eval (mux v_10046 v_10040 v_10058);
      setRegister rdx v_10059;
      setRegister rax v_10056;
      setRegister zf v_10053;
      pure ()
    pat_end
def comisd1 : instruction :=
  definst "comisd" $ do
    pattern fun (v_2580 : reg (bv 128)) (v_2581 : reg (bv 128)) => do
      v_4653 <- getRegister v_2581;
      v_4654 <- eval (extract v_4653 64 128);
      v_4655 <- getRegister v_2580;
      v_4656 <- eval (extract v_4655 64 128);
      v_4657 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX comisd v_4654 v_4656);
      v_4658 <- eval (eq v_4657 (expression.bv_nat 2 0));
      v_4659 <- eval (eq v_4657 (expression.bv_nat 2 2));
      v_4660 <- eval (bit_or v_4658 v_4659);
      v_4661 <- eval (mux v_4660 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4662 <- eval (eq v_4657 (expression.bv_nat 2 3));
      v_4663 <- eval (bit_or v_4658 v_4662);
      v_4664 <- eval (mux v_4663 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4665 <- eval (mux v_4658 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_4665;
      setRegister af (expression.bv_nat 1 0);
      setRegister zf v_4664;
      setRegister sf (expression.bv_nat 1 0);
      setRegister cf v_4661;
      pure ()
    pat_end;
    pattern fun (v_2579 : Mem) (v_2576 : reg (bv 128)) => do
      v_9055 <- getRegister v_2576;
      v_9056 <- eval (extract v_9055 64 128);
      v_9057 <- evaluateAddress v_2579;
      v_9058 <- load v_9057 8;
      v_9059 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX comisd v_9056 v_9058);
      v_9060 <- eval (eq v_9059 (expression.bv_nat 2 0));
      v_9061 <- eval (eq v_9059 (expression.bv_nat 2 2));
      v_9062 <- eval (bit_or v_9060 v_9061);
      v_9063 <- eval (mux v_9062 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9064 <- eval (eq v_9059 (expression.bv_nat 2 3));
      v_9065 <- eval (bit_or v_9060 v_9064);
      v_9066 <- eval (mux v_9065 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9067 <- eval (mux v_9060 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_9067;
      setRegister af (expression.bv_nat 1 0);
      setRegister zf v_9066;
      setRegister sf (expression.bv_nat 1 0);
      setRegister cf v_9063;
      pure ()
    pat_end
def comiss1 : instruction :=
  definst "comiss" $ do
    pattern fun (v_2589 : reg (bv 128)) (v_2590 : reg (bv 128)) => do
      v_4676 <- getRegister v_2590;
      v_4677 <- eval (extract v_4676 96 128);
      v_4678 <- getRegister v_2589;
      v_4679 <- eval (extract v_4678 96 128);
      v_4680 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX comiss v_4677 v_4679);
      v_4681 <- eval (eq v_4680 (expression.bv_nat 2 0));
      v_4682 <- eval (eq v_4680 (expression.bv_nat 2 2));
      v_4683 <- eval (bit_or v_4681 v_4682);
      v_4684 <- eval (mux v_4683 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4685 <- eval (eq v_4680 (expression.bv_nat 2 3));
      v_4686 <- eval (bit_or v_4681 v_4685);
      v_4687 <- eval (mux v_4686 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4688 <- eval (mux v_4681 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_4688;
      setRegister af (expression.bv_nat 1 0);
      setRegister zf v_4687;
      setRegister sf (expression.bv_nat 1 0);
      setRegister cf v_4684;
      pure ()
    pat_end;
    pattern fun (v_2588 : Mem) (v_2585 : reg (bv 128)) => do
      v_9074 <- getRegister v_2585;
      v_9075 <- eval (extract v_9074 96 128);
      v_9076 <- evaluateAddress v_2588;
      v_9077 <- load v_9076 4;
      v_9078 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX comiss v_9075 v_9077);
      v_9079 <- eval (eq v_9078 (expression.bv_nat 2 0));
      v_9080 <- eval (eq v_9078 (expression.bv_nat 2 2));
      v_9081 <- eval (bit_or v_9079 v_9080);
      v_9082 <- eval (mux v_9081 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9083 <- eval (eq v_9078 (expression.bv_nat 2 3));
      v_9084 <- eval (bit_or v_9079 v_9083);
      v_9085 <- eval (mux v_9084 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9086 <- eval (mux v_9079 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_9086;
      setRegister af (expression.bv_nat 1 0);
      setRegister zf v_9085;
      setRegister sf (expression.bv_nat 1 0);
      setRegister cf v_9082;
      pure ()
    pat_end
def cqto1 : instruction :=
  definst "cqto" $ do
    pattern fun => do
      v_4695 <- getRegister rax;
      v_4696 <- eval (svalueMInt v_4695);
      v_4697 <- eval (mi 128 v_4696);
      v_4698 <- eval (extract v_4697 0 64);
      setRegister rdx v_4698;
      pure ()
    pat_end
def cvtdq2pd1 : instruction :=
  definst "cvtdq2pd" $ do
    pattern fun (v_2601 : reg (bv 128)) (v_2602 : reg (bv 128)) => do
      v_4704 <- getRegister v_2601;
      v_4705 <- eval (extract v_4704 64 96);
      v_4706 <- eval (svalueMInt v_4705);
      v_4707 <- eval (Int2Float v_4706 53 11);
      v_4708 <- eval (Float2MInt v_4707 64);
      v_4709 <- eval (extract v_4704 96 128);
      v_4710 <- eval (svalueMInt v_4709);
      v_4711 <- eval (Int2Float v_4710 53 11);
      v_4712 <- eval (Float2MInt v_4711 64);
      v_4713 <- eval (concat v_4708 v_4712);
      setRegister (lhs.of_reg v_2602) v_4713;
      pure ()
    pat_end;
    pattern fun (v_2600 : Mem) (v_2597 : reg (bv 128)) => do
      v_9093 <- evaluateAddress v_2600;
      v_9094 <- load v_9093 8;
      v_9095 <- eval (extract v_9094 0 32);
      v_9096 <- eval (svalueMInt v_9095);
      v_9097 <- eval (Int2Float v_9096 53 11);
      v_9098 <- eval (Float2MInt v_9097 64);
      v_9099 <- eval (extract v_9094 32 64);
      v_9100 <- eval (svalueMInt v_9099);
      v_9101 <- eval (Int2Float v_9100 53 11);
      v_9102 <- eval (Float2MInt v_9101 64);
      v_9103 <- eval (concat v_9098 v_9102);
      setRegister (lhs.of_reg v_2597) v_9103;
      pure ()
    pat_end
def cvtdq2ps1 : instruction :=
  definst "cvtdq2ps" $ do
    pattern fun (v_2610 : reg (bv 128)) (v_2611 : reg (bv 128)) => do
      v_4719 <- getRegister v_2610;
      v_4720 <- eval (extract v_4719 0 32);
      v_4721 <- eval (svalueMInt v_4720);
      v_4722 <- eval (Int2Float v_4721 24 8);
      v_4723 <- eval (Float2MInt v_4722 32);
      v_4724 <- eval (extract v_4719 32 64);
      v_4725 <- eval (svalueMInt v_4724);
      v_4726 <- eval (Int2Float v_4725 24 8);
      v_4727 <- eval (Float2MInt v_4726 32);
      v_4728 <- eval (extract v_4719 64 96);
      v_4729 <- eval (svalueMInt v_4728);
      v_4730 <- eval (Int2Float v_4729 24 8);
      v_4731 <- eval (Float2MInt v_4730 32);
      v_4732 <- eval (extract v_4719 96 128);
      v_4733 <- eval (svalueMInt v_4732);
      v_4734 <- eval (Int2Float v_4733 24 8);
      v_4735 <- eval (Float2MInt v_4734 32);
      v_4736 <- eval (concat v_4731 v_4735);
      v_4737 <- eval (concat v_4727 v_4736);
      v_4738 <- eval (concat v_4723 v_4737);
      setRegister (lhs.of_reg v_2611) v_4738;
      pure ()
    pat_end;
    pattern fun (v_2609 : Mem) (v_2606 : reg (bv 128)) => do
      v_9105 <- evaluateAddress v_2609;
      v_9106 <- load v_9105 16;
      v_9107 <- eval (extract v_9106 0 32);
      v_9108 <- eval (svalueMInt v_9107);
      v_9109 <- eval (Int2Float v_9108 24 8);
      v_9110 <- eval (Float2MInt v_9109 32);
      v_9111 <- eval (extract v_9106 32 64);
      v_9112 <- eval (svalueMInt v_9111);
      v_9113 <- eval (Int2Float v_9112 24 8);
      v_9114 <- eval (Float2MInt v_9113 32);
      v_9115 <- eval (extract v_9106 64 96);
      v_9116 <- eval (svalueMInt v_9115);
      v_9117 <- eval (Int2Float v_9116 24 8);
      v_9118 <- eval (Float2MInt v_9117 32);
      v_9119 <- eval (extract v_9106 96 128);
      v_9120 <- eval (svalueMInt v_9119);
      v_9121 <- eval (Int2Float v_9120 24 8);
      v_9122 <- eval (Float2MInt v_9121 32);
      v_9123 <- eval (concat v_9118 v_9122);
      v_9124 <- eval (concat v_9114 v_9123);
      v_9125 <- eval (concat v_9110 v_9124);
      setRegister (lhs.of_reg v_2606) v_9125;
      pure ()
    pat_end
def cvtpd2dq1 : instruction :=
  definst "cvtpd2dq" $ do
    pattern fun (v_2619 : reg (bv 128)) (v_2620 : reg (bv 128)) => do
      v_4744 <- getRegister v_2619;
      v_4745 <- eval (extract v_4744 0 64);
      v_4746 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_4745);
      v_4747 <- eval (extract v_4744 64 128);
      v_4748 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_4747);
      v_4749 <- eval (concat v_4746 v_4748);
      v_4750 <- eval (concat (expression.bv_nat 64 0) v_4749);
      setRegister (lhs.of_reg v_2620) v_4750;
      pure ()
    pat_end;
    pattern fun (v_2618 : Mem) (v_2615 : reg (bv 128)) => do
      v_9127 <- evaluateAddress v_2618;
      v_9128 <- load v_9127 16;
      v_9129 <- eval (extract v_9128 0 64);
      v_9130 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_9129);
      v_9131 <- eval (extract v_9128 64 128);
      v_9132 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_9131);
      v_9133 <- eval (concat v_9130 v_9132);
      v_9134 <- eval (concat (expression.bv_nat 64 0) v_9133);
      setRegister (lhs.of_reg v_2615) v_9134;
      pure ()
    pat_end
def cvtpd2ps1 : instruction :=
  definst "cvtpd2ps" $ do
    pattern fun (v_2628 : reg (bv 128)) (v_2629 : reg (bv 128)) => do
      v_4756 <- getRegister v_2628;
      v_4757 <- eval (extract v_4756 0 64);
      v_4758 <- eval (MInt2Float v_4757 53 11);
      v_4759 <- eval (roundFloat v_4758 24 8);
      v_4760 <- eval (Float2MInt v_4759 32);
      v_4761 <- eval (extract v_4756 64 128);
      v_4762 <- eval (MInt2Float v_4761 53 11);
      v_4763 <- eval (roundFloat v_4762 24 8);
      v_4764 <- eval (Float2MInt v_4763 32);
      v_4765 <- eval (concat v_4760 v_4764);
      v_4766 <- eval (concat (expression.bv_nat 64 0) v_4765);
      setRegister (lhs.of_reg v_2629) v_4766;
      pure ()
    pat_end;
    pattern fun (v_2627 : Mem) (v_2624 : reg (bv 128)) => do
      v_9136 <- evaluateAddress v_2627;
      v_9137 <- load v_9136 16;
      v_9138 <- eval (extract v_9137 0 64);
      v_9139 <- eval (MInt2Float v_9138 53 11);
      v_9140 <- eval (roundFloat v_9139 24 8);
      v_9141 <- eval (Float2MInt v_9140 32);
      v_9142 <- eval (extract v_9137 64 128);
      v_9143 <- eval (MInt2Float v_9142 53 11);
      v_9144 <- eval (roundFloat v_9143 24 8);
      v_9145 <- eval (Float2MInt v_9144 32);
      v_9146 <- eval (concat v_9141 v_9145);
      v_9147 <- eval (concat (expression.bv_nat 64 0) v_9146);
      setRegister (lhs.of_reg v_2624) v_9147;
      pure ()
    pat_end
def cvtpi2pd1 : instruction :=
  definst "cvtpi2pd" $ do
    pattern fun (v_2636 : Mem) (v_2633 : reg (bv 128)) => do
      v_9149 <- evaluateAddress v_2636;
      v_9150 <- load v_9149 8;
      v_9151 <- eval (extract v_9150 0 32);
      v_9152 <- eval (svalueMInt v_9151);
      v_9153 <- eval (Int2Float v_9152 53 11);
      v_9154 <- eval (Float2MInt v_9153 64);
      v_9155 <- eval (extract v_9150 32 64);
      v_9156 <- eval (svalueMInt v_9155);
      v_9157 <- eval (Int2Float v_9156 53 11);
      v_9158 <- eval (Float2MInt v_9157 64);
      v_9159 <- eval (concat v_9154 v_9158);
      setRegister (lhs.of_reg v_2633) v_9159;
      pure ()
    pat_end
def cvtpi2ps1 : instruction :=
  definst "cvtpi2ps" $ do
    pattern fun (v_2640 : Mem) (v_2637 : reg (bv 128)) => do
      v_9161 <- getRegister v_2637;
      v_9162 <- eval (extract v_9161 0 64);
      v_9163 <- evaluateAddress v_2640;
      v_9164 <- load v_9163 8;
      v_9165 <- eval (extract v_9164 0 32);
      v_9166 <- eval (svalueMInt v_9165);
      v_9167 <- eval (Int2Float v_9166 24 8);
      v_9168 <- eval (Float2MInt v_9167 32);
      v_9169 <- eval (extract v_9164 32 64);
      v_9170 <- eval (svalueMInt v_9169);
      v_9171 <- eval (Int2Float v_9170 24 8);
      v_9172 <- eval (Float2MInt v_9171 32);
      v_9173 <- eval (concat v_9168 v_9172);
      v_9174 <- eval (concat v_9162 v_9173);
      setRegister (lhs.of_reg v_2637) v_9174;
      pure ()
    pat_end
def cvtps2dq1 : instruction :=
  definst "cvtps2dq" $ do
    pattern fun (v_2645 : reg (bv 128)) (v_2646 : reg (bv 128)) => do
      v_4780 <- getRegister v_2645;
      v_4781 <- eval (extract v_4780 0 32);
      v_4782 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_4781);
      v_4783 <- eval (extract v_4780 32 64);
      v_4784 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_4783);
      v_4785 <- eval (extract v_4780 64 96);
      v_4786 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_4785);
      v_4787 <- eval (extract v_4780 96 128);
      v_4788 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_4787);
      v_4789 <- eval (concat v_4786 v_4788);
      v_4790 <- eval (concat v_4784 v_4789);
      v_4791 <- eval (concat v_4782 v_4790);
      setRegister (lhs.of_reg v_2646) v_4791;
      pure ()
    pat_end;
    pattern fun (v_2644 : Mem) (v_2641 : reg (bv 128)) => do
      v_9176 <- evaluateAddress v_2644;
      v_9177 <- load v_9176 16;
      v_9178 <- eval (extract v_9177 0 32);
      v_9179 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_9178);
      v_9180 <- eval (extract v_9177 32 64);
      v_9181 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_9180);
      v_9182 <- eval (extract v_9177 64 96);
      v_9183 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_9182);
      v_9184 <- eval (extract v_9177 96 128);
      v_9185 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_9184);
      v_9186 <- eval (concat v_9183 v_9185);
      v_9187 <- eval (concat v_9181 v_9186);
      v_9188 <- eval (concat v_9179 v_9187);
      setRegister (lhs.of_reg v_2641) v_9188;
      pure ()
    pat_end
def cvtps2pd1 : instruction :=
  definst "cvtps2pd" $ do
    pattern fun (v_2654 : reg (bv 128)) (v_2655 : reg (bv 128)) => do
      v_4797 <- getRegister v_2654;
      v_4798 <- eval (extract v_4797 64 96);
      v_4799 <- eval (MInt2Float v_4798 24 8);
      v_4800 <- eval (roundFloat v_4799 53 11);
      v_4801 <- eval (Float2MInt v_4800 64);
      v_4802 <- eval (extract v_4797 96 128);
      v_4803 <- eval (MInt2Float v_4802 24 8);
      v_4804 <- eval (roundFloat v_4803 53 11);
      v_4805 <- eval (Float2MInt v_4804 64);
      v_4806 <- eval (concat v_4801 v_4805);
      setRegister (lhs.of_reg v_2655) v_4806;
      pure ()
    pat_end;
    pattern fun (v_2653 : Mem) (v_2650 : reg (bv 128)) => do
      v_9190 <- evaluateAddress v_2653;
      v_9191 <- load v_9190 8;
      v_9192 <- eval (extract v_9191 0 32);
      v_9193 <- eval (MInt2Float v_9192 24 8);
      v_9194 <- eval (roundFloat v_9193 53 11);
      v_9195 <- eval (Float2MInt v_9194 64);
      v_9196 <- eval (extract v_9191 32 64);
      v_9197 <- eval (MInt2Float v_9196 24 8);
      v_9198 <- eval (roundFloat v_9197 53 11);
      v_9199 <- eval (Float2MInt v_9198 64);
      v_9200 <- eval (concat v_9195 v_9199);
      setRegister (lhs.of_reg v_2650) v_9200;
      pure ()
    pat_end
def cvtsd2si1 : instruction :=
  definst "cvtsd2si" $ do
    pattern fun (v_2663 : reg (bv 128)) (v_2666 : reg (bv 32)) => do
      v_4812 <- getRegister v_2663;
      v_4813 <- eval (extract v_4812 64 128);
      v_4814 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_4813);
      setRegister (lhs.of_reg v_2666) v_4814;
      pure ()
    pat_end;
    pattern fun (v_2672 : reg (bv 128)) (v_2675 : reg (bv 64)) => do
      v_4820 <- getRegister v_2672;
      v_4821 <- eval (extract v_4820 64 128);
      v_4822 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_truncate v_4821);
      setRegister (lhs.of_reg v_2675) v_4822;
      pure ()
    pat_end;
    pattern fun (v_2661 : Mem) (v_2662 : reg (bv 32)) => do
      v_9202 <- evaluateAddress v_2661;
      v_9203 <- load v_9202 8;
      v_9204 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_9203);
      setRegister (lhs.of_reg v_2662) v_9204;
      pure ()
    pat_end;
    pattern fun (v_2670 : Mem) (v_2671 : reg (bv 64)) => do
      v_9206 <- evaluateAddress v_2670;
      v_9207 <- load v_9206 8;
      v_9208 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_truncate v_9207);
      setRegister (lhs.of_reg v_2671) v_9208;
      pure ()
    pat_end
def cvtsd2ss1 : instruction :=
  definst "cvtsd2ss" $ do
    pattern fun (v_2681 : reg (bv 128)) (v_2682 : reg (bv 128)) => do
      v_4828 <- getRegister v_2682;
      v_4829 <- eval (extract v_4828 0 96);
      v_4830 <- getRegister v_2681;
      v_4831 <- eval (extract v_4830 64 128);
      v_4832 <- eval (MInt2Float v_4831 53 11);
      v_4833 <- eval (roundFloat v_4832 24 8);
      v_4834 <- eval (Float2MInt v_4833 32);
      v_4835 <- eval (concat v_4829 v_4834);
      setRegister (lhs.of_reg v_2682) v_4835;
      pure ()
    pat_end;
    pattern fun (v_2680 : Mem) (v_2677 : reg (bv 128)) => do
      v_9210 <- getRegister v_2677;
      v_9211 <- eval (extract v_9210 0 96);
      v_9212 <- evaluateAddress v_2680;
      v_9213 <- load v_9212 8;
      v_9214 <- eval (MInt2Float v_9213 53 11);
      v_9215 <- eval (roundFloat v_9214 24 8);
      v_9216 <- eval (Float2MInt v_9215 32);
      v_9217 <- eval (concat v_9211 v_9216);
      setRegister (lhs.of_reg v_2677) v_9217;
      pure ()
    pat_end
def cvtsi2sdl1 : instruction :=
  definst "cvtsi2sdl" $ do
    pattern fun (v_2693 : reg (bv 32)) (v_2690 : reg (bv 128)) => do
      v_4841 <- getRegister v_2690;
      v_4842 <- eval (extract v_4841 0 64);
      v_4843 <- getRegister v_2693;
      v_4844 <- eval (svalueMInt v_4843);
      v_4845 <- eval (Int2Float v_4844 53 11);
      v_4846 <- eval (Float2MInt v_4845 64);
      v_4847 <- eval (concat v_4842 v_4846);
      setRegister (lhs.of_reg v_2690) v_4847;
      pure ()
    pat_end;
    pattern fun (v_2689 : Mem) (v_2686 : reg (bv 128)) => do
      v_9219 <- getRegister v_2686;
      v_9220 <- eval (extract v_9219 0 64);
      v_9221 <- evaluateAddress v_2689;
      v_9222 <- load v_9221 4;
      v_9223 <- eval (svalueMInt v_9222);
      v_9224 <- eval (Int2Float v_9223 53 11);
      v_9225 <- eval (Float2MInt v_9224 64);
      v_9226 <- eval (concat v_9220 v_9225);
      setRegister (lhs.of_reg v_2686) v_9226;
      pure ()
    pat_end
def cvtsi2sdq1 : instruction :=
  definst "cvtsi2sdq" $ do
    pattern fun (v_2702 : reg (bv 64)) (v_2699 : reg (bv 128)) => do
      v_4853 <- getRegister v_2699;
      v_4854 <- eval (extract v_4853 0 64);
      v_4855 <- getRegister v_2702;
      v_4856 <- eval (svalueMInt v_4855);
      v_4857 <- eval (Int2Float v_4856 53 11);
      v_4858 <- eval (Float2MInt v_4857 64);
      v_4859 <- eval (concat v_4854 v_4858);
      setRegister (lhs.of_reg v_2699) v_4859;
      pure ()
    pat_end;
    pattern fun (v_2698 : Mem) (v_2695 : reg (bv 128)) => do
      v_9228 <- getRegister v_2695;
      v_9229 <- eval (extract v_9228 0 64);
      v_9230 <- evaluateAddress v_2698;
      v_9231 <- load v_9230 8;
      v_9232 <- eval (svalueMInt v_9231);
      v_9233 <- eval (Int2Float v_9232 53 11);
      v_9234 <- eval (Float2MInt v_9233 64);
      v_9235 <- eval (concat v_9229 v_9234);
      setRegister (lhs.of_reg v_2695) v_9235;
      pure ()
    pat_end
def cvtsi2ssl1 : instruction :=
  definst "cvtsi2ssl" $ do
    pattern fun (v_2711 : reg (bv 32)) (v_2708 : reg (bv 128)) => do
      v_4865 <- getRegister v_2708;
      v_4866 <- eval (extract v_4865 0 96);
      v_4867 <- getRegister v_2711;
      v_4868 <- eval (svalueMInt v_4867);
      v_4869 <- eval (Int2Float v_4868 24 8);
      v_4870 <- eval (Float2MInt v_4869 32);
      v_4871 <- eval (concat v_4866 v_4870);
      setRegister (lhs.of_reg v_2708) v_4871;
      pure ()
    pat_end;
    pattern fun (v_2707 : Mem) (v_2704 : reg (bv 128)) => do
      v_9237 <- getRegister v_2704;
      v_9238 <- eval (extract v_9237 0 96);
      v_9239 <- evaluateAddress v_2707;
      v_9240 <- load v_9239 4;
      v_9241 <- eval (svalueMInt v_9240);
      v_9242 <- eval (Int2Float v_9241 24 8);
      v_9243 <- eval (Float2MInt v_9242 32);
      v_9244 <- eval (concat v_9238 v_9243);
      setRegister (lhs.of_reg v_2704) v_9244;
      pure ()
    pat_end
def cvtsi2ssq1 : instruction :=
  definst "cvtsi2ssq" $ do
    pattern fun (v_2720 : reg (bv 64)) (v_2717 : reg (bv 128)) => do
      v_4877 <- getRegister v_2717;
      v_4878 <- eval (extract v_4877 0 96);
      v_4879 <- getRegister v_2720;
      v_4880 <- eval (svalueMInt v_4879);
      v_4881 <- eval (Int2Float v_4880 24 8);
      v_4882 <- eval (Float2MInt v_4881 32);
      v_4883 <- eval (concat v_4878 v_4882);
      setRegister (lhs.of_reg v_2717) v_4883;
      pure ()
    pat_end;
    pattern fun (v_2716 : Mem) (v_2713 : reg (bv 128)) => do
      v_9246 <- getRegister v_2713;
      v_9247 <- eval (extract v_9246 0 96);
      v_9248 <- evaluateAddress v_2716;
      v_9249 <- load v_9248 8;
      v_9250 <- eval (svalueMInt v_9249);
      v_9251 <- eval (Int2Float v_9250 24 8);
      v_9252 <- eval (Float2MInt v_9251 32);
      v_9253 <- eval (concat v_9247 v_9252);
      setRegister (lhs.of_reg v_2713) v_9253;
      pure ()
    pat_end
def cvtss2sd1 : instruction :=
  definst "cvtss2sd" $ do
    pattern fun (v_2726 : reg (bv 128)) (v_2727 : reg (bv 128)) => do
      v_4889 <- getRegister v_2727;
      v_4890 <- eval (extract v_4889 0 64);
      v_4891 <- getRegister v_2726;
      v_4892 <- eval (extract v_4891 96 128);
      v_4893 <- eval (MInt2Float v_4892 24 8);
      v_4894 <- eval (roundFloat v_4893 53 11);
      v_4895 <- eval (Float2MInt v_4894 64);
      v_4896 <- eval (concat v_4890 v_4895);
      setRegister (lhs.of_reg v_2727) v_4896;
      pure ()
    pat_end;
    pattern fun (v_2725 : Mem) (v_2722 : reg (bv 128)) => do
      v_9255 <- getRegister v_2722;
      v_9256 <- eval (extract v_9255 0 64);
      v_9257 <- evaluateAddress v_2725;
      v_9258 <- load v_9257 4;
      v_9259 <- eval (MInt2Float v_9258 24 8);
      v_9260 <- eval (roundFloat v_9259 53 11);
      v_9261 <- eval (Float2MInt v_9260 64);
      v_9262 <- eval (concat v_9256 v_9261);
      setRegister (lhs.of_reg v_2722) v_9262;
      pure ()
    pat_end
def cvtss2si1 : instruction :=
  definst "cvtss2si" $ do
    pattern fun (v_2735 : reg (bv 128)) (v_2738 : reg (bv 32)) => do
      v_4902 <- getRegister v_2735;
      v_4903 <- eval (extract v_4902 96 128);
      v_4904 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_4903);
      setRegister (lhs.of_reg v_2738) v_4904;
      pure ()
    pat_end;
    pattern fun (v_2744 : reg (bv 128)) (v_2747 : reg (bv 64)) => do
      v_4910 <- getRegister v_2744;
      v_4911 <- eval (extract v_4910 96 128);
      v_4912 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int64_truncate v_4911);
      setRegister (lhs.of_reg v_2747) v_4912;
      pure ()
    pat_end;
    pattern fun (v_2733 : Mem) (v_2734 : reg (bv 32)) => do
      v_9264 <- evaluateAddress v_2733;
      v_9265 <- load v_9264 4;
      v_9266 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_9265);
      setRegister (lhs.of_reg v_2734) v_9266;
      pure ()
    pat_end;
    pattern fun (v_2742 : Mem) (v_2743 : reg (bv 64)) => do
      v_9268 <- evaluateAddress v_2742;
      v_9269 <- load v_9268 4;
      v_9270 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int64_truncate v_9269);
      setRegister (lhs.of_reg v_2743) v_9270;
      pure ()
    pat_end
def cvttpd2dq1 : instruction :=
  definst "cvttpd2dq" $ do
    pattern fun (v_2753 : reg (bv 128)) (v_2754 : reg (bv 128)) => do
      v_4918 <- getRegister v_2753;
      v_4919 <- eval (extract v_4918 0 64);
      v_4920 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_4919);
      v_4921 <- eval (extract v_4918 64 128);
      v_4922 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_4921);
      v_4923 <- eval (concat v_4920 v_4922);
      v_4924 <- eval (concat (expression.bv_nat 64 0) v_4923);
      setRegister (lhs.of_reg v_2754) v_4924;
      pure ()
    pat_end;
    pattern fun (v_2752 : Mem) (v_2749 : reg (bv 128)) => do
      v_9272 <- evaluateAddress v_2752;
      v_9273 <- load v_9272 16;
      v_9274 <- eval (extract v_9273 0 64);
      v_9275 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_9274);
      v_9276 <- eval (extract v_9273 64 128);
      v_9277 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_9276);
      v_9278 <- eval (concat v_9275 v_9277);
      v_9279 <- eval (concat (expression.bv_nat 64 0) v_9278);
      setRegister (lhs.of_reg v_2749) v_9279;
      pure ()
    pat_end
def cvttps2dq1 : instruction :=
  definst "cvttps2dq" $ do
    pattern fun (v_2762 : reg (bv 128)) (v_2763 : reg (bv 128)) => do
      v_4930 <- getRegister v_2762;
      v_4931 <- eval (extract v_4930 0 32);
      v_4932 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_4931);
      v_4933 <- eval (extract v_4930 32 64);
      v_4934 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_4933);
      v_4935 <- eval (extract v_4930 64 96);
      v_4936 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_4935);
      v_4937 <- eval (extract v_4930 96 128);
      v_4938 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_4937);
      v_4939 <- eval (concat v_4936 v_4938);
      v_4940 <- eval (concat v_4934 v_4939);
      v_4941 <- eval (concat v_4932 v_4940);
      setRegister (lhs.of_reg v_2763) v_4941;
      pure ()
    pat_end;
    pattern fun (v_2761 : Mem) (v_2758 : reg (bv 128)) => do
      v_9281 <- evaluateAddress v_2761;
      v_9282 <- load v_9281 16;
      v_9283 <- eval (extract v_9282 0 32);
      v_9284 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_9283);
      v_9285 <- eval (extract v_9282 32 64);
      v_9286 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_9285);
      v_9287 <- eval (extract v_9282 64 96);
      v_9288 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_9287);
      v_9289 <- eval (extract v_9282 96 128);
      v_9290 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_9289);
      v_9291 <- eval (concat v_9288 v_9290);
      v_9292 <- eval (concat v_9286 v_9291);
      v_9293 <- eval (concat v_9284 v_9292);
      setRegister (lhs.of_reg v_2758) v_9293;
      pure ()
    pat_end
def cvttsd2si1 : instruction :=
  definst "cvttsd2si" $ do
    pattern fun (v_2771 : reg (bv 128)) (v_2774 : reg (bv 32)) => do
      v_4947 <- getRegister v_2771;
      v_4948 <- eval (extract v_4947 64 128);
      v_4949 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_4948);
      setRegister (lhs.of_reg v_2774) v_4949;
      pure ()
    pat_end;
    pattern fun (v_2780 : reg (bv 128)) (v_2783 : reg (bv 64)) => do
      v_4955 <- getRegister v_2780;
      v_4956 <- eval (extract v_4955 64 128);
      v_4957 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_truncate v_4956);
      setRegister (lhs.of_reg v_2783) v_4957;
      pure ()
    pat_end;
    pattern fun (v_2769 : Mem) (v_2770 : reg (bv 32)) => do
      v_9295 <- evaluateAddress v_2769;
      v_9296 <- load v_9295 8;
      v_9297 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_9296);
      setRegister (lhs.of_reg v_2770) v_9297;
      pure ()
    pat_end;
    pattern fun (v_2778 : Mem) (v_2779 : reg (bv 64)) => do
      v_9299 <- evaluateAddress v_2778;
      v_9300 <- load v_9299 8;
      v_9301 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_truncate v_9300);
      setRegister (lhs.of_reg v_2779) v_9301;
      pure ()
    pat_end
def cvttss2si1 : instruction :=
  definst "cvttss2si" $ do
    pattern fun (v_2789 : reg (bv 128)) (v_2792 : reg (bv 32)) => do
      v_4963 <- getRegister v_2789;
      v_4964 <- eval (extract v_4963 96 128);
      v_4965 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_4964);
      setRegister (lhs.of_reg v_2792) v_4965;
      pure ()
    pat_end;
    pattern fun (v_2798 : reg (bv 128)) (v_2801 : reg (bv 64)) => do
      v_4971 <- getRegister v_2798;
      v_4972 <- eval (extract v_4971 96 128);
      v_4973 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int64_truncate v_4972);
      setRegister (lhs.of_reg v_2801) v_4973;
      pure ()
    pat_end;
    pattern fun (v_2787 : Mem) (v_2788 : reg (bv 32)) => do
      v_9303 <- evaluateAddress v_2787;
      v_9304 <- load v_9303 4;
      v_9305 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_9304);
      setRegister (lhs.of_reg v_2788) v_9305;
      pure ()
    pat_end;
    pattern fun (v_2796 : Mem) (v_2797 : reg (bv 64)) => do
      v_9307 <- evaluateAddress v_2796;
      v_9308 <- load v_9307 4;
      v_9309 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int64_truncate v_9308);
      setRegister (lhs.of_reg v_2797) v_9309;
      pure ()
    pat_end
def cwtd1 : instruction :=
  definst "cwtd" $ do
    pattern fun => do
      v_4975 <- getRegister rdx;
      v_4976 <- eval (extract v_4975 0 48);
      v_4977 <- getRegister rax;
      v_4978 <- eval (extract v_4977 48 64);
      v_4979 <- eval (svalueMInt v_4978);
      v_4980 <- eval (mi 32 v_4979);
      v_4981 <- eval (extract v_4980 0 16);
      v_4982 <- eval (concat v_4976 v_4981);
      setRegister rdx v_4982;
      pure ()
    pat_end
def cwtl1 : instruction :=
  definst "cwtl" $ do
    pattern fun => do
      v_4984 <- getRegister rax;
      v_4985 <- eval (extract v_4984 48 64);
      v_4986 <- eval (svalueMInt v_4985);
      v_4987 <- eval (mi 32 v_4986);
      setRegister eax v_4987;
      pure ()
    pat_end
def decb1 : instruction :=
  definst "decb" $ do
    pattern fun (v_2814 : reg (bv 8)) => do
      v_4992 <- getRegister v_2814;
      v_4993 <- eval (sub v_4992 (expression.bv_nat 8 1));
      v_4994 <- eval (extract v_4993 0 1);
      v_4995 <- eval (extract v_4992 4 8);
      v_4996 <- eval (eq v_4995 (expression.bv_nat 4 0));
      v_4997 <- eval (mux v_4996 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4998 <- eval (eq v_4993 (expression.bv_nat 8 0));
      v_4999 <- eval (mux v_4998 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5000 <- eval (extract v_4993 7 8);
      v_5001 <- eval (eq v_5000 (expression.bv_nat 1 1));
      v_5002 <- eval (extract v_4993 6 7);
      v_5003 <- eval (eq v_5002 (expression.bv_nat 1 1));
      v_5004 <- eval (eq v_5001 v_5003);
      v_5005 <- eval (notBool_ v_5004);
      v_5006 <- eval (extract v_4993 5 6);
      v_5007 <- eval (eq v_5006 (expression.bv_nat 1 1));
      v_5008 <- eval (eq v_5005 v_5007);
      v_5009 <- eval (notBool_ v_5008);
      v_5010 <- eval (extract v_4993 4 5);
      v_5011 <- eval (eq v_5010 (expression.bv_nat 1 1));
      v_5012 <- eval (eq v_5009 v_5011);
      v_5013 <- eval (notBool_ v_5012);
      v_5014 <- eval (extract v_4993 3 4);
      v_5015 <- eval (eq v_5014 (expression.bv_nat 1 1));
      v_5016 <- eval (eq v_5013 v_5015);
      v_5017 <- eval (notBool_ v_5016);
      v_5018 <- eval (extract v_4993 2 3);
      v_5019 <- eval (eq v_5018 (expression.bv_nat 1 1));
      v_5020 <- eval (eq v_5017 v_5019);
      v_5021 <- eval (notBool_ v_5020);
      v_5022 <- eval (extract v_4993 1 2);
      v_5023 <- eval (eq v_5022 (expression.bv_nat 1 1));
      v_5024 <- eval (eq v_5021 v_5023);
      v_5025 <- eval (notBool_ v_5024);
      v_5026 <- eval (eq v_4994 (expression.bv_nat 1 1));
      v_5027 <- eval (eq v_5025 v_5026);
      v_5028 <- eval (notBool_ v_5027);
      v_5029 <- eval (notBool_ v_5028);
      v_5030 <- eval (mux v_5029 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5031 <- eval (extract v_4992 0 1);
      v_5032 <- eval (eq v_5031 (expression.bv_nat 1 1));
      v_5033 <- eval (extract v_4992 1 8);
      v_5034 <- eval (eq v_5033 (expression.bv_nat 7 0));
      v_5035 <- eval (bit_and v_5032 v_5034);
      v_5036 <- eval (mux v_5035 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2814) v_4993;
      setRegister of v_5036;
      setRegister pf v_5030;
      setRegister zf v_4999;
      setRegister af v_4997;
      setRegister sf v_4994;
      pure ()
    pat_end;
    pattern fun (v_2818 : reg (bv 8)) => do
      v_5043 <- getRegister v_2818;
      v_5044 <- eval (sub v_5043 (expression.bv_nat 8 1));
      v_5045 <- eval (extract v_5044 0 1);
      v_5046 <- eval (extract v_5043 4 8);
      v_5047 <- eval (eq v_5046 (expression.bv_nat 4 0));
      v_5048 <- eval (mux v_5047 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5049 <- eval (eq v_5044 (expression.bv_nat 8 0));
      v_5050 <- eval (mux v_5049 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5051 <- eval (extract v_5044 7 8);
      v_5052 <- eval (eq v_5051 (expression.bv_nat 1 1));
      v_5053 <- eval (extract v_5044 6 7);
      v_5054 <- eval (eq v_5053 (expression.bv_nat 1 1));
      v_5055 <- eval (eq v_5052 v_5054);
      v_5056 <- eval (notBool_ v_5055);
      v_5057 <- eval (extract v_5044 5 6);
      v_5058 <- eval (eq v_5057 (expression.bv_nat 1 1));
      v_5059 <- eval (eq v_5056 v_5058);
      v_5060 <- eval (notBool_ v_5059);
      v_5061 <- eval (extract v_5044 4 5);
      v_5062 <- eval (eq v_5061 (expression.bv_nat 1 1));
      v_5063 <- eval (eq v_5060 v_5062);
      v_5064 <- eval (notBool_ v_5063);
      v_5065 <- eval (extract v_5044 3 4);
      v_5066 <- eval (eq v_5065 (expression.bv_nat 1 1));
      v_5067 <- eval (eq v_5064 v_5066);
      v_5068 <- eval (notBool_ v_5067);
      v_5069 <- eval (extract v_5044 2 3);
      v_5070 <- eval (eq v_5069 (expression.bv_nat 1 1));
      v_5071 <- eval (eq v_5068 v_5070);
      v_5072 <- eval (notBool_ v_5071);
      v_5073 <- eval (extract v_5044 1 2);
      v_5074 <- eval (eq v_5073 (expression.bv_nat 1 1));
      v_5075 <- eval (eq v_5072 v_5074);
      v_5076 <- eval (notBool_ v_5075);
      v_5077 <- eval (eq v_5045 (expression.bv_nat 1 1));
      v_5078 <- eval (eq v_5076 v_5077);
      v_5079 <- eval (notBool_ v_5078);
      v_5080 <- eval (notBool_ v_5079);
      v_5081 <- eval (mux v_5080 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5082 <- eval (extract v_5043 0 1);
      v_5083 <- eval (eq v_5082 (expression.bv_nat 1 1));
      v_5084 <- eval (extract v_5043 1 8);
      v_5085 <- eval (eq v_5084 (expression.bv_nat 7 0));
      v_5086 <- eval (bit_and v_5083 v_5085);
      v_5087 <- eval (mux v_5086 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2818) v_5044;
      setRegister of v_5087;
      setRegister pf v_5081;
      setRegister zf v_5050;
      setRegister af v_5048;
      setRegister sf v_5045;
      pure ()
    pat_end;
    pattern fun (v_2811 : Mem) => do
      v_10063 <- evaluateAddress v_2811;
      v_10064 <- load v_10063 1;
      v_10065 <- eval (sub v_10064 (expression.bv_nat 8 1));
      store v_10063 v_10065 1;
      v_10067 <- eval (extract v_10065 0 1);
      v_10068 <- eval (eq v_10065 (expression.bv_nat 8 0));
      v_10069 <- eval (mux v_10068 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10070 <- eval (extract v_10064 4 8);
      v_10071 <- eval (eq v_10070 (expression.bv_nat 4 0));
      v_10072 <- eval (mux v_10071 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10073 <- eval (extract v_10065 7 8);
      v_10074 <- eval (eq v_10073 (expression.bv_nat 1 1));
      v_10075 <- eval (extract v_10065 6 7);
      v_10076 <- eval (eq v_10075 (expression.bv_nat 1 1));
      v_10077 <- eval (eq v_10074 v_10076);
      v_10078 <- eval (notBool_ v_10077);
      v_10079 <- eval (extract v_10065 5 6);
      v_10080 <- eval (eq v_10079 (expression.bv_nat 1 1));
      v_10081 <- eval (eq v_10078 v_10080);
      v_10082 <- eval (notBool_ v_10081);
      v_10083 <- eval (extract v_10065 4 5);
      v_10084 <- eval (eq v_10083 (expression.bv_nat 1 1));
      v_10085 <- eval (eq v_10082 v_10084);
      v_10086 <- eval (notBool_ v_10085);
      v_10087 <- eval (extract v_10065 3 4);
      v_10088 <- eval (eq v_10087 (expression.bv_nat 1 1));
      v_10089 <- eval (eq v_10086 v_10088);
      v_10090 <- eval (notBool_ v_10089);
      v_10091 <- eval (extract v_10065 2 3);
      v_10092 <- eval (eq v_10091 (expression.bv_nat 1 1));
      v_10093 <- eval (eq v_10090 v_10092);
      v_10094 <- eval (notBool_ v_10093);
      v_10095 <- eval (extract v_10065 1 2);
      v_10096 <- eval (eq v_10095 (expression.bv_nat 1 1));
      v_10097 <- eval (eq v_10094 v_10096);
      v_10098 <- eval (notBool_ v_10097);
      v_10099 <- eval (eq v_10067 (expression.bv_nat 1 1));
      v_10100 <- eval (eq v_10098 v_10099);
      v_10101 <- eval (notBool_ v_10100);
      v_10102 <- eval (notBool_ v_10101);
      v_10103 <- eval (mux v_10102 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10104 <- eval (extract v_10064 0 1);
      v_10105 <- eval (eq v_10104 (expression.bv_nat 1 1));
      v_10106 <- eval (extract v_10064 1 8);
      v_10107 <- eval (eq v_10106 (expression.bv_nat 7 0));
      v_10108 <- eval (bit_and v_10105 v_10107);
      v_10109 <- eval (mux v_10108 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_10109;
      setRegister pf v_10103;
      setRegister af v_10072;
      setRegister zf v_10069;
      setRegister sf v_10067;
      pure ()
    pat_end
def decl1 : instruction :=
  definst "decl" $ do
    pattern fun (v_2825 : reg (bv 32)) => do
      v_5097 <- getRegister v_2825;
      v_5098 <- eval (sub v_5097 (expression.bv_nat 32 1));
      v_5099 <- eval (extract v_5098 0 1);
      v_5100 <- eval (eq v_5098 (expression.bv_nat 32 0));
      v_5101 <- eval (mux v_5100 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5102 <- eval (extract v_5097 28 32);
      v_5103 <- eval (eq v_5102 (expression.bv_nat 4 0));
      v_5104 <- eval (mux v_5103 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5105 <- eval (extract v_5098 31 32);
      v_5106 <- eval (eq v_5105 (expression.bv_nat 1 1));
      v_5107 <- eval (extract v_5098 30 31);
      v_5108 <- eval (eq v_5107 (expression.bv_nat 1 1));
      v_5109 <- eval (eq v_5106 v_5108);
      v_5110 <- eval (notBool_ v_5109);
      v_5111 <- eval (extract v_5098 29 30);
      v_5112 <- eval (eq v_5111 (expression.bv_nat 1 1));
      v_5113 <- eval (eq v_5110 v_5112);
      v_5114 <- eval (notBool_ v_5113);
      v_5115 <- eval (extract v_5098 28 29);
      v_5116 <- eval (eq v_5115 (expression.bv_nat 1 1));
      v_5117 <- eval (eq v_5114 v_5116);
      v_5118 <- eval (notBool_ v_5117);
      v_5119 <- eval (extract v_5098 27 28);
      v_5120 <- eval (eq v_5119 (expression.bv_nat 1 1));
      v_5121 <- eval (eq v_5118 v_5120);
      v_5122 <- eval (notBool_ v_5121);
      v_5123 <- eval (extract v_5098 26 27);
      v_5124 <- eval (eq v_5123 (expression.bv_nat 1 1));
      v_5125 <- eval (eq v_5122 v_5124);
      v_5126 <- eval (notBool_ v_5125);
      v_5127 <- eval (extract v_5098 25 26);
      v_5128 <- eval (eq v_5127 (expression.bv_nat 1 1));
      v_5129 <- eval (eq v_5126 v_5128);
      v_5130 <- eval (notBool_ v_5129);
      v_5131 <- eval (extract v_5098 24 25);
      v_5132 <- eval (eq v_5131 (expression.bv_nat 1 1));
      v_5133 <- eval (eq v_5130 v_5132);
      v_5134 <- eval (notBool_ v_5133);
      v_5135 <- eval (notBool_ v_5134);
      v_5136 <- eval (mux v_5135 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5137 <- eval (extract v_5097 0 1);
      v_5138 <- eval (eq v_5137 (expression.bv_nat 1 1));
      v_5139 <- eval (extract v_5097 1 32);
      v_5140 <- eval (eq v_5139 (expression.bv_nat 31 0));
      v_5141 <- eval (bit_and v_5138 v_5140);
      v_5142 <- eval (mux v_5141 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2825) v_5098;
      setRegister of v_5142;
      setRegister pf v_5136;
      setRegister af v_5104;
      setRegister zf v_5101;
      setRegister sf v_5099;
      pure ()
    pat_end;
    pattern fun (v_2822 : Mem) => do
      v_10115 <- evaluateAddress v_2822;
      v_10116 <- load v_10115 4;
      v_10117 <- eval (sub v_10116 (expression.bv_nat 32 1));
      store v_10115 v_10117 4;
      v_10119 <- eval (extract v_10117 0 1);
      v_10120 <- eval (eq v_10117 (expression.bv_nat 32 0));
      v_10121 <- eval (mux v_10120 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10122 <- eval (extract v_10116 28 32);
      v_10123 <- eval (eq v_10122 (expression.bv_nat 4 0));
      v_10124 <- eval (mux v_10123 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10125 <- eval (extract v_10117 31 32);
      v_10126 <- eval (eq v_10125 (expression.bv_nat 1 1));
      v_10127 <- eval (extract v_10117 30 31);
      v_10128 <- eval (eq v_10127 (expression.bv_nat 1 1));
      v_10129 <- eval (eq v_10126 v_10128);
      v_10130 <- eval (notBool_ v_10129);
      v_10131 <- eval (extract v_10117 29 30);
      v_10132 <- eval (eq v_10131 (expression.bv_nat 1 1));
      v_10133 <- eval (eq v_10130 v_10132);
      v_10134 <- eval (notBool_ v_10133);
      v_10135 <- eval (extract v_10117 28 29);
      v_10136 <- eval (eq v_10135 (expression.bv_nat 1 1));
      v_10137 <- eval (eq v_10134 v_10136);
      v_10138 <- eval (notBool_ v_10137);
      v_10139 <- eval (extract v_10117 27 28);
      v_10140 <- eval (eq v_10139 (expression.bv_nat 1 1));
      v_10141 <- eval (eq v_10138 v_10140);
      v_10142 <- eval (notBool_ v_10141);
      v_10143 <- eval (extract v_10117 26 27);
      v_10144 <- eval (eq v_10143 (expression.bv_nat 1 1));
      v_10145 <- eval (eq v_10142 v_10144);
      v_10146 <- eval (notBool_ v_10145);
      v_10147 <- eval (extract v_10117 25 26);
      v_10148 <- eval (eq v_10147 (expression.bv_nat 1 1));
      v_10149 <- eval (eq v_10146 v_10148);
      v_10150 <- eval (notBool_ v_10149);
      v_10151 <- eval (extract v_10117 24 25);
      v_10152 <- eval (eq v_10151 (expression.bv_nat 1 1));
      v_10153 <- eval (eq v_10150 v_10152);
      v_10154 <- eval (notBool_ v_10153);
      v_10155 <- eval (notBool_ v_10154);
      v_10156 <- eval (mux v_10155 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10157 <- eval (extract v_10116 0 1);
      v_10158 <- eval (eq v_10157 (expression.bv_nat 1 1));
      v_10159 <- eval (extract v_10116 1 32);
      v_10160 <- eval (eq v_10159 (expression.bv_nat 31 0));
      v_10161 <- eval (bit_and v_10158 v_10160);
      v_10162 <- eval (mux v_10161 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_10162;
      setRegister pf v_10156;
      setRegister af v_10124;
      setRegister zf v_10121;
      setRegister sf v_10119;
      pure ()
    pat_end
def decq1 : instruction :=
  definst "decq" $ do
    pattern fun (v_2832 : reg (bv 64)) => do
      v_5152 <- getRegister v_2832;
      v_5153 <- eval (sub v_5152 (expression.bv_nat 64 1));
      v_5154 <- eval (extract v_5153 0 1);
      v_5155 <- eval (eq v_5153 (expression.bv_nat 64 0));
      v_5156 <- eval (mux v_5155 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5157 <- eval (extract v_5152 60 64);
      v_5158 <- eval (eq v_5157 (expression.bv_nat 4 0));
      v_5159 <- eval (mux v_5158 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5160 <- eval (extract v_5153 63 64);
      v_5161 <- eval (eq v_5160 (expression.bv_nat 1 1));
      v_5162 <- eval (extract v_5153 62 63);
      v_5163 <- eval (eq v_5162 (expression.bv_nat 1 1));
      v_5164 <- eval (eq v_5161 v_5163);
      v_5165 <- eval (notBool_ v_5164);
      v_5166 <- eval (extract v_5153 61 62);
      v_5167 <- eval (eq v_5166 (expression.bv_nat 1 1));
      v_5168 <- eval (eq v_5165 v_5167);
      v_5169 <- eval (notBool_ v_5168);
      v_5170 <- eval (extract v_5153 60 61);
      v_5171 <- eval (eq v_5170 (expression.bv_nat 1 1));
      v_5172 <- eval (eq v_5169 v_5171);
      v_5173 <- eval (notBool_ v_5172);
      v_5174 <- eval (extract v_5153 59 60);
      v_5175 <- eval (eq v_5174 (expression.bv_nat 1 1));
      v_5176 <- eval (eq v_5173 v_5175);
      v_5177 <- eval (notBool_ v_5176);
      v_5178 <- eval (extract v_5153 58 59);
      v_5179 <- eval (eq v_5178 (expression.bv_nat 1 1));
      v_5180 <- eval (eq v_5177 v_5179);
      v_5181 <- eval (notBool_ v_5180);
      v_5182 <- eval (extract v_5153 57 58);
      v_5183 <- eval (eq v_5182 (expression.bv_nat 1 1));
      v_5184 <- eval (eq v_5181 v_5183);
      v_5185 <- eval (notBool_ v_5184);
      v_5186 <- eval (extract v_5153 56 57);
      v_5187 <- eval (eq v_5186 (expression.bv_nat 1 1));
      v_5188 <- eval (eq v_5185 v_5187);
      v_5189 <- eval (notBool_ v_5188);
      v_5190 <- eval (notBool_ v_5189);
      v_5191 <- eval (mux v_5190 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5192 <- eval (extract v_5152 0 1);
      v_5193 <- eval (eq v_5192 (expression.bv_nat 1 1));
      v_5194 <- eval (extract v_5152 1 64);
      v_5195 <- eval (eq v_5194 (expression.bv_nat 63 0));
      v_5196 <- eval (bit_and v_5193 v_5195);
      v_5197 <- eval (mux v_5196 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2832) v_5153;
      setRegister of v_5197;
      setRegister pf v_5191;
      setRegister af v_5159;
      setRegister zf v_5156;
      setRegister sf v_5154;
      pure ()
    pat_end;
    pattern fun (v_2829 : Mem) => do
      v_10168 <- evaluateAddress v_2829;
      v_10169 <- load v_10168 8;
      v_10170 <- eval (sub v_10169 (expression.bv_nat 64 1));
      store v_10168 v_10170 8;
      v_10172 <- eval (extract v_10170 0 1);
      v_10173 <- eval (eq v_10170 (expression.bv_nat 64 0));
      v_10174 <- eval (mux v_10173 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10175 <- eval (extract v_10169 60 64);
      v_10176 <- eval (eq v_10175 (expression.bv_nat 4 0));
      v_10177 <- eval (mux v_10176 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10178 <- eval (extract v_10170 63 64);
      v_10179 <- eval (eq v_10178 (expression.bv_nat 1 1));
      v_10180 <- eval (extract v_10170 62 63);
      v_10181 <- eval (eq v_10180 (expression.bv_nat 1 1));
      v_10182 <- eval (eq v_10179 v_10181);
      v_10183 <- eval (notBool_ v_10182);
      v_10184 <- eval (extract v_10170 61 62);
      v_10185 <- eval (eq v_10184 (expression.bv_nat 1 1));
      v_10186 <- eval (eq v_10183 v_10185);
      v_10187 <- eval (notBool_ v_10186);
      v_10188 <- eval (extract v_10170 60 61);
      v_10189 <- eval (eq v_10188 (expression.bv_nat 1 1));
      v_10190 <- eval (eq v_10187 v_10189);
      v_10191 <- eval (notBool_ v_10190);
      v_10192 <- eval (extract v_10170 59 60);
      v_10193 <- eval (eq v_10192 (expression.bv_nat 1 1));
      v_10194 <- eval (eq v_10191 v_10193);
      v_10195 <- eval (notBool_ v_10194);
      v_10196 <- eval (extract v_10170 58 59);
      v_10197 <- eval (eq v_10196 (expression.bv_nat 1 1));
      v_10198 <- eval (eq v_10195 v_10197);
      v_10199 <- eval (notBool_ v_10198);
      v_10200 <- eval (extract v_10170 57 58);
      v_10201 <- eval (eq v_10200 (expression.bv_nat 1 1));
      v_10202 <- eval (eq v_10199 v_10201);
      v_10203 <- eval (notBool_ v_10202);
      v_10204 <- eval (extract v_10170 56 57);
      v_10205 <- eval (eq v_10204 (expression.bv_nat 1 1));
      v_10206 <- eval (eq v_10203 v_10205);
      v_10207 <- eval (notBool_ v_10206);
      v_10208 <- eval (notBool_ v_10207);
      v_10209 <- eval (mux v_10208 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10210 <- eval (extract v_10169 0 1);
      v_10211 <- eval (eq v_10210 (expression.bv_nat 1 1));
      v_10212 <- eval (extract v_10169 1 64);
      v_10213 <- eval (eq v_10212 (expression.bv_nat 63 0));
      v_10214 <- eval (bit_and v_10211 v_10213);
      v_10215 <- eval (mux v_10214 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_10215;
      setRegister pf v_10209;
      setRegister af v_10177;
      setRegister zf v_10174;
      setRegister sf v_10172;
      pure ()
    pat_end
def decw1 : instruction :=
  definst "decw" $ do
    pattern fun (v_2839 : reg (bv 16)) => do
      v_5207 <- getRegister v_2839;
      v_5208 <- eval (sub v_5207 (expression.bv_nat 16 1));
      v_5209 <- eval (extract v_5208 0 1);
      v_5210 <- eval (eq v_5208 (expression.bv_nat 16 0));
      v_5211 <- eval (mux v_5210 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5212 <- eval (extract v_5207 12 16);
      v_5213 <- eval (eq v_5212 (expression.bv_nat 4 0));
      v_5214 <- eval (mux v_5213 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5215 <- eval (extract v_5208 15 16);
      v_5216 <- eval (eq v_5215 (expression.bv_nat 1 1));
      v_5217 <- eval (extract v_5208 14 15);
      v_5218 <- eval (eq v_5217 (expression.bv_nat 1 1));
      v_5219 <- eval (eq v_5216 v_5218);
      v_5220 <- eval (notBool_ v_5219);
      v_5221 <- eval (extract v_5208 13 14);
      v_5222 <- eval (eq v_5221 (expression.bv_nat 1 1));
      v_5223 <- eval (eq v_5220 v_5222);
      v_5224 <- eval (notBool_ v_5223);
      v_5225 <- eval (extract v_5208 12 13);
      v_5226 <- eval (eq v_5225 (expression.bv_nat 1 1));
      v_5227 <- eval (eq v_5224 v_5226);
      v_5228 <- eval (notBool_ v_5227);
      v_5229 <- eval (extract v_5208 11 12);
      v_5230 <- eval (eq v_5229 (expression.bv_nat 1 1));
      v_5231 <- eval (eq v_5228 v_5230);
      v_5232 <- eval (notBool_ v_5231);
      v_5233 <- eval (extract v_5208 10 11);
      v_5234 <- eval (eq v_5233 (expression.bv_nat 1 1));
      v_5235 <- eval (eq v_5232 v_5234);
      v_5236 <- eval (notBool_ v_5235);
      v_5237 <- eval (extract v_5208 9 10);
      v_5238 <- eval (eq v_5237 (expression.bv_nat 1 1));
      v_5239 <- eval (eq v_5236 v_5238);
      v_5240 <- eval (notBool_ v_5239);
      v_5241 <- eval (extract v_5208 8 9);
      v_5242 <- eval (eq v_5241 (expression.bv_nat 1 1));
      v_5243 <- eval (eq v_5240 v_5242);
      v_5244 <- eval (notBool_ v_5243);
      v_5245 <- eval (notBool_ v_5244);
      v_5246 <- eval (mux v_5245 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5247 <- eval (extract v_5207 0 1);
      v_5248 <- eval (eq v_5247 (expression.bv_nat 1 1));
      v_5249 <- eval (extract v_5207 1 16);
      v_5250 <- eval (eq v_5249 (expression.bv_nat 15 0));
      v_5251 <- eval (bit_and v_5248 v_5250);
      v_5252 <- eval (mux v_5251 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2839) v_5208;
      setRegister of v_5252;
      setRegister pf v_5246;
      setRegister af v_5214;
      setRegister zf v_5211;
      setRegister sf v_5209;
      pure ()
    pat_end;
    pattern fun (v_2836 : Mem) => do
      v_10221 <- evaluateAddress v_2836;
      v_10222 <- load v_10221 2;
      v_10223 <- eval (sub v_10222 (expression.bv_nat 16 1));
      store v_10221 v_10223 2;
      v_10225 <- eval (extract v_10223 0 1);
      v_10226 <- eval (eq v_10223 (expression.bv_nat 16 0));
      v_10227 <- eval (mux v_10226 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10228 <- eval (extract v_10222 12 16);
      v_10229 <- eval (eq v_10228 (expression.bv_nat 4 0));
      v_10230 <- eval (mux v_10229 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10231 <- eval (extract v_10223 15 16);
      v_10232 <- eval (eq v_10231 (expression.bv_nat 1 1));
      v_10233 <- eval (extract v_10223 14 15);
      v_10234 <- eval (eq v_10233 (expression.bv_nat 1 1));
      v_10235 <- eval (eq v_10232 v_10234);
      v_10236 <- eval (notBool_ v_10235);
      v_10237 <- eval (extract v_10223 13 14);
      v_10238 <- eval (eq v_10237 (expression.bv_nat 1 1));
      v_10239 <- eval (eq v_10236 v_10238);
      v_10240 <- eval (notBool_ v_10239);
      v_10241 <- eval (extract v_10223 12 13);
      v_10242 <- eval (eq v_10241 (expression.bv_nat 1 1));
      v_10243 <- eval (eq v_10240 v_10242);
      v_10244 <- eval (notBool_ v_10243);
      v_10245 <- eval (extract v_10223 11 12);
      v_10246 <- eval (eq v_10245 (expression.bv_nat 1 1));
      v_10247 <- eval (eq v_10244 v_10246);
      v_10248 <- eval (notBool_ v_10247);
      v_10249 <- eval (extract v_10223 10 11);
      v_10250 <- eval (eq v_10249 (expression.bv_nat 1 1));
      v_10251 <- eval (eq v_10248 v_10250);
      v_10252 <- eval (notBool_ v_10251);
      v_10253 <- eval (extract v_10223 9 10);
      v_10254 <- eval (eq v_10253 (expression.bv_nat 1 1));
      v_10255 <- eval (eq v_10252 v_10254);
      v_10256 <- eval (notBool_ v_10255);
      v_10257 <- eval (extract v_10223 8 9);
      v_10258 <- eval (eq v_10257 (expression.bv_nat 1 1));
      v_10259 <- eval (eq v_10256 v_10258);
      v_10260 <- eval (notBool_ v_10259);
      v_10261 <- eval (notBool_ v_10260);
      v_10262 <- eval (mux v_10261 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10263 <- eval (extract v_10222 0 1);
      v_10264 <- eval (eq v_10263 (expression.bv_nat 1 1));
      v_10265 <- eval (extract v_10222 1 16);
      v_10266 <- eval (eq v_10265 (expression.bv_nat 15 0));
      v_10267 <- eval (bit_and v_10264 v_10266);
      v_10268 <- eval (mux v_10267 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_10268;
      setRegister pf v_10262;
      setRegister af v_10230;
      setRegister zf v_10227;
      setRegister sf v_10225;
      pure ()
    pat_end
def divb1 : instruction :=
  definst "divb" $ do
    pattern fun (v_2846 : reg (bv 8)) => do
      v_5262 <- getRegister rax;
      v_5263 <- eval (extract v_5262 0 48);
      v_5264 <- eval (extract v_5262 48 64);
      v_5265 <- getRegister v_2846;
      v_5266 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_remainder_int8 v_5264 v_5265);
      v_5267 <- eval (concat v_5263 v_5266);
      v_5268 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_quotient_int8 v_5264 v_5265);
      v_5269 <- eval (concat v_5267 v_5268);
      setRegister rax v_5269;
      setRegister of undef;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end;
    pattern fun (v_2850 : reg (bv 8)) => do
      v_5277 <- getRegister rax;
      v_5278 <- eval (extract v_5277 0 48);
      v_5279 <- eval (extract v_5277 48 64);
      v_5280 <- getRegister v_2850;
      v_5281 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_remainder_int8 v_5279 v_5280);
      v_5282 <- eval (concat v_5278 v_5281);
      v_5283 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_quotient_int8 v_5279 v_5280);
      v_5284 <- eval (concat v_5282 v_5283);
      setRegister rax v_5284;
      setRegister of undef;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end;
    pattern fun (v_2843 : Mem) => do
      v_9315 <- getRegister rax;
      v_9316 <- eval (extract v_9315 0 48);
      v_9317 <- eval (extract v_9315 48 64);
      v_9318 <- evaluateAddress v_2843;
      v_9319 <- load v_9318 1;
      v_9320 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_remainder_int8 v_9317 v_9319);
      v_9321 <- eval (concat v_9316 v_9320);
      v_9322 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_quotient_int8 v_9317 v_9319);
      v_9323 <- eval (concat v_9321 v_9322);
      setRegister rax v_9323;
      setRegister of undef;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end
def divl1 : instruction :=
  definst "divl" $ do
    pattern fun (v_2857 : reg (bv 32)) => do
      v_5295 <- getRegister rdx;
      v_5296 <- eval (extract v_5295 32 64);
      v_5297 <- getRegister rax;
      v_5298 <- eval (extract v_5297 32 64);
      v_5299 <- eval (concat v_5296 v_5298);
      v_5300 <- getRegister v_2857;
      v_5301 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_quotient_int32 v_5299 v_5300);
      v_5302 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_remainder_int32 v_5299 v_5300);
      setRegister edx v_5302;
      setRegister eax v_5301;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end;
    pattern fun (v_2854 : Mem) => do
      v_9331 <- getRegister rdx;
      v_9332 <- eval (extract v_9331 32 64);
      v_9333 <- getRegister rax;
      v_9334 <- eval (extract v_9333 32 64);
      v_9335 <- eval (concat v_9332 v_9334);
      v_9336 <- evaluateAddress v_2854;
      v_9337 <- load v_9336 4;
      v_9338 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_quotient_int32 v_9335 v_9337);
      v_9339 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_remainder_int32 v_9335 v_9337);
      setRegister edx v_9339;
      setRegister eax v_9338;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end
def divpd1 : instruction :=
  definst "divpd" $ do
    pattern fun (v_2863 : reg (bv 128)) (v_2864 : reg (bv 128)) => do
      v_5315 <- getRegister v_2864;
      v_5316 <- eval (extract v_5315 0 64);
      v_5317 <- eval (MInt2Float v_5316 53 11);
      v_5318 <- getRegister v_2863;
      v_5319 <- eval (extract v_5318 0 64);
      v_5320 <- eval (MInt2Float v_5319 53 11);
      v_5321 <- eval (_/Float__FLOAT v_5317 v_5320);
      v_5322 <- eval (Float2MInt v_5321 64);
      v_5323 <- eval (extract v_5315 64 128);
      v_5324 <- eval (MInt2Float v_5323 53 11);
      v_5325 <- eval (extract v_5318 64 128);
      v_5326 <- eval (MInt2Float v_5325 53 11);
      v_5327 <- eval (_/Float__FLOAT v_5324 v_5326);
      v_5328 <- eval (Float2MInt v_5327 64);
      v_5329 <- eval (concat v_5322 v_5328);
      setRegister (lhs.of_reg v_2864) v_5329;
      pure ()
    pat_end;
    pattern fun (v_2862 : Mem) (v_2859 : reg (bv 128)) => do
      v_9348 <- getRegister v_2859;
      v_9349 <- eval (extract v_9348 0 64);
      v_9350 <- eval (MInt2Float v_9349 53 11);
      v_9351 <- evaluateAddress v_2862;
      v_9352 <- load v_9351 16;
      v_9353 <- eval (extract v_9352 0 64);
      v_9354 <- eval (MInt2Float v_9353 53 11);
      v_9355 <- eval (_/Float__FLOAT v_9350 v_9354);
      v_9356 <- eval (Float2MInt v_9355 64);
      v_9357 <- eval (extract v_9348 64 128);
      v_9358 <- eval (MInt2Float v_9357 53 11);
      v_9359 <- eval (extract v_9352 64 128);
      v_9360 <- eval (MInt2Float v_9359 53 11);
      v_9361 <- eval (_/Float__FLOAT v_9358 v_9360);
      v_9362 <- eval (Float2MInt v_9361 64);
      v_9363 <- eval (concat v_9356 v_9362);
      setRegister (lhs.of_reg v_2859) v_9363;
      pure ()
    pat_end
def divps1 : instruction :=
  definst "divps" $ do
    pattern fun (v_2872 : reg (bv 128)) (v_2873 : reg (bv 128)) => do
      v_5335 <- getRegister v_2873;
      v_5336 <- eval (extract v_5335 0 32);
      v_5337 <- eval (MInt2Float v_5336 24 8);
      v_5338 <- getRegister v_2872;
      v_5339 <- eval (extract v_5338 0 32);
      v_5340 <- eval (MInt2Float v_5339 24 8);
      v_5341 <- eval (_/Float__FLOAT v_5337 v_5340);
      v_5342 <- eval (Float2MInt v_5341 32);
      v_5343 <- eval (extract v_5335 32 64);
      v_5344 <- eval (MInt2Float v_5343 24 8);
      v_5345 <- eval (extract v_5338 32 64);
      v_5346 <- eval (MInt2Float v_5345 24 8);
      v_5347 <- eval (_/Float__FLOAT v_5344 v_5346);
      v_5348 <- eval (Float2MInt v_5347 32);
      v_5349 <- eval (extract v_5335 64 96);
      v_5350 <- eval (MInt2Float v_5349 24 8);
      v_5351 <- eval (extract v_5338 64 96);
      v_5352 <- eval (MInt2Float v_5351 24 8);
      v_5353 <- eval (_/Float__FLOAT v_5350 v_5352);
      v_5354 <- eval (Float2MInt v_5353 32);
      v_5355 <- eval (extract v_5335 96 128);
      v_5356 <- eval (MInt2Float v_5355 24 8);
      v_5357 <- eval (extract v_5338 96 128);
      v_5358 <- eval (MInt2Float v_5357 24 8);
      v_5359 <- eval (_/Float__FLOAT v_5356 v_5358);
      v_5360 <- eval (Float2MInt v_5359 32);
      v_5361 <- eval (concat v_5354 v_5360);
      v_5362 <- eval (concat v_5348 v_5361);
      v_5363 <- eval (concat v_5342 v_5362);
      setRegister (lhs.of_reg v_2873) v_5363;
      pure ()
    pat_end;
    pattern fun (v_2871 : Mem) (v_2868 : reg (bv 128)) => do
      v_9365 <- getRegister v_2868;
      v_9366 <- eval (extract v_9365 0 32);
      v_9367 <- eval (MInt2Float v_9366 24 8);
      v_9368 <- evaluateAddress v_2871;
      v_9369 <- load v_9368 16;
      v_9370 <- eval (extract v_9369 0 32);
      v_9371 <- eval (MInt2Float v_9370 24 8);
      v_9372 <- eval (_/Float__FLOAT v_9367 v_9371);
      v_9373 <- eval (Float2MInt v_9372 32);
      v_9374 <- eval (extract v_9365 32 64);
      v_9375 <- eval (MInt2Float v_9374 24 8);
      v_9376 <- eval (extract v_9369 32 64);
      v_9377 <- eval (MInt2Float v_9376 24 8);
      v_9378 <- eval (_/Float__FLOAT v_9375 v_9377);
      v_9379 <- eval (Float2MInt v_9378 32);
      v_9380 <- eval (extract v_9365 64 96);
      v_9381 <- eval (MInt2Float v_9380 24 8);
      v_9382 <- eval (extract v_9369 64 96);
      v_9383 <- eval (MInt2Float v_9382 24 8);
      v_9384 <- eval (_/Float__FLOAT v_9381 v_9383);
      v_9385 <- eval (Float2MInt v_9384 32);
      v_9386 <- eval (extract v_9365 96 128);
      v_9387 <- eval (MInt2Float v_9386 24 8);
      v_9388 <- eval (extract v_9369 96 128);
      v_9389 <- eval (MInt2Float v_9388 24 8);
      v_9390 <- eval (_/Float__FLOAT v_9387 v_9389);
      v_9391 <- eval (Float2MInt v_9390 32);
      v_9392 <- eval (concat v_9385 v_9391);
      v_9393 <- eval (concat v_9379 v_9392);
      v_9394 <- eval (concat v_9373 v_9393);
      setRegister (lhs.of_reg v_2868) v_9394;
      pure ()
    pat_end
def divq1 : instruction :=
  definst "divq" $ do
    pattern fun (v_2882 : reg (bv 64)) => do
      v_5368 <- getRegister rdx;
      v_5369 <- getRegister rax;
      v_5370 <- eval (concat v_5368 v_5369);
      v_5371 <- getRegister v_2882;
      v_5372 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_quotient_int64 v_5370 v_5371);
      v_5373 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_remainder_int64 v_5370 v_5371);
      setRegister rdx v_5373;
      setRegister rax v_5372;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end;
    pattern fun (v_2879 : Mem) => do
      v_9396 <- getRegister rdx;
      v_9397 <- getRegister rax;
      v_9398 <- eval (concat v_9396 v_9397);
      v_9399 <- evaluateAddress v_2879;
      v_9400 <- load v_9399 8;
      v_9401 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_quotient_int64 v_9398 v_9400);
      v_9402 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_remainder_int64 v_9398 v_9400);
      setRegister rdx v_9402;
      setRegister rax v_9401;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end
def divsd1 : instruction :=
  definst "divsd" $ do
    pattern fun (v_2888 : reg (bv 128)) (v_2889 : reg (bv 128)) => do
      v_5386 <- getRegister v_2889;
      v_5387 <- eval (extract v_5386 0 64);
      v_5388 <- eval (extract v_5386 64 128);
      v_5389 <- eval (MInt2Float v_5388 53 11);
      v_5390 <- getRegister v_2888;
      v_5391 <- eval (extract v_5390 64 128);
      v_5392 <- eval (MInt2Float v_5391 53 11);
      v_5393 <- eval (_/Float__FLOAT v_5389 v_5392);
      v_5394 <- eval (Float2MInt v_5393 64);
      v_5395 <- eval (concat v_5387 v_5394);
      setRegister (lhs.of_reg v_2889) v_5395;
      pure ()
    pat_end;
    pattern fun (v_2887 : Mem) (v_2884 : reg (bv 128)) => do
      v_9411 <- getRegister v_2884;
      v_9412 <- eval (extract v_9411 0 64);
      v_9413 <- eval (extract v_9411 64 128);
      v_9414 <- eval (MInt2Float v_9413 53 11);
      v_9415 <- evaluateAddress v_2887;
      v_9416 <- load v_9415 8;
      v_9417 <- eval (MInt2Float v_9416 53 11);
      v_9418 <- eval (_/Float__FLOAT v_9414 v_9417);
      v_9419 <- eval (Float2MInt v_9418 64);
      v_9420 <- eval (concat v_9412 v_9419);
      setRegister (lhs.of_reg v_2884) v_9420;
      pure ()
    pat_end
def divss1 : instruction :=
  definst "divss" $ do
    pattern fun (v_2897 : reg (bv 128)) (v_2898 : reg (bv 128)) => do
      v_5401 <- getRegister v_2898;
      v_5402 <- eval (extract v_5401 0 96);
      v_5403 <- eval (extract v_5401 96 128);
      v_5404 <- eval (MInt2Float v_5403 24 8);
      v_5405 <- getRegister v_2897;
      v_5406 <- eval (extract v_5405 96 128);
      v_5407 <- eval (MInt2Float v_5406 24 8);
      v_5408 <- eval (_/Float__FLOAT v_5404 v_5407);
      v_5409 <- eval (Float2MInt v_5408 32);
      v_5410 <- eval (concat v_5402 v_5409);
      setRegister (lhs.of_reg v_2898) v_5410;
      pure ()
    pat_end;
    pattern fun (v_2896 : Mem) (v_2893 : reg (bv 128)) => do
      v_9422 <- getRegister v_2893;
      v_9423 <- eval (extract v_9422 0 96);
      v_9424 <- eval (extract v_9422 96 128);
      v_9425 <- eval (MInt2Float v_9424 24 8);
      v_9426 <- evaluateAddress v_2896;
      v_9427 <- load v_9426 4;
      v_9428 <- eval (MInt2Float v_9427 24 8);
      v_9429 <- eval (_/Float__FLOAT v_9425 v_9428);
      v_9430 <- eval (Float2MInt v_9429 32);
      v_9431 <- eval (concat v_9423 v_9430);
      setRegister (lhs.of_reg v_2893) v_9431;
      pure ()
    pat_end
def divw1 : instruction :=
  definst "divw" $ do
    pattern fun (v_2907 : reg (bv 16)) => do
      v_5415 <- getRegister rax;
      v_5416 <- eval (extract v_5415 0 48);
      v_5417 <- getRegister rdx;
      v_5418 <- eval (extract v_5417 48 64);
      v_5419 <- eval (extract v_5415 48 64);
      v_5420 <- eval (concat v_5418 v_5419);
      v_5421 <- getRegister v_2907;
      v_5422 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_quotient_int16 v_5420 v_5421);
      v_5423 <- eval (concat v_5416 v_5422);
      v_5424 <- eval (extract v_5417 0 48);
      v_5425 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_remainder_int16 v_5420 v_5421);
      v_5426 <- eval (concat v_5424 v_5425);
      setRegister rdx v_5426;
      setRegister rax v_5423;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end;
    pattern fun (v_2904 : Mem) => do
      v_9433 <- getRegister rax;
      v_9434 <- eval (extract v_9433 0 48);
      v_9435 <- getRegister rdx;
      v_9436 <- eval (extract v_9435 48 64);
      v_9437 <- eval (extract v_9433 48 64);
      v_9438 <- eval (concat v_9436 v_9437);
      v_9439 <- evaluateAddress v_2904;
      v_9440 <- load v_9439 2;
      v_9441 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_quotient_int16 v_9438 v_9440);
      v_9442 <- eval (concat v_9434 v_9441);
      v_9443 <- eval (extract v_9435 0 48);
      v_9444 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_remainder_int16 v_9438 v_9440);
      v_9445 <- eval (concat v_9443 v_9444);
      setRegister rdx v_9445;
      setRegister rax v_9442;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end
def dppd1 : instruction :=
  definst "dppd" $ do
    pattern fun (v_2918 : imm int) (v_2914 : reg (bv 128)) (v_2915 : reg (bv 128)) => do
      v_5440 <- eval (handleImmediateWithSignExtend v_2918 8 8);
      v_5441 <- eval (extract v_5440 6 7);
      v_5442 <- eval (eq v_5441 (expression.bv_nat 1 1));
      v_5443 <- eval (extract v_5440 3 4);
      v_5444 <- eval (eq v_5443 (expression.bv_nat 1 1));
      v_5445 <- getRegister v_2915;
      v_5446 <- eval (extract v_5445 64 128);
      v_5447 <- eval (MInt2Float v_5446 53 11);
      v_5448 <- getRegister v_2914;
      v_5449 <- eval (extract v_5448 64 128);
      v_5450 <- eval (MInt2Float v_5449 53 11);
      v_5451 <- eval (_*Float__FLOAT v_5447 v_5450);
      v_5452 <- eval (Float2MInt v_5451 64);
      v_5453 <- eval (mux v_5444 v_5452 (expression.bv_nat 64 0));
      v_5454 <- eval (MInt2Float v_5453 53 11);
      v_5455 <- eval (extract v_5440 2 3);
      v_5456 <- eval (eq v_5455 (expression.bv_nat 1 1));
      v_5457 <- eval (extract v_5445 0 64);
      v_5458 <- eval (MInt2Float v_5457 53 11);
      v_5459 <- eval (extract v_5448 0 64);
      v_5460 <- eval (MInt2Float v_5459 53 11);
      v_5461 <- eval (_*Float__FLOAT v_5458 v_5460);
      v_5462 <- eval (Float2MInt v_5461 64);
      v_5463 <- eval (mux v_5456 v_5462 (expression.bv_nat 64 0));
      v_5464 <- eval (MInt2Float v_5463 53 11);
      v_5465 <- eval (_+Float__FLOAT v_5454 v_5464);
      v_5466 <- eval (Float2MInt v_5465 64);
      v_5467 <- eval (mux v_5442 v_5466 (expression.bv_nat 64 0));
      v_5468 <- eval (extract v_5440 7 8);
      v_5469 <- eval (eq v_5468 (expression.bv_nat 1 1));
      v_5470 <- eval (mux v_5469 v_5466 (expression.bv_nat 64 0));
      v_5471 <- eval (concat v_5467 v_5470);
      setRegister (lhs.of_reg v_2915) v_5471;
      pure ()
    pat_end;
    pattern fun (v_2913 : imm int) (v_2912 : Mem) (v_2909 : reg (bv 128)) => do
      v_9454 <- eval (handleImmediateWithSignExtend v_2913 8 8);
      v_9455 <- eval (extract v_9454 6 7);
      v_9456 <- eval (eq v_9455 (expression.bv_nat 1 1));
      v_9457 <- eval (extract v_9454 3 4);
      v_9458 <- eval (eq v_9457 (expression.bv_nat 1 1));
      v_9459 <- getRegister v_2909;
      v_9460 <- eval (extract v_9459 64 128);
      v_9461 <- eval (MInt2Float v_9460 53 11);
      v_9462 <- evaluateAddress v_2912;
      v_9463 <- load v_9462 16;
      v_9464 <- eval (extract v_9463 64 128);
      v_9465 <- eval (MInt2Float v_9464 53 11);
      v_9466 <- eval (_*Float__FLOAT v_9461 v_9465);
      v_9467 <- eval (Float2MInt v_9466 64);
      v_9468 <- eval (mux v_9458 v_9467 (expression.bv_nat 64 0));
      v_9469 <- eval (MInt2Float v_9468 53 11);
      v_9470 <- eval (extract v_9454 2 3);
      v_9471 <- eval (eq v_9470 (expression.bv_nat 1 1));
      v_9472 <- eval (extract v_9459 0 64);
      v_9473 <- eval (MInt2Float v_9472 53 11);
      v_9474 <- eval (extract v_9463 0 64);
      v_9475 <- eval (MInt2Float v_9474 53 11);
      v_9476 <- eval (_*Float__FLOAT v_9473 v_9475);
      v_9477 <- eval (Float2MInt v_9476 64);
      v_9478 <- eval (mux v_9471 v_9477 (expression.bv_nat 64 0));
      v_9479 <- eval (MInt2Float v_9478 53 11);
      v_9480 <- eval (_+Float__FLOAT v_9469 v_9479);
      v_9481 <- eval (Float2MInt v_9480 64);
      v_9482 <- eval (mux v_9456 v_9481 (expression.bv_nat 64 0));
      v_9483 <- eval (extract v_9454 7 8);
      v_9484 <- eval (eq v_9483 (expression.bv_nat 1 1));
      v_9485 <- eval (mux v_9484 v_9481 (expression.bv_nat 64 0));
      v_9486 <- eval (concat v_9482 v_9485);
      setRegister (lhs.of_reg v_2909) v_9486;
      pure ()
    pat_end
def dpps1 : instruction :=
  definst "dpps" $ do
    pattern fun (v_2929 : imm int) (v_2925 : reg (bv 128)) (v_2926 : reg (bv 128)) => do
      v_5478 <- eval (handleImmediateWithSignExtend v_2929 8 8);
      v_5479 <- eval (extract v_5478 4 5);
      v_5480 <- eval (eq v_5479 (expression.bv_nat 1 1));
      v_5481 <- eval (extract v_5478 3 4);
      v_5482 <- eval (eq v_5481 (expression.bv_nat 1 1));
      v_5483 <- getRegister v_2926;
      v_5484 <- eval (extract v_5483 96 128);
      v_5485 <- eval (MInt2Float v_5484 24 8);
      v_5486 <- getRegister v_2925;
      v_5487 <- eval (extract v_5486 96 128);
      v_5488 <- eval (MInt2Float v_5487 24 8);
      v_5489 <- eval (_*Float__FLOAT v_5485 v_5488);
      v_5490 <- eval (Float2MInt v_5489 32);
      v_5491 <- eval (mux v_5482 v_5490 (expression.bv_nat 32 0));
      v_5492 <- eval (MInt2Float v_5491 24 8);
      v_5493 <- eval (extract v_5478 2 3);
      v_5494 <- eval (eq v_5493 (expression.bv_nat 1 1));
      v_5495 <- eval (extract v_5483 64 96);
      v_5496 <- eval (MInt2Float v_5495 24 8);
      v_5497 <- eval (extract v_5486 64 96);
      v_5498 <- eval (MInt2Float v_5497 24 8);
      v_5499 <- eval (_*Float__FLOAT v_5496 v_5498);
      v_5500 <- eval (Float2MInt v_5499 32);
      v_5501 <- eval (mux v_5494 v_5500 (expression.bv_nat 32 0));
      v_5502 <- eval (MInt2Float v_5501 24 8);
      v_5503 <- eval (_+Float__FLOAT v_5492 v_5502);
      v_5504 <- eval (Float2MInt v_5503 32);
      v_5505 <- eval (MInt2Float v_5504 24 8);
      v_5506 <- eval (extract v_5478 1 2);
      v_5507 <- eval (eq v_5506 (expression.bv_nat 1 1));
      v_5508 <- eval (extract v_5483 32 64);
      v_5509 <- eval (MInt2Float v_5508 24 8);
      v_5510 <- eval (extract v_5486 32 64);
      v_5511 <- eval (MInt2Float v_5510 24 8);
      v_5512 <- eval (_*Float__FLOAT v_5509 v_5511);
      v_5513 <- eval (Float2MInt v_5512 32);
      v_5514 <- eval (mux v_5507 v_5513 (expression.bv_nat 32 0));
      v_5515 <- eval (MInt2Float v_5514 24 8);
      v_5516 <- eval (extract v_5478 0 1);
      v_5517 <- eval (eq v_5516 (expression.bv_nat 1 1));
      v_5518 <- eval (extract v_5483 0 32);
      v_5519 <- eval (MInt2Float v_5518 24 8);
      v_5520 <- eval (extract v_5486 0 32);
      v_5521 <- eval (MInt2Float v_5520 24 8);
      v_5522 <- eval (_*Float__FLOAT v_5519 v_5521);
      v_5523 <- eval (Float2MInt v_5522 32);
      v_5524 <- eval (mux v_5517 v_5523 (expression.bv_nat 32 0));
      v_5525 <- eval (MInt2Float v_5524 24 8);
      v_5526 <- eval (_+Float__FLOAT v_5515 v_5525);
      v_5527 <- eval (Float2MInt v_5526 32);
      v_5528 <- eval (MInt2Float v_5527 24 8);
      v_5529 <- eval (_+Float__FLOAT v_5505 v_5528);
      v_5530 <- eval (Float2MInt v_5529 32);
      v_5531 <- eval (mux v_5480 v_5530 (expression.bv_nat 32 0));
      v_5532 <- eval (extract v_5478 5 6);
      v_5533 <- eval (eq v_5532 (expression.bv_nat 1 1));
      v_5534 <- eval (mux v_5533 v_5530 (expression.bv_nat 32 0));
      v_5535 <- eval (concat v_5531 v_5534);
      v_5536 <- eval (extract v_5478 6 7);
      v_5537 <- eval (eq v_5536 (expression.bv_nat 1 1));
      v_5538 <- eval (mux v_5537 v_5530 (expression.bv_nat 32 0));
      v_5539 <- eval (concat v_5535 v_5538);
      v_5540 <- eval (extract v_5478 7 8);
      v_5541 <- eval (eq v_5540 (expression.bv_nat 1 1));
      v_5542 <- eval (mux v_5541 v_5530 (expression.bv_nat 32 0));
      v_5543 <- eval (concat v_5539 v_5542);
      setRegister (lhs.of_reg v_2926) v_5543;
      pure ()
    pat_end;
    pattern fun (v_2924 : imm int) (v_2923 : Mem) (v_2920 : reg (bv 128)) => do
      v_9488 <- eval (handleImmediateWithSignExtend v_2924 8 8);
      v_9489 <- eval (extract v_9488 4 5);
      v_9490 <- eval (eq v_9489 (expression.bv_nat 1 1));
      v_9491 <- eval (extract v_9488 3 4);
      v_9492 <- eval (eq v_9491 (expression.bv_nat 1 1));
      v_9493 <- getRegister v_2920;
      v_9494 <- eval (extract v_9493 96 128);
      v_9495 <- eval (MInt2Float v_9494 24 8);
      v_9496 <- evaluateAddress v_2923;
      v_9497 <- load v_9496 16;
      v_9498 <- eval (extract v_9497 96 128);
      v_9499 <- eval (MInt2Float v_9498 24 8);
      v_9500 <- eval (_*Float__FLOAT v_9495 v_9499);
      v_9501 <- eval (Float2MInt v_9500 32);
      v_9502 <- eval (mux v_9492 v_9501 (expression.bv_nat 32 0));
      v_9503 <- eval (MInt2Float v_9502 24 8);
      v_9504 <- eval (extract v_9488 2 3);
      v_9505 <- eval (eq v_9504 (expression.bv_nat 1 1));
      v_9506 <- eval (extract v_9493 64 96);
      v_9507 <- eval (MInt2Float v_9506 24 8);
      v_9508 <- eval (extract v_9497 64 96);
      v_9509 <- eval (MInt2Float v_9508 24 8);
      v_9510 <- eval (_*Float__FLOAT v_9507 v_9509);
      v_9511 <- eval (Float2MInt v_9510 32);
      v_9512 <- eval (mux v_9505 v_9511 (expression.bv_nat 32 0));
      v_9513 <- eval (MInt2Float v_9512 24 8);
      v_9514 <- eval (_+Float__FLOAT v_9503 v_9513);
      v_9515 <- eval (Float2MInt v_9514 32);
      v_9516 <- eval (MInt2Float v_9515 24 8);
      v_9517 <- eval (extract v_9488 1 2);
      v_9518 <- eval (eq v_9517 (expression.bv_nat 1 1));
      v_9519 <- eval (extract v_9493 32 64);
      v_9520 <- eval (MInt2Float v_9519 24 8);
      v_9521 <- eval (extract v_9497 32 64);
      v_9522 <- eval (MInt2Float v_9521 24 8);
      v_9523 <- eval (_*Float__FLOAT v_9520 v_9522);
      v_9524 <- eval (Float2MInt v_9523 32);
      v_9525 <- eval (mux v_9518 v_9524 (expression.bv_nat 32 0));
      v_9526 <- eval (MInt2Float v_9525 24 8);
      v_9527 <- eval (extract v_9488 0 1);
      v_9528 <- eval (eq v_9527 (expression.bv_nat 1 1));
      v_9529 <- eval (extract v_9493 0 32);
      v_9530 <- eval (MInt2Float v_9529 24 8);
      v_9531 <- eval (extract v_9497 0 32);
      v_9532 <- eval (MInt2Float v_9531 24 8);
      v_9533 <- eval (_*Float__FLOAT v_9530 v_9532);
      v_9534 <- eval (Float2MInt v_9533 32);
      v_9535 <- eval (mux v_9528 v_9534 (expression.bv_nat 32 0));
      v_9536 <- eval (MInt2Float v_9535 24 8);
      v_9537 <- eval (_+Float__FLOAT v_9526 v_9536);
      v_9538 <- eval (Float2MInt v_9537 32);
      v_9539 <- eval (MInt2Float v_9538 24 8);
      v_9540 <- eval (_+Float__FLOAT v_9516 v_9539);
      v_9541 <- eval (Float2MInt v_9540 32);
      v_9542 <- eval (mux v_9490 v_9541 (expression.bv_nat 32 0));
      v_9543 <- eval (extract v_9488 5 6);
      v_9544 <- eval (eq v_9543 (expression.bv_nat 1 1));
      v_9545 <- eval (mux v_9544 v_9541 (expression.bv_nat 32 0));
      v_9546 <- eval (concat v_9542 v_9545);
      v_9547 <- eval (extract v_9488 6 7);
      v_9548 <- eval (eq v_9547 (expression.bv_nat 1 1));
      v_9549 <- eval (mux v_9548 v_9541 (expression.bv_nat 32 0));
      v_9550 <- eval (concat v_9546 v_9549);
      v_9551 <- eval (extract v_9488 7 8);
      v_9552 <- eval (eq v_9551 (expression.bv_nat 1 1));
      v_9553 <- eval (mux v_9552 v_9541 (expression.bv_nat 32 0));
      v_9554 <- eval (concat v_9550 v_9553);
      setRegister (lhs.of_reg v_2920) v_9554;
      pure ()
    pat_end
def extractps1 : instruction :=
  definst "extractps" $ do
    pattern fun (v_2939 : imm int) (v_2936 : reg (bv 128)) (v_2940 : reg (bv 32)) => do
      v_5550 <- getRegister v_2936;
      v_5551 <- eval (handleImmediateWithSignExtend v_2939 8 8);
      v_5552 <- eval (extract v_5551 6 8);
      v_5553 <- eval (concat (expression.bv_nat 126 0) v_5552);
      v_5554 <- eval (shl v_5553 5);
      v_5555 <- eval (bitwidthMInt v_5553);
      v_5556 <- eval (extract v_5554 0 v_5555);
      v_5557 <- eval (uvalueMInt v_5556);
      v_5558 <- eval (lshr v_5550 v_5557);
      v_5559 <- eval (extract v_5558 96 128);
      setRegister (lhs.of_reg v_2940) v_5559;
      pure ()
    pat_end;
    pattern fun (v_2945 : imm int) (v_2942 : reg (bv 128)) (v_2946 : reg (bv 64)) => do
      v_5561 <- getRegister v_2942;
      v_5562 <- eval (handleImmediateWithSignExtend v_2945 8 8);
      v_5563 <- eval (extract v_5562 6 8);
      v_5564 <- eval (concat (expression.bv_nat 126 0) v_5563);
      v_5565 <- eval (shl v_5564 5);
      v_5566 <- eval (bitwidthMInt v_5564);
      v_5567 <- eval (extract v_5565 0 v_5566);
      v_5568 <- eval (uvalueMInt v_5567);
      v_5569 <- eval (lshr v_5561 v_5568);
      v_5570 <- eval (extract v_5569 96 128);
      v_5571 <- eval (concat (expression.bv_nat 32 0) v_5570);
      setRegister (lhs.of_reg v_2946) v_5571;
      pure ()
    pat_end;
    pattern fun (v_2935 : imm int) (v_2931 : reg (bv 128)) (v_2934 : Mem) => do
      v_10274 <- evaluateAddress v_2934;
      v_10275 <- getRegister v_2931;
      v_10276 <- eval (handleImmediateWithSignExtend v_2935 8 8);
      v_10277 <- eval (extract v_10276 6 8);
      v_10278 <- eval (concat (expression.bv_nat 126 0) v_10277);
      v_10279 <- eval (shl v_10278 5);
      v_10280 <- eval (bitwidthMInt v_10278);
      v_10281 <- eval (extract v_10279 0 v_10280);
      v_10282 <- eval (uvalueMInt v_10281);
      v_10283 <- eval (lshr v_10275 v_10282);
      v_10284 <- eval (extract v_10283 96 128);
      store v_10274 v_10284 4;
      pure ()
    pat_end
def haddpd1 : instruction :=
  definst "haddpd" $ do
    pattern fun (v_2952 : reg (bv 128)) (v_2953 : reg (bv 128)) => do
      v_5577 <- getRegister v_2952;
      v_5578 <- eval (extract v_5577 64 128);
      v_5579 <- eval (MInt2Float v_5578 53 11);
      v_5580 <- eval (extract v_5577 0 64);
      v_5581 <- eval (MInt2Float v_5580 53 11);
      v_5582 <- eval (_+Float__FLOAT v_5579 v_5581);
      v_5583 <- eval (Float2MInt v_5582 64);
      v_5584 <- getRegister v_2953;
      v_5585 <- eval (extract v_5584 64 128);
      v_5586 <- eval (MInt2Float v_5585 53 11);
      v_5587 <- eval (extract v_5584 0 64);
      v_5588 <- eval (MInt2Float v_5587 53 11);
      v_5589 <- eval (_+Float__FLOAT v_5586 v_5588);
      v_5590 <- eval (Float2MInt v_5589 64);
      v_5591 <- eval (concat v_5583 v_5590);
      setRegister (lhs.of_reg v_2953) v_5591;
      pure ()
    pat_end;
    pattern fun (v_2951 : Mem) (v_2948 : reg (bv 128)) => do
      v_9557 <- evaluateAddress v_2951;
      v_9558 <- load v_9557 16;
      v_9559 <- eval (extract v_9558 64 128);
      v_9560 <- eval (MInt2Float v_9559 53 11);
      v_9561 <- eval (extract v_9558 0 64);
      v_9562 <- eval (MInt2Float v_9561 53 11);
      v_9563 <- eval (_+Float__FLOAT v_9560 v_9562);
      v_9564 <- eval (Float2MInt v_9563 64);
      v_9565 <- getRegister v_2948;
      v_9566 <- eval (extract v_9565 64 128);
      v_9567 <- eval (MInt2Float v_9566 53 11);
      v_9568 <- eval (extract v_9565 0 64);
      v_9569 <- eval (MInt2Float v_9568 53 11);
      v_9570 <- eval (_+Float__FLOAT v_9567 v_9569);
      v_9571 <- eval (Float2MInt v_9570 64);
      v_9572 <- eval (concat v_9564 v_9571);
      setRegister (lhs.of_reg v_2948) v_9572;
      pure ()
    pat_end
def haddps1 : instruction :=
  definst "haddps" $ do
    pattern fun (v_2961 : reg (bv 128)) (v_2962 : reg (bv 128)) => do
      v_5597 <- getRegister v_2961;
      v_5598 <- eval (extract v_5597 32 64);
      v_5599 <- eval (MInt2Float v_5598 24 8);
      v_5600 <- eval (extract v_5597 0 32);
      v_5601 <- eval (MInt2Float v_5600 24 8);
      v_5602 <- eval (_+Float__FLOAT v_5599 v_5601);
      v_5603 <- eval (Float2MInt v_5602 32);
      v_5604 <- eval (extract v_5597 96 128);
      v_5605 <- eval (MInt2Float v_5604 24 8);
      v_5606 <- eval (extract v_5597 64 96);
      v_5607 <- eval (MInt2Float v_5606 24 8);
      v_5608 <- eval (_+Float__FLOAT v_5605 v_5607);
      v_5609 <- eval (Float2MInt v_5608 32);
      v_5610 <- eval (concat v_5603 v_5609);
      v_5611 <- getRegister v_2962;
      v_5612 <- eval (extract v_5611 32 64);
      v_5613 <- eval (MInt2Float v_5612 24 8);
      v_5614 <- eval (extract v_5611 0 32);
      v_5615 <- eval (MInt2Float v_5614 24 8);
      v_5616 <- eval (_+Float__FLOAT v_5613 v_5615);
      v_5617 <- eval (Float2MInt v_5616 32);
      v_5618 <- eval (concat v_5610 v_5617);
      v_5619 <- eval (extract v_5611 96 128);
      v_5620 <- eval (MInt2Float v_5619 24 8);
      v_5621 <- eval (extract v_5611 64 96);
      v_5622 <- eval (MInt2Float v_5621 24 8);
      v_5623 <- eval (_+Float__FLOAT v_5620 v_5622);
      v_5624 <- eval (Float2MInt v_5623 32);
      v_5625 <- eval (concat v_5618 v_5624);
      setRegister (lhs.of_reg v_2962) v_5625;
      pure ()
    pat_end;
    pattern fun (v_2960 : Mem) (v_2957 : reg (bv 128)) => do
      v_9574 <- evaluateAddress v_2960;
      v_9575 <- load v_9574 16;
      v_9576 <- eval (extract v_9575 32 64);
      v_9577 <- eval (MInt2Float v_9576 24 8);
      v_9578 <- eval (extract v_9575 0 32);
      v_9579 <- eval (MInt2Float v_9578 24 8);
      v_9580 <- eval (_+Float__FLOAT v_9577 v_9579);
      v_9581 <- eval (Float2MInt v_9580 32);
      v_9582 <- eval (extract v_9575 96 128);
      v_9583 <- eval (MInt2Float v_9582 24 8);
      v_9584 <- eval (extract v_9575 64 96);
      v_9585 <- eval (MInt2Float v_9584 24 8);
      v_9586 <- eval (_+Float__FLOAT v_9583 v_9585);
      v_9587 <- eval (Float2MInt v_9586 32);
      v_9588 <- eval (concat v_9581 v_9587);
      v_9589 <- getRegister v_2957;
      v_9590 <- eval (extract v_9589 32 64);
      v_9591 <- eval (MInt2Float v_9590 24 8);
      v_9592 <- eval (extract v_9589 0 32);
      v_9593 <- eval (MInt2Float v_9592 24 8);
      v_9594 <- eval (_+Float__FLOAT v_9591 v_9593);
      v_9595 <- eval (Float2MInt v_9594 32);
      v_9596 <- eval (concat v_9588 v_9595);
      v_9597 <- eval (extract v_9589 96 128);
      v_9598 <- eval (MInt2Float v_9597 24 8);
      v_9599 <- eval (extract v_9589 64 96);
      v_9600 <- eval (MInt2Float v_9599 24 8);
      v_9601 <- eval (_+Float__FLOAT v_9598 v_9600);
      v_9602 <- eval (Float2MInt v_9601 32);
      v_9603 <- eval (concat v_9596 v_9602);
      setRegister (lhs.of_reg v_2957) v_9603;
      pure ()
    pat_end
def hsubpd1 : instruction :=
  definst "hsubpd" $ do
    pattern fun (v_2970 : reg (bv 128)) (v_2971 : reg (bv 128)) => do
      v_5631 <- getRegister v_2970;
      v_5632 <- eval (extract v_5631 64 128);
      v_5633 <- eval (MInt2Float v_5632 53 11);
      v_5634 <- eval (extract v_5631 0 64);
      v_5635 <- eval (MInt2Float v_5634 53 11);
      v_5636 <- eval (_-Float__FLOAT v_5633 v_5635);
      v_5637 <- eval (Float2MInt v_5636 64);
      v_5638 <- getRegister v_2971;
      v_5639 <- eval (extract v_5638 64 128);
      v_5640 <- eval (MInt2Float v_5639 53 11);
      v_5641 <- eval (extract v_5638 0 64);
      v_5642 <- eval (MInt2Float v_5641 53 11);
      v_5643 <- eval (_-Float__FLOAT v_5640 v_5642);
      v_5644 <- eval (Float2MInt v_5643 64);
      v_5645 <- eval (concat v_5637 v_5644);
      setRegister (lhs.of_reg v_2971) v_5645;
      pure ()
    pat_end;
    pattern fun (v_2969 : Mem) (v_2966 : reg (bv 128)) => do
      v_9605 <- evaluateAddress v_2969;
      v_9606 <- load v_9605 16;
      v_9607 <- eval (extract v_9606 64 128);
      v_9608 <- eval (MInt2Float v_9607 53 11);
      v_9609 <- eval (extract v_9606 0 64);
      v_9610 <- eval (MInt2Float v_9609 53 11);
      v_9611 <- eval (_-Float__FLOAT v_9608 v_9610);
      v_9612 <- eval (Float2MInt v_9611 64);
      v_9613 <- getRegister v_2966;
      v_9614 <- eval (extract v_9613 64 128);
      v_9615 <- eval (MInt2Float v_9614 53 11);
      v_9616 <- eval (extract v_9613 0 64);
      v_9617 <- eval (MInt2Float v_9616 53 11);
      v_9618 <- eval (_-Float__FLOAT v_9615 v_9617);
      v_9619 <- eval (Float2MInt v_9618 64);
      v_9620 <- eval (concat v_9612 v_9619);
      setRegister (lhs.of_reg v_2966) v_9620;
      pure ()
    pat_end
def hsubps1 : instruction :=
  definst "hsubps" $ do
    pattern fun (v_2979 : reg (bv 128)) (v_2980 : reg (bv 128)) => do
      v_5651 <- getRegister v_2979;
      v_5652 <- eval (extract v_5651 32 64);
      v_5653 <- eval (MInt2Float v_5652 24 8);
      v_5654 <- eval (extract v_5651 0 32);
      v_5655 <- eval (MInt2Float v_5654 24 8);
      v_5656 <- eval (_-Float__FLOAT v_5653 v_5655);
      v_5657 <- eval (Float2MInt v_5656 32);
      v_5658 <- eval (extract v_5651 96 128);
      v_5659 <- eval (MInt2Float v_5658 24 8);
      v_5660 <- eval (extract v_5651 64 96);
      v_5661 <- eval (MInt2Float v_5660 24 8);
      v_5662 <- eval (_-Float__FLOAT v_5659 v_5661);
      v_5663 <- eval (Float2MInt v_5662 32);
      v_5664 <- eval (concat v_5657 v_5663);
      v_5665 <- getRegister v_2980;
      v_5666 <- eval (extract v_5665 32 64);
      v_5667 <- eval (MInt2Float v_5666 24 8);
      v_5668 <- eval (extract v_5665 0 32);
      v_5669 <- eval (MInt2Float v_5668 24 8);
      v_5670 <- eval (_-Float__FLOAT v_5667 v_5669);
      v_5671 <- eval (Float2MInt v_5670 32);
      v_5672 <- eval (concat v_5664 v_5671);
      v_5673 <- eval (extract v_5665 96 128);
      v_5674 <- eval (MInt2Float v_5673 24 8);
      v_5675 <- eval (extract v_5665 64 96);
      v_5676 <- eval (MInt2Float v_5675 24 8);
      v_5677 <- eval (_-Float__FLOAT v_5674 v_5676);
      v_5678 <- eval (Float2MInt v_5677 32);
      v_5679 <- eval (concat v_5672 v_5678);
      setRegister (lhs.of_reg v_2980) v_5679;
      pure ()
    pat_end;
    pattern fun (v_2978 : Mem) (v_2975 : reg (bv 128)) => do
      v_9622 <- evaluateAddress v_2978;
      v_9623 <- load v_9622 16;
      v_9624 <- eval (extract v_9623 32 64);
      v_9625 <- eval (MInt2Float v_9624 24 8);
      v_9626 <- eval (extract v_9623 0 32);
      v_9627 <- eval (MInt2Float v_9626 24 8);
      v_9628 <- eval (_-Float__FLOAT v_9625 v_9627);
      v_9629 <- eval (Float2MInt v_9628 32);
      v_9630 <- eval (extract v_9623 96 128);
      v_9631 <- eval (MInt2Float v_9630 24 8);
      v_9632 <- eval (extract v_9623 64 96);
      v_9633 <- eval (MInt2Float v_9632 24 8);
      v_9634 <- eval (_-Float__FLOAT v_9631 v_9633);
      v_9635 <- eval (Float2MInt v_9634 32);
      v_9636 <- eval (concat v_9629 v_9635);
      v_9637 <- getRegister v_2975;
      v_9638 <- eval (extract v_9637 32 64);
      v_9639 <- eval (MInt2Float v_9638 24 8);
      v_9640 <- eval (extract v_9637 0 32);
      v_9641 <- eval (MInt2Float v_9640 24 8);
      v_9642 <- eval (_-Float__FLOAT v_9639 v_9641);
      v_9643 <- eval (Float2MInt v_9642 32);
      v_9644 <- eval (concat v_9636 v_9643);
      v_9645 <- eval (extract v_9637 96 128);
      v_9646 <- eval (MInt2Float v_9645 24 8);
      v_9647 <- eval (extract v_9637 64 96);
      v_9648 <- eval (MInt2Float v_9647 24 8);
      v_9649 <- eval (_-Float__FLOAT v_9646 v_9648);
      v_9650 <- eval (Float2MInt v_9649 32);
      v_9651 <- eval (concat v_9644 v_9650);
      setRegister (lhs.of_reg v_2975) v_9651;
      pure ()
    pat_end
def idivb1 : instruction :=
  definst "idivb" $ do
    pattern fun (v_2989 : reg (bv 8)) => do
      v_5684 <- getRegister rax;
      v_5685 <- eval (extract v_5684 0 48);
      v_5686 <- eval (extract v_5684 48 64);
      v_5687 <- getRegister v_2989;
      v_5688 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_remainder_int8 v_5686 v_5687);
      v_5689 <- eval (concat v_5685 v_5688);
      v_5690 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_quotient_int8 v_5686 v_5687);
      v_5691 <- eval (concat v_5689 v_5690);
      setRegister rax v_5691;
      setRegister of undef;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end;
    pattern fun (v_2993 : reg (bv 8)) => do
      v_5699 <- getRegister rax;
      v_5700 <- eval (extract v_5699 0 48);
      v_5701 <- eval (extract v_5699 48 64);
      v_5702 <- getRegister v_2993;
      v_5703 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_remainder_int8 v_5701 v_5702);
      v_5704 <- eval (concat v_5700 v_5703);
      v_5705 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_quotient_int8 v_5701 v_5702);
      v_5706 <- eval (concat v_5704 v_5705);
      setRegister rax v_5706;
      setRegister of undef;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end;
    pattern fun (v_2986 : Mem) => do
      v_9653 <- getRegister rax;
      v_9654 <- eval (extract v_9653 0 48);
      v_9655 <- eval (extract v_9653 48 64);
      v_9656 <- evaluateAddress v_2986;
      v_9657 <- load v_9656 1;
      v_9658 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_remainder_int8 v_9655 v_9657);
      v_9659 <- eval (concat v_9654 v_9658);
      v_9660 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_quotient_int8 v_9655 v_9657);
      v_9661 <- eval (concat v_9659 v_9660);
      setRegister rax v_9661;
      setRegister of undef;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end
def idivl1 : instruction :=
  definst "idivl" $ do
    pattern fun (v_3000 : reg (bv 32)) => do
      v_5717 <- getRegister rdx;
      v_5718 <- eval (extract v_5717 32 64);
      v_5719 <- getRegister rax;
      v_5720 <- eval (extract v_5719 32 64);
      v_5721 <- eval (concat v_5718 v_5720);
      v_5722 <- getRegister v_3000;
      v_5723 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_quotient_int32 v_5721 v_5722);
      v_5724 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_remainder_int32 v_5721 v_5722);
      setRegister edx v_5724;
      setRegister eax v_5723;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end;
    pattern fun (v_2997 : Mem) => do
      v_9669 <- getRegister rdx;
      v_9670 <- eval (extract v_9669 32 64);
      v_9671 <- getRegister rax;
      v_9672 <- eval (extract v_9671 32 64);
      v_9673 <- eval (concat v_9670 v_9672);
      v_9674 <- evaluateAddress v_2997;
      v_9675 <- load v_9674 4;
      v_9676 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_quotient_int32 v_9673 v_9675);
      v_9677 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_remainder_int32 v_9673 v_9675);
      setRegister edx v_9677;
      setRegister eax v_9676;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end
def idivq1 : instruction :=
  definst "idivq" $ do
    pattern fun (v_3007 : reg (bv 64)) => do
      v_5736 <- getRegister rdx;
      v_5737 <- getRegister rax;
      v_5738 <- eval (concat v_5736 v_5737);
      v_5739 <- getRegister v_3007;
      v_5740 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_quotient_int64 v_5738 v_5739);
      v_5741 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_remainder_int64 v_5738 v_5739);
      setRegister rdx v_5741;
      setRegister rax v_5740;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end;
    pattern fun (v_3004 : Mem) => do
      v_9686 <- getRegister rdx;
      v_9687 <- getRegister rax;
      v_9688 <- eval (concat v_9686 v_9687);
      v_9689 <- evaluateAddress v_3004;
      v_9690 <- load v_9689 8;
      v_9691 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_quotient_int64 v_9688 v_9690);
      v_9692 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_remainder_int64 v_9688 v_9690);
      setRegister rdx v_9692;
      setRegister rax v_9691;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end
def idivw1 : instruction :=
  definst "idivw" $ do
    pattern fun (v_3014 : reg (bv 16)) => do
      v_5753 <- getRegister rax;
      v_5754 <- eval (extract v_5753 0 48);
      v_5755 <- getRegister rdx;
      v_5756 <- eval (extract v_5755 48 64);
      v_5757 <- eval (extract v_5753 48 64);
      v_5758 <- eval (concat v_5756 v_5757);
      v_5759 <- getRegister v_3014;
      v_5760 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_quotient_int16 v_5758 v_5759);
      v_5761 <- eval (concat v_5754 v_5760);
      v_5762 <- eval (extract v_5755 0 48);
      v_5763 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_remainder_int16 v_5758 v_5759);
      v_5764 <- eval (concat v_5762 v_5763);
      setRegister rdx v_5764;
      setRegister rax v_5761;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end;
    pattern fun (v_3011 : Mem) => do
      v_9701 <- getRegister rax;
      v_9702 <- eval (extract v_9701 0 48);
      v_9703 <- getRegister rdx;
      v_9704 <- eval (extract v_9703 48 64);
      v_9705 <- eval (extract v_9701 48 64);
      v_9706 <- eval (concat v_9704 v_9705);
      v_9707 <- evaluateAddress v_3011;
      v_9708 <- load v_9707 2;
      v_9709 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_quotient_int16 v_9706 v_9708);
      v_9710 <- eval (concat v_9702 v_9709);
      v_9711 <- eval (extract v_9703 0 48);
      v_9712 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_remainder_int16 v_9706 v_9708);
      v_9713 <- eval (concat v_9711 v_9712);
      setRegister rdx v_9713;
      setRegister rax v_9710;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end
def imulb1 : instruction :=
  definst "imulb" $ do
    pattern fun (v_3021 : reg (bv 8)) => do
      v_5776 <- getRegister v_3021;
      v_5777 <- eval (svalueMInt v_5776);
      v_5778 <- eval (mi 16 v_5777);
      v_5779 <- getRegister rax;
      v_5780 <- eval (extract v_5779 56 64);
      v_5781 <- eval (svalueMInt v_5780);
      v_5782 <- eval (mi 16 v_5781);
      v_5783 <- eval (mul v_5778 v_5782);
      v_5784 <- eval (extract v_5783 8 16);
      v_5785 <- eval (svalueMInt v_5784);
      v_5786 <- eval (mi 16 v_5785);
      v_5787 <- eval (eq v_5783 v_5786);
      v_5788 <- eval (notBool_ v_5787);
      v_5789 <- eval (mux v_5788 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5790 <- eval (extract v_5779 0 48);
      v_5791 <- eval (concat v_5790 v_5783);
      setRegister rax v_5791;
      setRegister of v_5789;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_5789;
      pure ()
    pat_end;
    pattern fun (v_3025 : reg (bv 8)) => do
      v_5799 <- getRegister v_3025;
      v_5800 <- eval (svalueMInt v_5799);
      v_5801 <- eval (mi 16 v_5800);
      v_5802 <- getRegister rax;
      v_5803 <- eval (extract v_5802 56 64);
      v_5804 <- eval (svalueMInt v_5803);
      v_5805 <- eval (mi 16 v_5804);
      v_5806 <- eval (mul v_5801 v_5805);
      v_5807 <- eval (extract v_5806 8 16);
      v_5808 <- eval (svalueMInt v_5807);
      v_5809 <- eval (mi 16 v_5808);
      v_5810 <- eval (eq v_5806 v_5809);
      v_5811 <- eval (notBool_ v_5810);
      v_5812 <- eval (mux v_5811 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5813 <- eval (extract v_5802 0 48);
      v_5814 <- eval (concat v_5813 v_5806);
      setRegister rax v_5814;
      setRegister of v_5812;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_5812;
      pure ()
    pat_end;
    pattern fun (v_3018 : Mem) => do
      v_9722 <- evaluateAddress v_3018;
      v_9723 <- load v_9722 1;
      v_9724 <- eval (svalueMInt v_9723);
      v_9725 <- eval (mi 16 v_9724);
      v_9726 <- getRegister rax;
      v_9727 <- eval (extract v_9726 56 64);
      v_9728 <- eval (svalueMInt v_9727);
      v_9729 <- eval (mi 16 v_9728);
      v_9730 <- eval (mul v_9725 v_9729);
      v_9731 <- eval (extract v_9730 8 16);
      v_9732 <- eval (svalueMInt v_9731);
      v_9733 <- eval (mi 16 v_9732);
      v_9734 <- eval (eq v_9730 v_9733);
      v_9735 <- eval (notBool_ v_9734);
      v_9736 <- eval (mux v_9735 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9737 <- eval (extract v_9726 0 48);
      v_9738 <- eval (concat v_9737 v_9730);
      setRegister rax v_9738;
      setRegister of v_9736;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_9736;
      pure ()
    pat_end
def imull1 : instruction :=
  definst "imull" $ do
    pattern fun (v_3032 : reg (bv 32)) => do
      v_5825 <- getRegister v_3032;
      v_5826 <- eval (svalueMInt v_5825);
      v_5827 <- eval (mi 64 v_5826);
      v_5828 <- getRegister rax;
      v_5829 <- eval (extract v_5828 32 64);
      v_5830 <- eval (svalueMInt v_5829);
      v_5831 <- eval (mi 64 v_5830);
      v_5832 <- eval (mul v_5827 v_5831);
      v_5833 <- eval (extract v_5832 32 64);
      v_5834 <- eval (svalueMInt v_5833);
      v_5835 <- eval (mi 64 v_5834);
      v_5836 <- eval (eq v_5832 v_5835);
      v_5837 <- eval (notBool_ v_5836);
      v_5838 <- eval (mux v_5837 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5839 <- eval (extract v_5832 0 32);
      setRegister edx v_5839;
      setRegister eax v_5833;
      setRegister of v_5838;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_5838;
      pure ()
    pat_end;
    pattern fun (v_3045 : reg (bv 32)) (v_3046 : reg (bv 32)) => do
      v_5857 <- getRegister v_3046;
      v_5858 <- eval (svalueMInt v_5857);
      v_5859 <- eval (mi 64 v_5858);
      v_5860 <- getRegister v_3045;
      v_5861 <- eval (svalueMInt v_5860);
      v_5862 <- eval (mi 64 v_5861);
      v_5863 <- eval (mul v_5859 v_5862);
      v_5864 <- eval (extract v_5863 32 64);
      v_5865 <- eval (svalueMInt v_5864);
      v_5866 <- eval (mi 64 v_5865);
      v_5867 <- eval (eq v_5863 v_5866);
      v_5868 <- eval (notBool_ v_5867);
      v_5869 <- eval (mux v_5868 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3046) v_5864;
      setRegister of v_5869;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_5869;
      pure ()
    pat_end;
    pattern fun (v_3052 : imm int) (v_3050 : reg (bv 32)) (v_3051 : reg (bv 32)) => do
      v_5877 <- getRegister v_3050;
      v_5878 <- eval (svalueMInt v_5877);
      v_5879 <- eval (mi 64 v_5878);
      v_5880 <- eval (handleImmediateWithSignExtend v_3052 32 32);
      v_5881 <- eval (svalueMInt v_5880);
      v_5882 <- eval (mi 64 v_5881);
      v_5883 <- eval (mul v_5879 v_5882);
      v_5884 <- eval (extract v_5883 32 64);
      v_5885 <- eval (svalueMInt v_5884);
      v_5886 <- eval (mi 64 v_5885);
      v_5887 <- eval (eq v_5883 v_5886);
      v_5888 <- eval (notBool_ v_5887);
      v_5889 <- eval (mux v_5888 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3051) v_5884;
      setRegister of v_5889;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_5889;
      pure ()
    pat_end;
    pattern fun (v_3029 : Mem) => do
      v_9746 <- evaluateAddress v_3029;
      v_9747 <- load v_9746 4;
      v_9748 <- eval (svalueMInt v_9747);
      v_9749 <- eval (mi 64 v_9748);
      v_9750 <- getRegister rax;
      v_9751 <- eval (extract v_9750 32 64);
      v_9752 <- eval (svalueMInt v_9751);
      v_9753 <- eval (mi 64 v_9752);
      v_9754 <- eval (mul v_9749 v_9753);
      v_9755 <- eval (extract v_9754 32 64);
      v_9756 <- eval (svalueMInt v_9755);
      v_9757 <- eval (mi 64 v_9756);
      v_9758 <- eval (eq v_9754 v_9757);
      v_9759 <- eval (notBool_ v_9758);
      v_9760 <- eval (mux v_9759 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9761 <- eval (extract v_9754 0 32);
      setRegister edx v_9761;
      setRegister eax v_9755;
      setRegister of v_9760;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_9760;
      pure ()
    pat_end;
    pattern fun (v_3036 : Mem) (v_3037 : reg (bv 32)) => do
      v_9770 <- getRegister v_3037;
      v_9771 <- eval (svalueMInt v_9770);
      v_9772 <- eval (mi 64 v_9771);
      v_9773 <- evaluateAddress v_3036;
      v_9774 <- load v_9773 4;
      v_9775 <- eval (svalueMInt v_9774);
      v_9776 <- eval (mi 64 v_9775);
      v_9777 <- eval (mul v_9772 v_9776);
      v_9778 <- eval (extract v_9777 32 64);
      v_9779 <- eval (svalueMInt v_9778);
      v_9780 <- eval (mi 64 v_9779);
      v_9781 <- eval (eq v_9777 v_9780);
      v_9782 <- eval (notBool_ v_9781);
      v_9783 <- eval (mux v_9782 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3037) v_9778;
      setRegister of v_9783;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_9783;
      pure ()
    pat_end;
    pattern fun (v_3042 : imm int) (v_3040 : Mem) (v_3041 : reg (bv 32)) => do
      v_9791 <- evaluateAddress v_3040;
      v_9792 <- load v_9791 4;
      v_9793 <- eval (svalueMInt v_9792);
      v_9794 <- eval (mi 64 v_9793);
      v_9795 <- eval (handleImmediateWithSignExtend v_3042 32 32);
      v_9796 <- eval (svalueMInt v_9795);
      v_9797 <- eval (mi 64 v_9796);
      v_9798 <- eval (mul v_9794 v_9797);
      v_9799 <- eval (extract v_9798 32 64);
      v_9800 <- eval (svalueMInt v_9799);
      v_9801 <- eval (mi 64 v_9800);
      v_9802 <- eval (eq v_9798 v_9801);
      v_9803 <- eval (notBool_ v_9802);
      v_9804 <- eval (mux v_9803 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3041) v_9799;
      setRegister of v_9804;
      setRegister pf undef;
      setRegister af undef;
      setRegister zf undef;
      setRegister sf undef;
      setRegister cf v_9804;
      pure ()
    pat_end
def imulq1 : instruction :=
  definst "imulq" $ do
    pattern fun (v_3059 : reg (bv 64)) => do
      v_5900 <- getRegister v_3059;
      v_5901 <- eval (svalueMInt v_5900);
      v_5902 <- eval (mi 128 v_5901);
      v_5903 <- getRegister rax;
      v_5904 <- eval (svalueMInt v_5903);
      v_5905 <- eval (mi 128 v_5904);
      v_5906 <- eval (mul v_5902 v_5905);
      v_5907 <- eval (extract v_5906 64 128);
      v_5908 <- eval (svalueMInt v_5907);
      v_5909 <- eval (mi 128 v_5908);
      v_5910 <- eval (eq v_5906 v_5909);
      v_5911 <- eval (notBool_ v_5910);
      v_5912 <- eval (mux v_5911 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5913 <- eval (extract v_5906 0 64);
      setRegister rdx v_5913;
      setRegister rax v_5907;
      setRegister of v_5912;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_5912;
      pure ()
    pat_end;
    pattern fun (v_3072 : reg (bv 64)) (v_3073 : reg (bv 64)) => do
      v_5931 <- getRegister v_3073;
      v_5932 <- eval (svalueMInt v_5931);
      v_5933 <- eval (mi 128 v_5932);
      v_5934 <- getRegister v_3072;
      v_5935 <- eval (svalueMInt v_5934);
      v_5936 <- eval (mi 128 v_5935);
      v_5937 <- eval (mul v_5933 v_5936);
      v_5938 <- eval (extract v_5937 64 128);
      v_5939 <- eval (svalueMInt v_5938);
      v_5940 <- eval (mi 128 v_5939);
      v_5941 <- eval (eq v_5937 v_5940);
      v_5942 <- eval (notBool_ v_5941);
      v_5943 <- eval (mux v_5942 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3073) v_5938;
      setRegister of v_5943;
      setRegister pf undef;
      setRegister af undef;
      setRegister zf undef;
      setRegister sf undef;
      setRegister cf v_5943;
      pure ()
    pat_end;
    pattern fun (v_3077 : imm int) (v_3078 : reg (bv 64)) (v_3079 : reg (bv 64)) => do
      v_5951 <- getRegister v_3078;
      v_5952 <- eval (svalueMInt v_5951);
      v_5953 <- eval (mi 128 v_5952);
      v_5954 <- eval (handleImmediateWithSignExtend v_3077 32 32);
      v_5955 <- eval (svalueMInt v_5954);
      v_5956 <- eval (mi 128 v_5955);
      v_5957 <- eval (mul v_5953 v_5956);
      v_5958 <- eval (extract v_5957 64 128);
      v_5959 <- eval (svalueMInt v_5958);
      v_5960 <- eval (mi 128 v_5959);
      v_5961 <- eval (eq v_5957 v_5960);
      v_5962 <- eval (notBool_ v_5961);
      v_5963 <- eval (mux v_5962 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3079) v_5958;
      setRegister of v_5963;
      setRegister pf undef;
      setRegister af undef;
      setRegister zf undef;
      setRegister sf undef;
      setRegister cf v_5963;
      pure ()
    pat_end;
    pattern fun (v_3056 : Mem) => do
      v_9812 <- evaluateAddress v_3056;
      v_9813 <- load v_9812 8;
      v_9814 <- eval (svalueMInt v_9813);
      v_9815 <- eval (mi 128 v_9814);
      v_9816 <- getRegister rax;
      v_9817 <- eval (svalueMInt v_9816);
      v_9818 <- eval (mi 128 v_9817);
      v_9819 <- eval (mul v_9815 v_9818);
      v_9820 <- eval (extract v_9819 64 128);
      v_9821 <- eval (svalueMInt v_9820);
      v_9822 <- eval (mi 128 v_9821);
      v_9823 <- eval (eq v_9819 v_9822);
      v_9824 <- eval (notBool_ v_9823);
      v_9825 <- eval (mux v_9824 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9826 <- eval (extract v_9819 0 64);
      setRegister rdx v_9826;
      setRegister rax v_9820;
      setRegister of v_9825;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_9825;
      pure ()
    pat_end;
    pattern fun (v_3063 : Mem) (v_3064 : reg (bv 64)) => do
      v_9835 <- getRegister v_3064;
      v_9836 <- eval (svalueMInt v_9835);
      v_9837 <- eval (mi 128 v_9836);
      v_9838 <- evaluateAddress v_3063;
      v_9839 <- load v_9838 8;
      v_9840 <- eval (svalueMInt v_9839);
      v_9841 <- eval (mi 128 v_9840);
      v_9842 <- eval (mul v_9837 v_9841);
      v_9843 <- eval (extract v_9842 64 128);
      v_9844 <- eval (svalueMInt v_9843);
      v_9845 <- eval (mi 128 v_9844);
      v_9846 <- eval (eq v_9842 v_9845);
      v_9847 <- eval (notBool_ v_9846);
      v_9848 <- eval (mux v_9847 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3064) v_9843;
      setRegister of v_9848;
      setRegister pf undef;
      setRegister af undef;
      setRegister zf undef;
      setRegister sf undef;
      setRegister cf v_9848;
      pure ()
    pat_end;
    pattern fun (v_3068 : imm int) (v_3067 : Mem) (v_3069 : reg (bv 64)) => do
      v_9856 <- evaluateAddress v_3067;
      v_9857 <- load v_9856 8;
      v_9858 <- eval (svalueMInt v_9857);
      v_9859 <- eval (mi 128 v_9858);
      v_9860 <- eval (handleImmediateWithSignExtend v_3068 32 32);
      v_9861 <- eval (svalueMInt v_9860);
      v_9862 <- eval (mi 128 v_9861);
      v_9863 <- eval (mul v_9859 v_9862);
      v_9864 <- eval (extract v_9863 64 128);
      v_9865 <- eval (svalueMInt v_9864);
      v_9866 <- eval (mi 128 v_9865);
      v_9867 <- eval (eq v_9863 v_9866);
      v_9868 <- eval (notBool_ v_9867);
      v_9869 <- eval (mux v_9868 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3069) v_9864;
      setRegister of v_9869;
      setRegister pf undef;
      setRegister af undef;
      setRegister zf undef;
      setRegister sf undef;
      setRegister cf v_9869;
      pure ()
    pat_end
def imulw1 : instruction :=
  definst "imulw" $ do
    pattern fun (v_3086 : reg (bv 16)) => do
      v_5974 <- getRegister v_3086;
      v_5975 <- eval (svalueMInt v_5974);
      v_5976 <- eval (mi 32 v_5975);
      v_5977 <- getRegister rax;
      v_5978 <- eval (extract v_5977 48 64);
      v_5979 <- eval (svalueMInt v_5978);
      v_5980 <- eval (mi 32 v_5979);
      v_5981 <- eval (mul v_5976 v_5980);
      v_5982 <- eval (extract v_5981 16 32);
      v_5983 <- eval (svalueMInt v_5982);
      v_5984 <- eval (mi 32 v_5983);
      v_5985 <- eval (eq v_5981 v_5984);
      v_5986 <- eval (notBool_ v_5985);
      v_5987 <- eval (mux v_5986 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5988 <- eval (extract v_5977 0 48);
      v_5989 <- eval (concat v_5988 v_5982);
      v_5990 <- getRegister rdx;
      v_5991 <- eval (extract v_5990 0 48);
      v_5992 <- eval (extract v_5981 0 16);
      v_5993 <- eval (concat v_5991 v_5992);
      setRegister rdx v_5993;
      setRegister rax v_5989;
      setRegister of v_5987;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_5987;
      pure ()
    pat_end;
    pattern fun (v_3099 : reg (bv 16)) (v_3100 : reg (bv 16)) => do
      v_6011 <- getRegister v_3100;
      v_6012 <- eval (svalueMInt v_6011);
      v_6013 <- eval (mi 32 v_6012);
      v_6014 <- getRegister v_3099;
      v_6015 <- eval (svalueMInt v_6014);
      v_6016 <- eval (mi 32 v_6015);
      v_6017 <- eval (mul v_6013 v_6016);
      v_6018 <- eval (extract v_6017 16 32);
      v_6019 <- eval (svalueMInt v_6018);
      v_6020 <- eval (mi 32 v_6019);
      v_6021 <- eval (eq v_6017 v_6020);
      v_6022 <- eval (notBool_ v_6021);
      v_6023 <- eval (mux v_6022 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3100) v_6018;
      setRegister of v_6023;
      setRegister pf undef;
      setRegister af undef;
      setRegister zf undef;
      setRegister sf undef;
      setRegister cf v_6023;
      pure ()
    pat_end;
    pattern fun (v_3104 : imm int) (v_3105 : reg (bv 16)) (v_3106 : reg (bv 16)) => do
      v_6031 <- getRegister v_3105;
      v_6032 <- eval (svalueMInt v_6031);
      v_6033 <- eval (mi 32 v_6032);
      v_6034 <- eval (handleImmediateWithSignExtend v_3104 16 16);
      v_6035 <- eval (svalueMInt v_6034);
      v_6036 <- eval (mi 32 v_6035);
      v_6037 <- eval (mul v_6033 v_6036);
      v_6038 <- eval (extract v_6037 16 32);
      v_6039 <- eval (svalueMInt v_6038);
      v_6040 <- eval (mi 32 v_6039);
      v_6041 <- eval (eq v_6037 v_6040);
      v_6042 <- eval (notBool_ v_6041);
      v_6043 <- eval (mux v_6042 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3106) v_6038;
      setRegister of v_6043;
      setRegister pf undef;
      setRegister af undef;
      setRegister zf undef;
      setRegister sf undef;
      setRegister cf v_6043;
      pure ()
    pat_end;
    pattern fun (v_3083 : Mem) => do
      v_9877 <- evaluateAddress v_3083;
      v_9878 <- load v_9877 2;
      v_9879 <- eval (svalueMInt v_9878);
      v_9880 <- eval (mi 32 v_9879);
      v_9881 <- getRegister rax;
      v_9882 <- eval (extract v_9881 48 64);
      v_9883 <- eval (svalueMInt v_9882);
      v_9884 <- eval (mi 32 v_9883);
      v_9885 <- eval (mul v_9880 v_9884);
      v_9886 <- eval (extract v_9885 16 32);
      v_9887 <- eval (svalueMInt v_9886);
      v_9888 <- eval (mi 32 v_9887);
      v_9889 <- eval (eq v_9885 v_9888);
      v_9890 <- eval (notBool_ v_9889);
      v_9891 <- eval (mux v_9890 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9892 <- eval (extract v_9881 0 48);
      v_9893 <- eval (concat v_9892 v_9886);
      v_9894 <- getRegister rdx;
      v_9895 <- eval (extract v_9894 0 48);
      v_9896 <- eval (extract v_9885 0 16);
      v_9897 <- eval (concat v_9895 v_9896);
      setRegister rdx v_9897;
      setRegister rax v_9893;
      setRegister of v_9891;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_9891;
      pure ()
    pat_end;
    pattern fun (v_3090 : Mem) (v_3091 : reg (bv 16)) => do
      v_9906 <- getRegister v_3091;
      v_9907 <- eval (svalueMInt v_9906);
      v_9908 <- eval (mi 32 v_9907);
      v_9909 <- evaluateAddress v_3090;
      v_9910 <- load v_9909 2;
      v_9911 <- eval (svalueMInt v_9910);
      v_9912 <- eval (mi 32 v_9911);
      v_9913 <- eval (mul v_9908 v_9912);
      v_9914 <- eval (extract v_9913 16 32);
      v_9915 <- eval (svalueMInt v_9914);
      v_9916 <- eval (mi 32 v_9915);
      v_9917 <- eval (eq v_9913 v_9916);
      v_9918 <- eval (notBool_ v_9917);
      v_9919 <- eval (mux v_9918 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3091) v_9914;
      setRegister of v_9919;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_9919;
      pure ()
    pat_end;
    pattern fun (v_3095 : imm int) (v_3094 : Mem) (v_3096 : reg (bv 16)) => do
      v_9927 <- evaluateAddress v_3094;
      v_9928 <- load v_9927 2;
      v_9929 <- eval (svalueMInt v_9928);
      v_9930 <- eval (mi 32 v_9929);
      v_9931 <- eval (handleImmediateWithSignExtend v_3095 16 16);
      v_9932 <- eval (svalueMInt v_9931);
      v_9933 <- eval (mi 32 v_9932);
      v_9934 <- eval (mul v_9930 v_9933);
      v_9935 <- eval (extract v_9934 16 32);
      v_9936 <- eval (svalueMInt v_9935);
      v_9937 <- eval (mi 32 v_9936);
      v_9938 <- eval (eq v_9934 v_9937);
      v_9939 <- eval (notBool_ v_9938);
      v_9940 <- eval (mux v_9939 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3096) v_9935;
      setRegister of v_9940;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_9940;
      pure ()
    pat_end
def incb1 : instruction :=
  definst "incb" $ do
    pattern fun (v_3113 : reg (bv 8)) => do
      v_6054 <- getRegister v_3113;
      v_6055 <- eval (add v_6054 (expression.bv_nat 8 1));
      v_6056 <- eval (extract v_6055 0 1);
      v_6057 <- eval (extract v_6054 4 8);
      v_6058 <- eval (eq v_6057 (expression.bv_nat 4 15));
      v_6059 <- eval (mux v_6058 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6060 <- eval (eq v_6055 (expression.bv_nat 8 0));
      v_6061 <- eval (mux v_6060 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6062 <- eval (extract v_6055 7 8);
      v_6063 <- eval (eq v_6062 (expression.bv_nat 1 1));
      v_6064 <- eval (extract v_6055 6 7);
      v_6065 <- eval (eq v_6064 (expression.bv_nat 1 1));
      v_6066 <- eval (eq v_6063 v_6065);
      v_6067 <- eval (notBool_ v_6066);
      v_6068 <- eval (extract v_6055 5 6);
      v_6069 <- eval (eq v_6068 (expression.bv_nat 1 1));
      v_6070 <- eval (eq v_6067 v_6069);
      v_6071 <- eval (notBool_ v_6070);
      v_6072 <- eval (extract v_6055 4 5);
      v_6073 <- eval (eq v_6072 (expression.bv_nat 1 1));
      v_6074 <- eval (eq v_6071 v_6073);
      v_6075 <- eval (notBool_ v_6074);
      v_6076 <- eval (extract v_6055 3 4);
      v_6077 <- eval (eq v_6076 (expression.bv_nat 1 1));
      v_6078 <- eval (eq v_6075 v_6077);
      v_6079 <- eval (notBool_ v_6078);
      v_6080 <- eval (extract v_6055 2 3);
      v_6081 <- eval (eq v_6080 (expression.bv_nat 1 1));
      v_6082 <- eval (eq v_6079 v_6081);
      v_6083 <- eval (notBool_ v_6082);
      v_6084 <- eval (extract v_6055 1 2);
      v_6085 <- eval (eq v_6084 (expression.bv_nat 1 1));
      v_6086 <- eval (eq v_6083 v_6085);
      v_6087 <- eval (notBool_ v_6086);
      v_6088 <- eval (eq v_6056 (expression.bv_nat 1 1));
      v_6089 <- eval (eq v_6087 v_6088);
      v_6090 <- eval (notBool_ v_6089);
      v_6091 <- eval (notBool_ v_6090);
      v_6092 <- eval (mux v_6091 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6093 <- eval (extract v_6054 0 1);
      v_6094 <- eval (eq v_6093 (expression.bv_nat 1 1));
      v_6095 <- eval (notBool_ v_6094);
      v_6096 <- eval (extract v_6054 1 8);
      v_6097 <- eval (eq v_6096 (expression.bv_nat 7 127));
      v_6098 <- eval (bit_and v_6095 v_6097);
      v_6099 <- eval (mux v_6098 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3113) v_6055;
      setRegister of v_6099;
      setRegister pf v_6092;
      setRegister zf v_6061;
      setRegister af v_6059;
      setRegister sf v_6056;
      pure ()
    pat_end;
    pattern fun (v_3117 : reg (bv 8)) => do
      v_6106 <- getRegister v_3117;
      v_6107 <- eval (add v_6106 (expression.bv_nat 8 1));
      v_6108 <- eval (extract v_6107 0 1);
      v_6109 <- eval (extract v_6106 4 8);
      v_6110 <- eval (eq v_6109 (expression.bv_nat 4 15));
      v_6111 <- eval (mux v_6110 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6112 <- eval (eq v_6107 (expression.bv_nat 8 0));
      v_6113 <- eval (mux v_6112 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6114 <- eval (extract v_6107 7 8);
      v_6115 <- eval (eq v_6114 (expression.bv_nat 1 1));
      v_6116 <- eval (extract v_6107 6 7);
      v_6117 <- eval (eq v_6116 (expression.bv_nat 1 1));
      v_6118 <- eval (eq v_6115 v_6117);
      v_6119 <- eval (notBool_ v_6118);
      v_6120 <- eval (extract v_6107 5 6);
      v_6121 <- eval (eq v_6120 (expression.bv_nat 1 1));
      v_6122 <- eval (eq v_6119 v_6121);
      v_6123 <- eval (notBool_ v_6122);
      v_6124 <- eval (extract v_6107 4 5);
      v_6125 <- eval (eq v_6124 (expression.bv_nat 1 1));
      v_6126 <- eval (eq v_6123 v_6125);
      v_6127 <- eval (notBool_ v_6126);
      v_6128 <- eval (extract v_6107 3 4);
      v_6129 <- eval (eq v_6128 (expression.bv_nat 1 1));
      v_6130 <- eval (eq v_6127 v_6129);
      v_6131 <- eval (notBool_ v_6130);
      v_6132 <- eval (extract v_6107 2 3);
      v_6133 <- eval (eq v_6132 (expression.bv_nat 1 1));
      v_6134 <- eval (eq v_6131 v_6133);
      v_6135 <- eval (notBool_ v_6134);
      v_6136 <- eval (extract v_6107 1 2);
      v_6137 <- eval (eq v_6136 (expression.bv_nat 1 1));
      v_6138 <- eval (eq v_6135 v_6137);
      v_6139 <- eval (notBool_ v_6138);
      v_6140 <- eval (eq v_6108 (expression.bv_nat 1 1));
      v_6141 <- eval (eq v_6139 v_6140);
      v_6142 <- eval (notBool_ v_6141);
      v_6143 <- eval (notBool_ v_6142);
      v_6144 <- eval (mux v_6143 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6145 <- eval (extract v_6106 0 1);
      v_6146 <- eval (eq v_6145 (expression.bv_nat 1 1));
      v_6147 <- eval (notBool_ v_6146);
      v_6148 <- eval (extract v_6106 1 8);
      v_6149 <- eval (eq v_6148 (expression.bv_nat 7 127));
      v_6150 <- eval (bit_and v_6147 v_6149);
      v_6151 <- eval (mux v_6150 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3117) v_6107;
      setRegister of v_6151;
      setRegister pf v_6144;
      setRegister zf v_6113;
      setRegister af v_6111;
      setRegister sf v_6108;
      pure ()
    pat_end;
    pattern fun (v_3110 : Mem) => do
      v_10286 <- evaluateAddress v_3110;
      v_10287 <- load v_10286 1;
      v_10288 <- eval (add v_10287 (expression.bv_nat 8 1));
      store v_10286 v_10288 1;
      v_10290 <- eval (extract v_10288 0 1);
      v_10291 <- eval (eq v_10288 (expression.bv_nat 8 0));
      v_10292 <- eval (mux v_10291 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10293 <- eval (extract v_10287 4 8);
      v_10294 <- eval (eq v_10293 (expression.bv_nat 4 15));
      v_10295 <- eval (mux v_10294 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10296 <- eval (extract v_10288 7 8);
      v_10297 <- eval (eq v_10296 (expression.bv_nat 1 1));
      v_10298 <- eval (extract v_10288 6 7);
      v_10299 <- eval (eq v_10298 (expression.bv_nat 1 1));
      v_10300 <- eval (eq v_10297 v_10299);
      v_10301 <- eval (notBool_ v_10300);
      v_10302 <- eval (extract v_10288 5 6);
      v_10303 <- eval (eq v_10302 (expression.bv_nat 1 1));
      v_10304 <- eval (eq v_10301 v_10303);
      v_10305 <- eval (notBool_ v_10304);
      v_10306 <- eval (extract v_10288 4 5);
      v_10307 <- eval (eq v_10306 (expression.bv_nat 1 1));
      v_10308 <- eval (eq v_10305 v_10307);
      v_10309 <- eval (notBool_ v_10308);
      v_10310 <- eval (extract v_10288 3 4);
      v_10311 <- eval (eq v_10310 (expression.bv_nat 1 1));
      v_10312 <- eval (eq v_10309 v_10311);
      v_10313 <- eval (notBool_ v_10312);
      v_10314 <- eval (extract v_10288 2 3);
      v_10315 <- eval (eq v_10314 (expression.bv_nat 1 1));
      v_10316 <- eval (eq v_10313 v_10315);
      v_10317 <- eval (notBool_ v_10316);
      v_10318 <- eval (extract v_10288 1 2);
      v_10319 <- eval (eq v_10318 (expression.bv_nat 1 1));
      v_10320 <- eval (eq v_10317 v_10319);
      v_10321 <- eval (notBool_ v_10320);
      v_10322 <- eval (eq v_10290 (expression.bv_nat 1 1));
      v_10323 <- eval (eq v_10321 v_10322);
      v_10324 <- eval (notBool_ v_10323);
      v_10325 <- eval (notBool_ v_10324);
      v_10326 <- eval (mux v_10325 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10327 <- eval (extract v_10287 0 1);
      v_10328 <- eval (eq v_10327 (expression.bv_nat 1 1));
      v_10329 <- eval (notBool_ v_10328);
      v_10330 <- eval (extract v_10287 1 8);
      v_10331 <- eval (eq v_10330 (expression.bv_nat 7 127));
      v_10332 <- eval (bit_and v_10329 v_10331);
      v_10333 <- eval (mux v_10332 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_10333;
      setRegister pf v_10326;
      setRegister af v_10295;
      setRegister zf v_10292;
      setRegister sf v_10290;
      pure ()
    pat_end
def incl1 : instruction :=
  definst "incl" $ do
    pattern fun (v_3124 : reg (bv 32)) => do
      v_6161 <- getRegister v_3124;
      v_6162 <- eval (add v_6161 (expression.bv_nat 32 1));
      v_6163 <- eval (extract v_6162 0 1);
      v_6164 <- eval (eq v_6162 (expression.bv_nat 32 0));
      v_6165 <- eval (mux v_6164 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6166 <- eval (extract v_6161 28 32);
      v_6167 <- eval (eq v_6166 (expression.bv_nat 4 15));
      v_6168 <- eval (mux v_6167 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6169 <- eval (extract v_6162 31 32);
      v_6170 <- eval (eq v_6169 (expression.bv_nat 1 1));
      v_6171 <- eval (extract v_6162 30 31);
      v_6172 <- eval (eq v_6171 (expression.bv_nat 1 1));
      v_6173 <- eval (eq v_6170 v_6172);
      v_6174 <- eval (notBool_ v_6173);
      v_6175 <- eval (extract v_6162 29 30);
      v_6176 <- eval (eq v_6175 (expression.bv_nat 1 1));
      v_6177 <- eval (eq v_6174 v_6176);
      v_6178 <- eval (notBool_ v_6177);
      v_6179 <- eval (extract v_6162 28 29);
      v_6180 <- eval (eq v_6179 (expression.bv_nat 1 1));
      v_6181 <- eval (eq v_6178 v_6180);
      v_6182 <- eval (notBool_ v_6181);
      v_6183 <- eval (extract v_6162 27 28);
      v_6184 <- eval (eq v_6183 (expression.bv_nat 1 1));
      v_6185 <- eval (eq v_6182 v_6184);
      v_6186 <- eval (notBool_ v_6185);
      v_6187 <- eval (extract v_6162 26 27);
      v_6188 <- eval (eq v_6187 (expression.bv_nat 1 1));
      v_6189 <- eval (eq v_6186 v_6188);
      v_6190 <- eval (notBool_ v_6189);
      v_6191 <- eval (extract v_6162 25 26);
      v_6192 <- eval (eq v_6191 (expression.bv_nat 1 1));
      v_6193 <- eval (eq v_6190 v_6192);
      v_6194 <- eval (notBool_ v_6193);
      v_6195 <- eval (extract v_6162 24 25);
      v_6196 <- eval (eq v_6195 (expression.bv_nat 1 1));
      v_6197 <- eval (eq v_6194 v_6196);
      v_6198 <- eval (notBool_ v_6197);
      v_6199 <- eval (notBool_ v_6198);
      v_6200 <- eval (mux v_6199 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6201 <- eval (extract v_6161 0 1);
      v_6202 <- eval (eq v_6201 (expression.bv_nat 1 1));
      v_6203 <- eval (notBool_ v_6202);
      v_6204 <- eval (extract v_6161 1 32);
      v_6205 <- eval (eq v_6204 (expression.bv_nat 31 2147483647));
      v_6206 <- eval (bit_and v_6203 v_6205);
      v_6207 <- eval (mux v_6206 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3124) v_6162;
      setRegister of v_6207;
      setRegister pf v_6200;
      setRegister af v_6168;
      setRegister zf v_6165;
      setRegister sf v_6163;
      pure ()
    pat_end;
    pattern fun (v_3121 : Mem) => do
      v_10339 <- evaluateAddress v_3121;
      v_10340 <- load v_10339 4;
      v_10341 <- eval (add v_10340 (expression.bv_nat 32 1));
      store v_10339 v_10341 4;
      v_10343 <- eval (extract v_10341 0 1);
      v_10344 <- eval (eq v_10341 (expression.bv_nat 32 0));
      v_10345 <- eval (mux v_10344 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10346 <- eval (extract v_10340 28 32);
      v_10347 <- eval (eq v_10346 (expression.bv_nat 4 15));
      v_10348 <- eval (mux v_10347 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10349 <- eval (extract v_10341 31 32);
      v_10350 <- eval (eq v_10349 (expression.bv_nat 1 1));
      v_10351 <- eval (extract v_10341 30 31);
      v_10352 <- eval (eq v_10351 (expression.bv_nat 1 1));
      v_10353 <- eval (eq v_10350 v_10352);
      v_10354 <- eval (notBool_ v_10353);
      v_10355 <- eval (extract v_10341 29 30);
      v_10356 <- eval (eq v_10355 (expression.bv_nat 1 1));
      v_10357 <- eval (eq v_10354 v_10356);
      v_10358 <- eval (notBool_ v_10357);
      v_10359 <- eval (extract v_10341 28 29);
      v_10360 <- eval (eq v_10359 (expression.bv_nat 1 1));
      v_10361 <- eval (eq v_10358 v_10360);
      v_10362 <- eval (notBool_ v_10361);
      v_10363 <- eval (extract v_10341 27 28);
      v_10364 <- eval (eq v_10363 (expression.bv_nat 1 1));
      v_10365 <- eval (eq v_10362 v_10364);
      v_10366 <- eval (notBool_ v_10365);
      v_10367 <- eval (extract v_10341 26 27);
      v_10368 <- eval (eq v_10367 (expression.bv_nat 1 1));
      v_10369 <- eval (eq v_10366 v_10368);
      v_10370 <- eval (notBool_ v_10369);
      v_10371 <- eval (extract v_10341 25 26);
      v_10372 <- eval (eq v_10371 (expression.bv_nat 1 1));
      v_10373 <- eval (eq v_10370 v_10372);
      v_10374 <- eval (notBool_ v_10373);
      v_10375 <- eval (extract v_10341 24 25);
      v_10376 <- eval (eq v_10375 (expression.bv_nat 1 1));
      v_10377 <- eval (eq v_10374 v_10376);
      v_10378 <- eval (notBool_ v_10377);
      v_10379 <- eval (notBool_ v_10378);
      v_10380 <- eval (mux v_10379 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10381 <- eval (extract v_10340 0 1);
      v_10382 <- eval (eq v_10381 (expression.bv_nat 1 1));
      v_10383 <- eval (notBool_ v_10382);
      v_10384 <- eval (extract v_10340 1 32);
      v_10385 <- eval (eq v_10384 (expression.bv_nat 31 2147483647));
      v_10386 <- eval (bit_and v_10383 v_10385);
      v_10387 <- eval (mux v_10386 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_10387;
      setRegister pf v_10380;
      setRegister af v_10348;
      setRegister zf v_10345;
      setRegister sf v_10343;
      pure ()
    pat_end
def incq1 : instruction :=
  definst "incq" $ do
    pattern fun (v_3131 : reg (bv 64)) => do
      v_6217 <- getRegister v_3131;
      v_6218 <- eval (add v_6217 (expression.bv_nat 64 1));
      v_6219 <- eval (extract v_6218 0 1);
      v_6220 <- eval (eq v_6218 (expression.bv_nat 64 0));
      v_6221 <- eval (mux v_6220 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6222 <- eval (extract v_6217 60 64);
      v_6223 <- eval (eq v_6222 (expression.bv_nat 4 15));
      v_6224 <- eval (mux v_6223 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6225 <- eval (extract v_6218 63 64);
      v_6226 <- eval (eq v_6225 (expression.bv_nat 1 1));
      v_6227 <- eval (extract v_6218 62 63);
      v_6228 <- eval (eq v_6227 (expression.bv_nat 1 1));
      v_6229 <- eval (eq v_6226 v_6228);
      v_6230 <- eval (notBool_ v_6229);
      v_6231 <- eval (extract v_6218 61 62);
      v_6232 <- eval (eq v_6231 (expression.bv_nat 1 1));
      v_6233 <- eval (eq v_6230 v_6232);
      v_6234 <- eval (notBool_ v_6233);
      v_6235 <- eval (extract v_6218 60 61);
      v_6236 <- eval (eq v_6235 (expression.bv_nat 1 1));
      v_6237 <- eval (eq v_6234 v_6236);
      v_6238 <- eval (notBool_ v_6237);
      v_6239 <- eval (extract v_6218 59 60);
      v_6240 <- eval (eq v_6239 (expression.bv_nat 1 1));
      v_6241 <- eval (eq v_6238 v_6240);
      v_6242 <- eval (notBool_ v_6241);
      v_6243 <- eval (extract v_6218 58 59);
      v_6244 <- eval (eq v_6243 (expression.bv_nat 1 1));
      v_6245 <- eval (eq v_6242 v_6244);
      v_6246 <- eval (notBool_ v_6245);
      v_6247 <- eval (extract v_6218 57 58);
      v_6248 <- eval (eq v_6247 (expression.bv_nat 1 1));
      v_6249 <- eval (eq v_6246 v_6248);
      v_6250 <- eval (notBool_ v_6249);
      v_6251 <- eval (extract v_6218 56 57);
      v_6252 <- eval (eq v_6251 (expression.bv_nat 1 1));
      v_6253 <- eval (eq v_6250 v_6252);
      v_6254 <- eval (notBool_ v_6253);
      v_6255 <- eval (notBool_ v_6254);
      v_6256 <- eval (mux v_6255 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6257 <- eval (extract v_6217 0 1);
      v_6258 <- eval (eq v_6257 (expression.bv_nat 1 1));
      v_6259 <- eval (notBool_ v_6258);
      v_6260 <- eval (extract v_6217 1 64);
      v_6261 <- eval (eq v_6260 (expression.bv_nat 63 9223372036854775807));
      v_6262 <- eval (bit_and v_6259 v_6261);
      v_6263 <- eval (mux v_6262 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3131) v_6218;
      setRegister of v_6263;
      setRegister pf v_6256;
      setRegister af v_6224;
      setRegister zf v_6221;
      setRegister sf v_6219;
      pure ()
    pat_end;
    pattern fun (v_3128 : Mem) => do
      v_10393 <- evaluateAddress v_3128;
      v_10394 <- load v_10393 8;
      v_10395 <- eval (add v_10394 (expression.bv_nat 64 1));
      store v_10393 v_10395 8;
      v_10397 <- eval (extract v_10395 0 1);
      v_10398 <- eval (eq v_10395 (expression.bv_nat 64 0));
      v_10399 <- eval (mux v_10398 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10400 <- eval (extract v_10394 60 64);
      v_10401 <- eval (eq v_10400 (expression.bv_nat 4 15));
      v_10402 <- eval (mux v_10401 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10403 <- eval (extract v_10395 63 64);
      v_10404 <- eval (eq v_10403 (expression.bv_nat 1 1));
      v_10405 <- eval (extract v_10395 62 63);
      v_10406 <- eval (eq v_10405 (expression.bv_nat 1 1));
      v_10407 <- eval (eq v_10404 v_10406);
      v_10408 <- eval (notBool_ v_10407);
      v_10409 <- eval (extract v_10395 61 62);
      v_10410 <- eval (eq v_10409 (expression.bv_nat 1 1));
      v_10411 <- eval (eq v_10408 v_10410);
      v_10412 <- eval (notBool_ v_10411);
      v_10413 <- eval (extract v_10395 60 61);
      v_10414 <- eval (eq v_10413 (expression.bv_nat 1 1));
      v_10415 <- eval (eq v_10412 v_10414);
      v_10416 <- eval (notBool_ v_10415);
      v_10417 <- eval (extract v_10395 59 60);
      v_10418 <- eval (eq v_10417 (expression.bv_nat 1 1));
      v_10419 <- eval (eq v_10416 v_10418);
      v_10420 <- eval (notBool_ v_10419);
      v_10421 <- eval (extract v_10395 58 59);
      v_10422 <- eval (eq v_10421 (expression.bv_nat 1 1));
      v_10423 <- eval (eq v_10420 v_10422);
      v_10424 <- eval (notBool_ v_10423);
      v_10425 <- eval (extract v_10395 57 58);
      v_10426 <- eval (eq v_10425 (expression.bv_nat 1 1));
      v_10427 <- eval (eq v_10424 v_10426);
      v_10428 <- eval (notBool_ v_10427);
      v_10429 <- eval (extract v_10395 56 57);
      v_10430 <- eval (eq v_10429 (expression.bv_nat 1 1));
      v_10431 <- eval (eq v_10428 v_10430);
      v_10432 <- eval (notBool_ v_10431);
      v_10433 <- eval (notBool_ v_10432);
      v_10434 <- eval (mux v_10433 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10435 <- eval (extract v_10394 0 1);
      v_10436 <- eval (eq v_10435 (expression.bv_nat 1 1));
      v_10437 <- eval (notBool_ v_10436);
      v_10438 <- eval (extract v_10394 1 64);
      v_10439 <- eval (eq v_10438 (expression.bv_nat 63 9223372036854775807));
      v_10440 <- eval (bit_and v_10437 v_10439);
      v_10441 <- eval (mux v_10440 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_10441;
      setRegister pf v_10434;
      setRegister af v_10402;
      setRegister zf v_10399;
      setRegister sf v_10397;
      pure ()
    pat_end
def incw1 : instruction :=
  definst "incw" $ do
    pattern fun (v_3138 : reg (bv 16)) => do
      v_6273 <- getRegister v_3138;
      v_6274 <- eval (add v_6273 (expression.bv_nat 16 1));
      v_6275 <- eval (extract v_6274 0 1);
      v_6276 <- eval (eq v_6274 (expression.bv_nat 16 0));
      v_6277 <- eval (mux v_6276 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6278 <- eval (extract v_6273 12 16);
      v_6279 <- eval (eq v_6278 (expression.bv_nat 4 15));
      v_6280 <- eval (mux v_6279 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6281 <- eval (extract v_6274 15 16);
      v_6282 <- eval (eq v_6281 (expression.bv_nat 1 1));
      v_6283 <- eval (extract v_6274 14 15);
      v_6284 <- eval (eq v_6283 (expression.bv_nat 1 1));
      v_6285 <- eval (eq v_6282 v_6284);
      v_6286 <- eval (notBool_ v_6285);
      v_6287 <- eval (extract v_6274 13 14);
      v_6288 <- eval (eq v_6287 (expression.bv_nat 1 1));
      v_6289 <- eval (eq v_6286 v_6288);
      v_6290 <- eval (notBool_ v_6289);
      v_6291 <- eval (extract v_6274 12 13);
      v_6292 <- eval (eq v_6291 (expression.bv_nat 1 1));
      v_6293 <- eval (eq v_6290 v_6292);
      v_6294 <- eval (notBool_ v_6293);
      v_6295 <- eval (extract v_6274 11 12);
      v_6296 <- eval (eq v_6295 (expression.bv_nat 1 1));
      v_6297 <- eval (eq v_6294 v_6296);
      v_6298 <- eval (notBool_ v_6297);
      v_6299 <- eval (extract v_6274 10 11);
      v_6300 <- eval (eq v_6299 (expression.bv_nat 1 1));
      v_6301 <- eval (eq v_6298 v_6300);
      v_6302 <- eval (notBool_ v_6301);
      v_6303 <- eval (extract v_6274 9 10);
      v_6304 <- eval (eq v_6303 (expression.bv_nat 1 1));
      v_6305 <- eval (eq v_6302 v_6304);
      v_6306 <- eval (notBool_ v_6305);
      v_6307 <- eval (extract v_6274 8 9);
      v_6308 <- eval (eq v_6307 (expression.bv_nat 1 1));
      v_6309 <- eval (eq v_6306 v_6308);
      v_6310 <- eval (notBool_ v_6309);
      v_6311 <- eval (notBool_ v_6310);
      v_6312 <- eval (mux v_6311 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6313 <- eval (extract v_6273 0 1);
      v_6314 <- eval (eq v_6313 (expression.bv_nat 1 1));
      v_6315 <- eval (notBool_ v_6314);
      v_6316 <- eval (extract v_6273 1 16);
      v_6317 <- eval (eq v_6316 (expression.bv_nat 15 32767));
      v_6318 <- eval (bit_and v_6315 v_6317);
      v_6319 <- eval (mux v_6318 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3138) v_6274;
      setRegister of v_6319;
      setRegister pf v_6312;
      setRegister af v_6280;
      setRegister zf v_6277;
      setRegister sf v_6275;
      pure ()
    pat_end;
    pattern fun (v_3135 : Mem) => do
      v_10447 <- evaluateAddress v_3135;
      v_10448 <- load v_10447 2;
      v_10449 <- eval (add v_10448 (expression.bv_nat 16 1));
      store v_10447 v_10449 2;
      v_10451 <- eval (extract v_10449 0 1);
      v_10452 <- eval (eq v_10449 (expression.bv_nat 16 0));
      v_10453 <- eval (mux v_10452 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10454 <- eval (extract v_10448 12 16);
      v_10455 <- eval (eq v_10454 (expression.bv_nat 4 15));
      v_10456 <- eval (mux v_10455 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10457 <- eval (extract v_10449 15 16);
      v_10458 <- eval (eq v_10457 (expression.bv_nat 1 1));
      v_10459 <- eval (extract v_10449 14 15);
      v_10460 <- eval (eq v_10459 (expression.bv_nat 1 1));
      v_10461 <- eval (eq v_10458 v_10460);
      v_10462 <- eval (notBool_ v_10461);
      v_10463 <- eval (extract v_10449 13 14);
      v_10464 <- eval (eq v_10463 (expression.bv_nat 1 1));
      v_10465 <- eval (eq v_10462 v_10464);
      v_10466 <- eval (notBool_ v_10465);
      v_10467 <- eval (extract v_10449 12 13);
      v_10468 <- eval (eq v_10467 (expression.bv_nat 1 1));
      v_10469 <- eval (eq v_10466 v_10468);
      v_10470 <- eval (notBool_ v_10469);
      v_10471 <- eval (extract v_10449 11 12);
      v_10472 <- eval (eq v_10471 (expression.bv_nat 1 1));
      v_10473 <- eval (eq v_10470 v_10472);
      v_10474 <- eval (notBool_ v_10473);
      v_10475 <- eval (extract v_10449 10 11);
      v_10476 <- eval (eq v_10475 (expression.bv_nat 1 1));
      v_10477 <- eval (eq v_10474 v_10476);
      v_10478 <- eval (notBool_ v_10477);
      v_10479 <- eval (extract v_10449 9 10);
      v_10480 <- eval (eq v_10479 (expression.bv_nat 1 1));
      v_10481 <- eval (eq v_10478 v_10480);
      v_10482 <- eval (notBool_ v_10481);
      v_10483 <- eval (extract v_10449 8 9);
      v_10484 <- eval (eq v_10483 (expression.bv_nat 1 1));
      v_10485 <- eval (eq v_10482 v_10484);
      v_10486 <- eval (notBool_ v_10485);
      v_10487 <- eval (notBool_ v_10486);
      v_10488 <- eval (mux v_10487 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10489 <- eval (extract v_10448 0 1);
      v_10490 <- eval (eq v_10489 (expression.bv_nat 1 1));
      v_10491 <- eval (notBool_ v_10490);
      v_10492 <- eval (extract v_10448 1 16);
      v_10493 <- eval (eq v_10492 (expression.bv_nat 15 32767));
      v_10494 <- eval (bit_and v_10491 v_10493);
      v_10495 <- eval (mux v_10494 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_10495;
      setRegister pf v_10488;
      setRegister af v_10456;
      setRegister zf v_10453;
      setRegister sf v_10451;
      pure ()
    pat_end
def insertps1 : instruction :=
  definst "insertps" $ do
    pattern fun (v_3149 : imm int) (v_3145 : reg (bv 128)) (v_3146 : reg (bv 128)) => do
      v_6331 <- eval (handleImmediateWithSignExtend v_3149 8 8);
      v_6332 <- eval (extract v_6331 4 5);
      v_6333 <- eval (eq v_6332 (expression.bv_nat 1 1));
      v_6334 <- eval (extract v_6331 2 4);
      v_6335 <- eval (eq v_6334 (expression.bv_nat 2 0));
      v_6336 <- getRegister v_3146;
      v_6337 <- eval (extract v_6336 0 32);
      v_6338 <- eval (eq v_6334 (expression.bv_nat 2 1));
      v_6339 <- eval (eq v_6334 (expression.bv_nat 2 2));
      v_6340 <- eval (extract v_6331 0 2);
      v_6341 <- eval (eq v_6340 (expression.bv_nat 2 0));
      v_6342 <- getRegister v_3145;
      v_6343 <- eval (extract v_6342 96 128);
      v_6344 <- eval (eq v_6340 (expression.bv_nat 2 1));
      v_6345 <- eval (extract v_6342 64 96);
      v_6346 <- eval (eq v_6340 (expression.bv_nat 2 2));
      v_6347 <- eval (extract v_6342 32 64);
      v_6348 <- eval (extract v_6342 0 32);
      v_6349 <- eval (mux v_6346 v_6347 v_6348);
      v_6350 <- eval (mux v_6344 v_6345 v_6349);
      v_6351 <- eval (mux v_6341 v_6343 v_6350);
      v_6352 <- eval (mux v_6339 v_6337 v_6351);
      v_6353 <- eval (mux v_6338 v_6337 v_6352);
      v_6354 <- eval (mux v_6335 v_6337 v_6353);
      v_6355 <- eval (mux v_6333 (expression.bv_nat 32 0) v_6354);
      v_6356 <- eval (extract v_6331 5 6);
      v_6357 <- eval (eq v_6356 (expression.bv_nat 1 1));
      v_6358 <- eval (extract v_6336 32 64);
      v_6359 <- eval (mux v_6339 v_6351 v_6358);
      v_6360 <- eval (mux v_6338 v_6358 v_6359);
      v_6361 <- eval (mux v_6335 v_6358 v_6360);
      v_6362 <- eval (mux v_6357 (expression.bv_nat 32 0) v_6361);
      v_6363 <- eval (concat v_6355 v_6362);
      v_6364 <- eval (extract v_6331 6 7);
      v_6365 <- eval (eq v_6364 (expression.bv_nat 1 1));
      v_6366 <- eval (extract v_6336 64 96);
      v_6367 <- eval (mux v_6338 v_6351 v_6366);
      v_6368 <- eval (mux v_6335 v_6366 v_6367);
      v_6369 <- eval (mux v_6365 (expression.bv_nat 32 0) v_6368);
      v_6370 <- eval (concat v_6363 v_6369);
      v_6371 <- eval (extract v_6331 7 8);
      v_6372 <- eval (eq v_6371 (expression.bv_nat 1 1));
      v_6373 <- eval (extract v_6336 96 128);
      v_6374 <- eval (mux v_6335 v_6351 v_6373);
      v_6375 <- eval (mux v_6372 (expression.bv_nat 32 0) v_6374);
      v_6376 <- eval (concat v_6370 v_6375);
      setRegister (lhs.of_reg v_3146) v_6376;
      pure ()
    pat_end;
    pattern fun (v_3144 : imm int) (v_3143 : Mem) (v_3140 : reg (bv 128)) => do
      v_9952 <- eval (handleImmediateWithSignExtend v_3144 8 8);
      v_9953 <- eval (extract v_9952 4 5);
      v_9954 <- eval (eq v_9953 (expression.bv_nat 1 1));
      v_9955 <- eval (extract v_9952 2 4);
      v_9956 <- eval (eq v_9955 (expression.bv_nat 2 0));
      v_9957 <- getRegister v_3140;
      v_9958 <- eval (extract v_9957 0 32);
      v_9959 <- eval (eq v_9955 (expression.bv_nat 2 1));
      v_9960 <- eval (eq v_9955 (expression.bv_nat 2 2));
      v_9961 <- evaluateAddress v_3143;
      v_9962 <- load v_9961 4;
      v_9963 <- eval (mux v_9960 v_9958 v_9962);
      v_9964 <- eval (mux v_9959 v_9958 v_9963);
      v_9965 <- eval (mux v_9956 v_9958 v_9964);
      v_9966 <- eval (mux v_9954 (expression.bv_nat 32 0) v_9965);
      v_9967 <- eval (extract v_9952 5 6);
      v_9968 <- eval (eq v_9967 (expression.bv_nat 1 1));
      v_9969 <- eval (extract v_9957 32 64);
      v_9970 <- eval (mux v_9960 v_9962 v_9969);
      v_9971 <- eval (mux v_9959 v_9969 v_9970);
      v_9972 <- eval (mux v_9956 v_9969 v_9971);
      v_9973 <- eval (mux v_9968 (expression.bv_nat 32 0) v_9972);
      v_9974 <- eval (concat v_9966 v_9973);
      v_9975 <- eval (extract v_9952 6 7);
      v_9976 <- eval (eq v_9975 (expression.bv_nat 1 1));
      v_9977 <- eval (extract v_9957 64 96);
      v_9978 <- eval (mux v_9959 v_9962 v_9977);
      v_9979 <- eval (mux v_9956 v_9977 v_9978);
      v_9980 <- eval (mux v_9976 (expression.bv_nat 32 0) v_9979);
      v_9981 <- eval (concat v_9974 v_9980);
      v_9982 <- eval (extract v_9952 7 8);
      v_9983 <- eval (eq v_9982 (expression.bv_nat 1 1));
      v_9984 <- eval (extract v_9957 96 128);
      v_9985 <- eval (mux v_9956 v_9962 v_9984);
      v_9986 <- eval (mux v_9983 (expression.bv_nat 32 0) v_9985);
      v_9987 <- eval (concat v_9981 v_9986);
      setRegister (lhs.of_reg v_3140) v_9987;
      pure ()
    pat_end
def lddqu1 : instruction :=
  definst "lddqu" $ do
    pattern fun (v_3154 : Mem) (v_3151 : reg (bv 128)) => do
      v_9989 <- evaluateAddress v_3154;
      v_9990 <- load v_9989 16;
      setRegister (lhs.of_reg v_3151) v_9990;
      pure ()
    pat_end
def leal1 : instruction :=
  definst "leal" $ do
    pattern fun (v_3157 : Mem) (v_3158 : reg (bv 32)) => do
      v_7947 <- evaluateAddress v_3157;
      v_7948 <- eval (extract v_7947 32 64);
      setRegister (lhs.of_reg v_3158) v_7948;
      pure ()
    pat_end
def leaq1 : instruction :=
  definst "leaq" $ do
    pattern fun (v_3161 : Mem) (v_3162 : reg (bv 64)) => do
      v_7950 <- evaluateAddress v_3161;
      setRegister (lhs.of_reg v_3162) v_7950;
      pure ()
    pat_end
def leaw1 : instruction :=
  definst "leaw" $ do
    pattern fun (v_2318 : Mem) (v_2319 : reg (bv 16)) => do
      v_7396 <- evaluateAddress v_2318;
      v_7397 <- eval (extract v_7396 48 64);
      setRegister (lhs.of_reg v_2319) v_7397;
      pure ()
    pat_end
def lzcntq1 : instruction :=
  definst "lzcntq" $ do
    pattern fun (v_2326 : reg (bv 64)) (v_2327 : reg (bv 64)) => do
      v_3678 <- getRegister v_2326;
      v_3679 <- eval (extract v_3678 0 1);
      v_3680 <- eval (eq v_3679 (expression.bv_nat 1 1));
      v_3681 <- eval (extract v_3678 1 2);
      v_3682 <- eval (eq v_3681 (expression.bv_nat 1 1));
      v_3683 <- eval (extract v_3678 2 3);
      v_3684 <- eval (eq v_3683 (expression.bv_nat 1 1));
      v_3685 <- eval (extract v_3678 3 4);
      v_3686 <- eval (eq v_3685 (expression.bv_nat 1 1));
      v_3687 <- eval (extract v_3678 4 5);
      v_3688 <- eval (eq v_3687 (expression.bv_nat 1 1));
      v_3689 <- eval (extract v_3678 5 6);
      v_3690 <- eval (eq v_3689 (expression.bv_nat 1 1));
      v_3691 <- eval (extract v_3678 6 7);
      v_3692 <- eval (eq v_3691 (expression.bv_nat 1 1));
      v_3693 <- eval (extract v_3678 7 8);
      v_3694 <- eval (eq v_3693 (expression.bv_nat 1 1));
      v_3695 <- eval (extract v_3678 8 9);
      v_3696 <- eval (eq v_3695 (expression.bv_nat 1 1));
      v_3697 <- eval (extract v_3678 9 10);
      v_3698 <- eval (eq v_3697 (expression.bv_nat 1 1));
      v_3699 <- eval (extract v_3678 10 11);
      v_3700 <- eval (eq v_3699 (expression.bv_nat 1 1));
      v_3701 <- eval (extract v_3678 11 12);
      v_3702 <- eval (eq v_3701 (expression.bv_nat 1 1));
      v_3703 <- eval (extract v_3678 12 13);
      v_3704 <- eval (eq v_3703 (expression.bv_nat 1 1));
      v_3705 <- eval (extract v_3678 13 14);
      v_3706 <- eval (eq v_3705 (expression.bv_nat 1 1));
      v_3707 <- eval (extract v_3678 14 15);
      v_3708 <- eval (eq v_3707 (expression.bv_nat 1 1));
      v_3709 <- eval (extract v_3678 15 16);
      v_3710 <- eval (eq v_3709 (expression.bv_nat 1 1));
      v_3711 <- eval (extract v_3678 16 17);
      v_3712 <- eval (eq v_3711 (expression.bv_nat 1 1));
      v_3713 <- eval (extract v_3678 17 18);
      v_3714 <- eval (eq v_3713 (expression.bv_nat 1 1));
      v_3715 <- eval (extract v_3678 18 19);
      v_3716 <- eval (eq v_3715 (expression.bv_nat 1 1));
      v_3717 <- eval (extract v_3678 19 20);
      v_3718 <- eval (eq v_3717 (expression.bv_nat 1 1));
      v_3719 <- eval (extract v_3678 20 21);
      v_3720 <- eval (eq v_3719 (expression.bv_nat 1 1));
      v_3721 <- eval (extract v_3678 21 22);
      v_3722 <- eval (eq v_3721 (expression.bv_nat 1 1));
      v_3723 <- eval (extract v_3678 22 23);
      v_3724 <- eval (eq v_3723 (expression.bv_nat 1 1));
      v_3725 <- eval (extract v_3678 23 24);
      v_3726 <- eval (eq v_3725 (expression.bv_nat 1 1));
      v_3727 <- eval (extract v_3678 24 25);
      v_3728 <- eval (eq v_3727 (expression.bv_nat 1 1));
      v_3729 <- eval (extract v_3678 25 26);
      v_3730 <- eval (eq v_3729 (expression.bv_nat 1 1));
      v_3731 <- eval (extract v_3678 26 27);
      v_3732 <- eval (eq v_3731 (expression.bv_nat 1 1));
      v_3733 <- eval (extract v_3678 27 28);
      v_3734 <- eval (eq v_3733 (expression.bv_nat 1 1));
      v_3735 <- eval (extract v_3678 28 29);
      v_3736 <- eval (eq v_3735 (expression.bv_nat 1 1));
      v_3737 <- eval (extract v_3678 29 30);
      v_3738 <- eval (eq v_3737 (expression.bv_nat 1 1));
      v_3739 <- eval (extract v_3678 30 31);
      v_3740 <- eval (eq v_3739 (expression.bv_nat 1 1));
      v_3741 <- eval (extract v_3678 31 32);
      v_3742 <- eval (eq v_3741 (expression.bv_nat 1 1));
      v_3743 <- eval (extract v_3678 32 33);
      v_3744 <- eval (eq v_3743 (expression.bv_nat 1 1));
      v_3745 <- eval (extract v_3678 33 34);
      v_3746 <- eval (eq v_3745 (expression.bv_nat 1 1));
      v_3747 <- eval (extract v_3678 34 35);
      v_3748 <- eval (eq v_3747 (expression.bv_nat 1 1));
      v_3749 <- eval (extract v_3678 35 36);
      v_3750 <- eval (eq v_3749 (expression.bv_nat 1 1));
      v_3751 <- eval (extract v_3678 36 37);
      v_3752 <- eval (eq v_3751 (expression.bv_nat 1 1));
      v_3753 <- eval (extract v_3678 37 38);
      v_3754 <- eval (eq v_3753 (expression.bv_nat 1 1));
      v_3755 <- eval (extract v_3678 38 39);
      v_3756 <- eval (eq v_3755 (expression.bv_nat 1 1));
      v_3757 <- eval (extract v_3678 39 40);
      v_3758 <- eval (eq v_3757 (expression.bv_nat 1 1));
      v_3759 <- eval (extract v_3678 40 41);
      v_3760 <- eval (eq v_3759 (expression.bv_nat 1 1));
      v_3761 <- eval (extract v_3678 41 42);
      v_3762 <- eval (eq v_3761 (expression.bv_nat 1 1));
      v_3763 <- eval (extract v_3678 42 43);
      v_3764 <- eval (eq v_3763 (expression.bv_nat 1 1));
      v_3765 <- eval (extract v_3678 43 44);
      v_3766 <- eval (eq v_3765 (expression.bv_nat 1 1));
      v_3767 <- eval (extract v_3678 44 45);
      v_3768 <- eval (eq v_3767 (expression.bv_nat 1 1));
      v_3769 <- eval (extract v_3678 45 46);
      v_3770 <- eval (eq v_3769 (expression.bv_nat 1 1));
      v_3771 <- eval (extract v_3678 46 47);
      v_3772 <- eval (eq v_3771 (expression.bv_nat 1 1));
      v_3773 <- eval (extract v_3678 47 48);
      v_3774 <- eval (eq v_3773 (expression.bv_nat 1 1));
      v_3775 <- eval (extract v_3678 48 49);
      v_3776 <- eval (eq v_3775 (expression.bv_nat 1 1));
      v_3777 <- eval (extract v_3678 49 50);
      v_3778 <- eval (eq v_3777 (expression.bv_nat 1 1));
      v_3779 <- eval (extract v_3678 50 51);
      v_3780 <- eval (eq v_3779 (expression.bv_nat 1 1));
      v_3781 <- eval (extract v_3678 51 52);
      v_3782 <- eval (eq v_3781 (expression.bv_nat 1 1));
      v_3783 <- eval (extract v_3678 52 53);
      v_3784 <- eval (eq v_3783 (expression.bv_nat 1 1));
      v_3785 <- eval (extract v_3678 53 54);
      v_3786 <- eval (eq v_3785 (expression.bv_nat 1 1));
      v_3787 <- eval (extract v_3678 54 55);
      v_3788 <- eval (eq v_3787 (expression.bv_nat 1 1));
      v_3789 <- eval (extract v_3678 55 56);
      v_3790 <- eval (eq v_3789 (expression.bv_nat 1 1));
      v_3791 <- eval (extract v_3678 56 57);
      v_3792 <- eval (eq v_3791 (expression.bv_nat 1 1));
      v_3793 <- eval (extract v_3678 57 58);
      v_3794 <- eval (eq v_3793 (expression.bv_nat 1 1));
      v_3795 <- eval (extract v_3678 58 59);
      v_3796 <- eval (eq v_3795 (expression.bv_nat 1 1));
      v_3797 <- eval (extract v_3678 59 60);
      v_3798 <- eval (eq v_3797 (expression.bv_nat 1 1));
      v_3799 <- eval (extract v_3678 60 61);
      v_3800 <- eval (eq v_3799 (expression.bv_nat 1 1));
      v_3801 <- eval (extract v_3678 61 62);
      v_3802 <- eval (eq v_3801 (expression.bv_nat 1 1));
      v_3803 <- eval (extract v_3678 62 63);
      v_3804 <- eval (eq v_3803 (expression.bv_nat 1 1));
      v_3805 <- eval (extract v_3678 63 64);
      v_3806 <- eval (eq v_3805 (expression.bv_nat 1 1));
      v_3807 <- eval (mux v_3806 (expression.bv_nat 64 63) (expression.bv_nat 64 64));
      v_3808 <- eval (mux v_3804 (expression.bv_nat 64 62) v_3807);
      v_3809 <- eval (mux v_3802 (expression.bv_nat 64 61) v_3808);
      v_3810 <- eval (mux v_3800 (expression.bv_nat 64 60) v_3809);
      v_3811 <- eval (mux v_3798 (expression.bv_nat 64 59) v_3810);
      v_3812 <- eval (mux v_3796 (expression.bv_nat 64 58) v_3811);
      v_3813 <- eval (mux v_3794 (expression.bv_nat 64 57) v_3812);
      v_3814 <- eval (mux v_3792 (expression.bv_nat 64 56) v_3813);
      v_3815 <- eval (mux v_3790 (expression.bv_nat 64 55) v_3814);
      v_3816 <- eval (mux v_3788 (expression.bv_nat 64 54) v_3815);
      v_3817 <- eval (mux v_3786 (expression.bv_nat 64 53) v_3816);
      v_3818 <- eval (mux v_3784 (expression.bv_nat 64 52) v_3817);
      v_3819 <- eval (mux v_3782 (expression.bv_nat 64 51) v_3818);
      v_3820 <- eval (mux v_3780 (expression.bv_nat 64 50) v_3819);
      v_3821 <- eval (mux v_3778 (expression.bv_nat 64 49) v_3820);
      v_3822 <- eval (mux v_3776 (expression.bv_nat 64 48) v_3821);
      v_3823 <- eval (mux v_3774 (expression.bv_nat 64 47) v_3822);
      v_3824 <- eval (mux v_3772 (expression.bv_nat 64 46) v_3823);
      v_3825 <- eval (mux v_3770 (expression.bv_nat 64 45) v_3824);
      v_3826 <- eval (mux v_3768 (expression.bv_nat 64 44) v_3825);
      v_3827 <- eval (mux v_3766 (expression.bv_nat 64 43) v_3826);
      v_3828 <- eval (mux v_3764 (expression.bv_nat 64 42) v_3827);
      v_3829 <- eval (mux v_3762 (expression.bv_nat 64 41) v_3828);
      v_3830 <- eval (mux v_3760 (expression.bv_nat 64 40) v_3829);
      v_3831 <- eval (mux v_3758 (expression.bv_nat 64 39) v_3830);
      v_3832 <- eval (mux v_3756 (expression.bv_nat 64 38) v_3831);
      v_3833 <- eval (mux v_3754 (expression.bv_nat 64 37) v_3832);
      v_3834 <- eval (mux v_3752 (expression.bv_nat 64 36) v_3833);
      v_3835 <- eval (mux v_3750 (expression.bv_nat 64 35) v_3834);
      v_3836 <- eval (mux v_3748 (expression.bv_nat 64 34) v_3835);
      v_3837 <- eval (mux v_3746 (expression.bv_nat 64 33) v_3836);
      v_3838 <- eval (mux v_3744 (expression.bv_nat 64 32) v_3837);
      v_3839 <- eval (mux v_3742 (expression.bv_nat 64 31) v_3838);
      v_3840 <- eval (mux v_3740 (expression.bv_nat 64 30) v_3839);
      v_3841 <- eval (mux v_3738 (expression.bv_nat 64 29) v_3840);
      v_3842 <- eval (mux v_3736 (expression.bv_nat 64 28) v_3841);
      v_3843 <- eval (mux v_3734 (expression.bv_nat 64 27) v_3842);
      v_3844 <- eval (mux v_3732 (expression.bv_nat 64 26) v_3843);
      v_3845 <- eval (mux v_3730 (expression.bv_nat 64 25) v_3844);
      v_3846 <- eval (mux v_3728 (expression.bv_nat 64 24) v_3845);
      v_3847 <- eval (mux v_3726 (expression.bv_nat 64 23) v_3846);
      v_3848 <- eval (mux v_3724 (expression.bv_nat 64 22) v_3847);
      v_3849 <- eval (mux v_3722 (expression.bv_nat 64 21) v_3848);
      v_3850 <- eval (mux v_3720 (expression.bv_nat 64 20) v_3849);
      v_3851 <- eval (mux v_3718 (expression.bv_nat 64 19) v_3850);
      v_3852 <- eval (mux v_3716 (expression.bv_nat 64 18) v_3851);
      v_3853 <- eval (mux v_3714 (expression.bv_nat 64 17) v_3852);
      v_3854 <- eval (mux v_3712 (expression.bv_nat 64 16) v_3853);
      v_3855 <- eval (mux v_3710 (expression.bv_nat 64 15) v_3854);
      v_3856 <- eval (mux v_3708 (expression.bv_nat 64 14) v_3855);
      v_3857 <- eval (mux v_3706 (expression.bv_nat 64 13) v_3856);
      v_3858 <- eval (mux v_3704 (expression.bv_nat 64 12) v_3857);
      v_3859 <- eval (mux v_3702 (expression.bv_nat 64 11) v_3858);
      v_3860 <- eval (mux v_3700 (expression.bv_nat 64 10) v_3859);
      v_3861 <- eval (mux v_3698 (expression.bv_nat 64 9) v_3860);
      v_3862 <- eval (mux v_3696 (expression.bv_nat 64 8) v_3861);
      v_3863 <- eval (mux v_3694 (expression.bv_nat 64 7) v_3862);
      v_3864 <- eval (mux v_3692 (expression.bv_nat 64 6) v_3863);
      v_3865 <- eval (mux v_3690 (expression.bv_nat 64 5) v_3864);
      v_3866 <- eval (mux v_3688 (expression.bv_nat 64 4) v_3865);
      v_3867 <- eval (mux v_3686 (expression.bv_nat 64 3) v_3866);
      v_3868 <- eval (mux v_3684 (expression.bv_nat 64 2) v_3867);
      v_3869 <- eval (mux v_3682 (expression.bv_nat 64 1) v_3868);
      v_3870 <- eval (mux v_3680 (expression.bv_nat 64 0) v_3869);
      v_3871 <- eval (eq v_3870 (expression.bv_nat 64 64));
      v_3872 <- eval (mux v_3871 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_3873 <- eval (eq v_3870 (expression.bv_nat 64 0));
      v_3874 <- eval (mux v_3873 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2327) v_3870;
      setRegister of undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister zf v_3874;
      setRegister sf undef;
      setRegister cf v_3872;
      pure ()
    pat_end;
    pattern fun (v_2322 : Mem) (v_2323 : reg (bv 64)) => do
      v_8153 <- evaluateAddress v_2322;
      v_8154 <- load v_8153 8;
      v_8155 <- eval (extract v_8154 0 1);
      v_8156 <- eval (eq v_8155 (expression.bv_nat 1 1));
      v_8157 <- eval (extract v_8154 1 2);
      v_8158 <- eval (eq v_8157 (expression.bv_nat 1 1));
      v_8159 <- eval (extract v_8154 2 3);
      v_8160 <- eval (eq v_8159 (expression.bv_nat 1 1));
      v_8161 <- eval (extract v_8154 3 4);
      v_8162 <- eval (eq v_8161 (expression.bv_nat 1 1));
      v_8163 <- eval (extract v_8154 4 5);
      v_8164 <- eval (eq v_8163 (expression.bv_nat 1 1));
      v_8165 <- eval (extract v_8154 5 6);
      v_8166 <- eval (eq v_8165 (expression.bv_nat 1 1));
      v_8167 <- eval (extract v_8154 6 7);
      v_8168 <- eval (eq v_8167 (expression.bv_nat 1 1));
      v_8169 <- eval (extract v_8154 7 8);
      v_8170 <- eval (eq v_8169 (expression.bv_nat 1 1));
      v_8171 <- eval (extract v_8154 8 9);
      v_8172 <- eval (eq v_8171 (expression.bv_nat 1 1));
      v_8173 <- eval (extract v_8154 9 10);
      v_8174 <- eval (eq v_8173 (expression.bv_nat 1 1));
      v_8175 <- eval (extract v_8154 10 11);
      v_8176 <- eval (eq v_8175 (expression.bv_nat 1 1));
      v_8177 <- eval (extract v_8154 11 12);
      v_8178 <- eval (eq v_8177 (expression.bv_nat 1 1));
      v_8179 <- eval (extract v_8154 12 13);
      v_8180 <- eval (eq v_8179 (expression.bv_nat 1 1));
      v_8181 <- eval (extract v_8154 13 14);
      v_8182 <- eval (eq v_8181 (expression.bv_nat 1 1));
      v_8183 <- eval (extract v_8154 14 15);
      v_8184 <- eval (eq v_8183 (expression.bv_nat 1 1));
      v_8185 <- eval (extract v_8154 15 16);
      v_8186 <- eval (eq v_8185 (expression.bv_nat 1 1));
      v_8187 <- eval (extract v_8154 16 17);
      v_8188 <- eval (eq v_8187 (expression.bv_nat 1 1));
      v_8189 <- eval (extract v_8154 17 18);
      v_8190 <- eval (eq v_8189 (expression.bv_nat 1 1));
      v_8191 <- eval (extract v_8154 18 19);
      v_8192 <- eval (eq v_8191 (expression.bv_nat 1 1));
      v_8193 <- eval (extract v_8154 19 20);
      v_8194 <- eval (eq v_8193 (expression.bv_nat 1 1));
      v_8195 <- eval (extract v_8154 20 21);
      v_8196 <- eval (eq v_8195 (expression.bv_nat 1 1));
      v_8197 <- eval (extract v_8154 21 22);
      v_8198 <- eval (eq v_8197 (expression.bv_nat 1 1));
      v_8199 <- eval (extract v_8154 22 23);
      v_8200 <- eval (eq v_8199 (expression.bv_nat 1 1));
      v_8201 <- eval (extract v_8154 23 24);
      v_8202 <- eval (eq v_8201 (expression.bv_nat 1 1));
      v_8203 <- eval (extract v_8154 24 25);
      v_8204 <- eval (eq v_8203 (expression.bv_nat 1 1));
      v_8205 <- eval (extract v_8154 25 26);
      v_8206 <- eval (eq v_8205 (expression.bv_nat 1 1));
      v_8207 <- eval (extract v_8154 26 27);
      v_8208 <- eval (eq v_8207 (expression.bv_nat 1 1));
      v_8209 <- eval (extract v_8154 27 28);
      v_8210 <- eval (eq v_8209 (expression.bv_nat 1 1));
      v_8211 <- eval (extract v_8154 28 29);
      v_8212 <- eval (eq v_8211 (expression.bv_nat 1 1));
      v_8213 <- eval (extract v_8154 29 30);
      v_8214 <- eval (eq v_8213 (expression.bv_nat 1 1));
      v_8215 <- eval (extract v_8154 30 31);
      v_8216 <- eval (eq v_8215 (expression.bv_nat 1 1));
      v_8217 <- eval (extract v_8154 31 32);
      v_8218 <- eval (eq v_8217 (expression.bv_nat 1 1));
      v_8219 <- eval (extract v_8154 32 33);
      v_8220 <- eval (eq v_8219 (expression.bv_nat 1 1));
      v_8221 <- eval (extract v_8154 33 34);
      v_8222 <- eval (eq v_8221 (expression.bv_nat 1 1));
      v_8223 <- eval (extract v_8154 34 35);
      v_8224 <- eval (eq v_8223 (expression.bv_nat 1 1));
      v_8225 <- eval (extract v_8154 35 36);
      v_8226 <- eval (eq v_8225 (expression.bv_nat 1 1));
      v_8227 <- eval (extract v_8154 36 37);
      v_8228 <- eval (eq v_8227 (expression.bv_nat 1 1));
      v_8229 <- eval (extract v_8154 37 38);
      v_8230 <- eval (eq v_8229 (expression.bv_nat 1 1));
      v_8231 <- eval (extract v_8154 38 39);
      v_8232 <- eval (eq v_8231 (expression.bv_nat 1 1));
      v_8233 <- eval (extract v_8154 39 40);
      v_8234 <- eval (eq v_8233 (expression.bv_nat 1 1));
      v_8235 <- eval (extract v_8154 40 41);
      v_8236 <- eval (eq v_8235 (expression.bv_nat 1 1));
      v_8237 <- eval (extract v_8154 41 42);
      v_8238 <- eval (eq v_8237 (expression.bv_nat 1 1));
      v_8239 <- eval (extract v_8154 42 43);
      v_8240 <- eval (eq v_8239 (expression.bv_nat 1 1));
      v_8241 <- eval (extract v_8154 43 44);
      v_8242 <- eval (eq v_8241 (expression.bv_nat 1 1));
      v_8243 <- eval (extract v_8154 44 45);
      v_8244 <- eval (eq v_8243 (expression.bv_nat 1 1));
      v_8245 <- eval (extract v_8154 45 46);
      v_8246 <- eval (eq v_8245 (expression.bv_nat 1 1));
      v_8247 <- eval (extract v_8154 46 47);
      v_8248 <- eval (eq v_8247 (expression.bv_nat 1 1));
      v_8249 <- eval (extract v_8154 47 48);
      v_8250 <- eval (eq v_8249 (expression.bv_nat 1 1));
      v_8251 <- eval (extract v_8154 48 49);
      v_8252 <- eval (eq v_8251 (expression.bv_nat 1 1));
      v_8253 <- eval (extract v_8154 49 50);
      v_8254 <- eval (eq v_8253 (expression.bv_nat 1 1));
      v_8255 <- eval (extract v_8154 50 51);
      v_8256 <- eval (eq v_8255 (expression.bv_nat 1 1));
      v_8257 <- eval (extract v_8154 51 52);
      v_8258 <- eval (eq v_8257 (expression.bv_nat 1 1));
      v_8259 <- eval (extract v_8154 52 53);
      v_8260 <- eval (eq v_8259 (expression.bv_nat 1 1));
      v_8261 <- eval (extract v_8154 53 54);
      v_8262 <- eval (eq v_8261 (expression.bv_nat 1 1));
      v_8263 <- eval (extract v_8154 54 55);
      v_8264 <- eval (eq v_8263 (expression.bv_nat 1 1));
      v_8265 <- eval (extract v_8154 55 56);
      v_8266 <- eval (eq v_8265 (expression.bv_nat 1 1));
      v_8267 <- eval (extract v_8154 56 57);
      v_8268 <- eval (eq v_8267 (expression.bv_nat 1 1));
      v_8269 <- eval (extract v_8154 57 58);
      v_8270 <- eval (eq v_8269 (expression.bv_nat 1 1));
      v_8271 <- eval (extract v_8154 58 59);
      v_8272 <- eval (eq v_8271 (expression.bv_nat 1 1));
      v_8273 <- eval (extract v_8154 59 60);
      v_8274 <- eval (eq v_8273 (expression.bv_nat 1 1));
      v_8275 <- eval (extract v_8154 60 61);
      v_8276 <- eval (eq v_8275 (expression.bv_nat 1 1));
      v_8277 <- eval (extract v_8154 61 62);
      v_8278 <- eval (eq v_8277 (expression.bv_nat 1 1));
      v_8279 <- eval (extract v_8154 62 63);
      v_8280 <- eval (eq v_8279 (expression.bv_nat 1 1));
      v_8281 <- eval (extract v_8154 63 64);
      v_8282 <- eval (eq v_8281 (expression.bv_nat 1 1));
      v_8283 <- eval (mux v_8282 (expression.bv_nat 64 63) (expression.bv_nat 64 64));
      v_8284 <- eval (mux v_8280 (expression.bv_nat 64 62) v_8283);
      v_8285 <- eval (mux v_8278 (expression.bv_nat 64 61) v_8284);
      v_8286 <- eval (mux v_8276 (expression.bv_nat 64 60) v_8285);
      v_8287 <- eval (mux v_8274 (expression.bv_nat 64 59) v_8286);
      v_8288 <- eval (mux v_8272 (expression.bv_nat 64 58) v_8287);
      v_8289 <- eval (mux v_8270 (expression.bv_nat 64 57) v_8288);
      v_8290 <- eval (mux v_8268 (expression.bv_nat 64 56) v_8289);
      v_8291 <- eval (mux v_8266 (expression.bv_nat 64 55) v_8290);
      v_8292 <- eval (mux v_8264 (expression.bv_nat 64 54) v_8291);
      v_8293 <- eval (mux v_8262 (expression.bv_nat 64 53) v_8292);
      v_8294 <- eval (mux v_8260 (expression.bv_nat 64 52) v_8293);
      v_8295 <- eval (mux v_8258 (expression.bv_nat 64 51) v_8294);
      v_8296 <- eval (mux v_8256 (expression.bv_nat 64 50) v_8295);
      v_8297 <- eval (mux v_8254 (expression.bv_nat 64 49) v_8296);
      v_8298 <- eval (mux v_8252 (expression.bv_nat 64 48) v_8297);
      v_8299 <- eval (mux v_8250 (expression.bv_nat 64 47) v_8298);
      v_8300 <- eval (mux v_8248 (expression.bv_nat 64 46) v_8299);
      v_8301 <- eval (mux v_8246 (expression.bv_nat 64 45) v_8300);
      v_8302 <- eval (mux v_8244 (expression.bv_nat 64 44) v_8301);
      v_8303 <- eval (mux v_8242 (expression.bv_nat 64 43) v_8302);
      v_8304 <- eval (mux v_8240 (expression.bv_nat 64 42) v_8303);
      v_8305 <- eval (mux v_8238 (expression.bv_nat 64 41) v_8304);
      v_8306 <- eval (mux v_8236 (expression.bv_nat 64 40) v_8305);
      v_8307 <- eval (mux v_8234 (expression.bv_nat 64 39) v_8306);
      v_8308 <- eval (mux v_8232 (expression.bv_nat 64 38) v_8307);
      v_8309 <- eval (mux v_8230 (expression.bv_nat 64 37) v_8308);
      v_8310 <- eval (mux v_8228 (expression.bv_nat 64 36) v_8309);
      v_8311 <- eval (mux v_8226 (expression.bv_nat 64 35) v_8310);
      v_8312 <- eval (mux v_8224 (expression.bv_nat 64 34) v_8311);
      v_8313 <- eval (mux v_8222 (expression.bv_nat 64 33) v_8312);
      v_8314 <- eval (mux v_8220 (expression.bv_nat 64 32) v_8313);
      v_8315 <- eval (mux v_8218 (expression.bv_nat 64 31) v_8314);
      v_8316 <- eval (mux v_8216 (expression.bv_nat 64 30) v_8315);
      v_8317 <- eval (mux v_8214 (expression.bv_nat 64 29) v_8316);
      v_8318 <- eval (mux v_8212 (expression.bv_nat 64 28) v_8317);
      v_8319 <- eval (mux v_8210 (expression.bv_nat 64 27) v_8318);
      v_8320 <- eval (mux v_8208 (expression.bv_nat 64 26) v_8319);
      v_8321 <- eval (mux v_8206 (expression.bv_nat 64 25) v_8320);
      v_8322 <- eval (mux v_8204 (expression.bv_nat 64 24) v_8321);
      v_8323 <- eval (mux v_8202 (expression.bv_nat 64 23) v_8322);
      v_8324 <- eval (mux v_8200 (expression.bv_nat 64 22) v_8323);
      v_8325 <- eval (mux v_8198 (expression.bv_nat 64 21) v_8324);
      v_8326 <- eval (mux v_8196 (expression.bv_nat 64 20) v_8325);
      v_8327 <- eval (mux v_8194 (expression.bv_nat 64 19) v_8326);
      v_8328 <- eval (mux v_8192 (expression.bv_nat 64 18) v_8327);
      v_8329 <- eval (mux v_8190 (expression.bv_nat 64 17) v_8328);
      v_8330 <- eval (mux v_8188 (expression.bv_nat 64 16) v_8329);
      v_8331 <- eval (mux v_8186 (expression.bv_nat 64 15) v_8330);
      v_8332 <- eval (mux v_8184 (expression.bv_nat 64 14) v_8331);
      v_8333 <- eval (mux v_8182 (expression.bv_nat 64 13) v_8332);
      v_8334 <- eval (mux v_8180 (expression.bv_nat 64 12) v_8333);
      v_8335 <- eval (mux v_8178 (expression.bv_nat 64 11) v_8334);
      v_8336 <- eval (mux v_8176 (expression.bv_nat 64 10) v_8335);
      v_8337 <- eval (mux v_8174 (expression.bv_nat 64 9) v_8336);
      v_8338 <- eval (mux v_8172 (expression.bv_nat 64 8) v_8337);
      v_8339 <- eval (mux v_8170 (expression.bv_nat 64 7) v_8338);
      v_8340 <- eval (mux v_8168 (expression.bv_nat 64 6) v_8339);
      v_8341 <- eval (mux v_8166 (expression.bv_nat 64 5) v_8340);
      v_8342 <- eval (mux v_8164 (expression.bv_nat 64 4) v_8341);
      v_8343 <- eval (mux v_8162 (expression.bv_nat 64 3) v_8342);
      v_8344 <- eval (mux v_8160 (expression.bv_nat 64 2) v_8343);
      v_8345 <- eval (mux v_8158 (expression.bv_nat 64 1) v_8344);
      v_8346 <- eval (mux v_8156 (expression.bv_nat 64 0) v_8345);
      v_8347 <- eval (eq v_8346 (expression.bv_nat 64 64));
      v_8348 <- eval (mux v_8347 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8349 <- eval (eq v_8346 (expression.bv_nat 64 0));
      v_8350 <- eval (mux v_8349 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2323) v_8346;
      setRegister of undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister zf v_8350;
      setRegister sf undef;
      setRegister cf v_8348;
      pure ()
    pat_end
def lzcntw1 : instruction :=
  definst "lzcntw" $ do
    pattern fun (v_2335 : reg (bv 16)) (v_2336 : reg (bv 16)) => do
      v_3886 <- getRegister v_2335;
      v_3887 <- eval (extract v_3886 0 1);
      v_3888 <- eval (eq v_3887 (expression.bv_nat 1 1));
      v_3889 <- eval (extract v_3886 1 2);
      v_3890 <- eval (eq v_3889 (expression.bv_nat 1 1));
      v_3891 <- eval (extract v_3886 2 3);
      v_3892 <- eval (eq v_3891 (expression.bv_nat 1 1));
      v_3893 <- eval (extract v_3886 3 4);
      v_3894 <- eval (eq v_3893 (expression.bv_nat 1 1));
      v_3895 <- eval (extract v_3886 4 5);
      v_3896 <- eval (eq v_3895 (expression.bv_nat 1 1));
      v_3897 <- eval (extract v_3886 5 6);
      v_3898 <- eval (eq v_3897 (expression.bv_nat 1 1));
      v_3899 <- eval (extract v_3886 6 7);
      v_3900 <- eval (eq v_3899 (expression.bv_nat 1 1));
      v_3901 <- eval (extract v_3886 7 8);
      v_3902 <- eval (eq v_3901 (expression.bv_nat 1 1));
      v_3903 <- eval (extract v_3886 8 9);
      v_3904 <- eval (eq v_3903 (expression.bv_nat 1 1));
      v_3905 <- eval (extract v_3886 9 10);
      v_3906 <- eval (eq v_3905 (expression.bv_nat 1 1));
      v_3907 <- eval (extract v_3886 10 11);
      v_3908 <- eval (eq v_3907 (expression.bv_nat 1 1));
      v_3909 <- eval (extract v_3886 11 12);
      v_3910 <- eval (eq v_3909 (expression.bv_nat 1 1));
      v_3911 <- eval (extract v_3886 12 13);
      v_3912 <- eval (eq v_3911 (expression.bv_nat 1 1));
      v_3913 <- eval (extract v_3886 13 14);
      v_3914 <- eval (eq v_3913 (expression.bv_nat 1 1));
      v_3915 <- eval (extract v_3886 14 15);
      v_3916 <- eval (eq v_3915 (expression.bv_nat 1 1));
      v_3917 <- eval (extract v_3886 15 16);
      v_3918 <- eval (eq v_3917 (expression.bv_nat 1 1));
      v_3919 <- eval (mux v_3918 (expression.bv_nat 16 15) (expression.bv_nat 16 16));
      v_3920 <- eval (mux v_3916 (expression.bv_nat 16 14) v_3919);
      v_3921 <- eval (mux v_3914 (expression.bv_nat 16 13) v_3920);
      v_3922 <- eval (mux v_3912 (expression.bv_nat 16 12) v_3921);
      v_3923 <- eval (mux v_3910 (expression.bv_nat 16 11) v_3922);
      v_3924 <- eval (mux v_3908 (expression.bv_nat 16 10) v_3923);
      v_3925 <- eval (mux v_3906 (expression.bv_nat 16 9) v_3924);
      v_3926 <- eval (mux v_3904 (expression.bv_nat 16 8) v_3925);
      v_3927 <- eval (mux v_3902 (expression.bv_nat 16 7) v_3926);
      v_3928 <- eval (mux v_3900 (expression.bv_nat 16 6) v_3927);
      v_3929 <- eval (mux v_3898 (expression.bv_nat 16 5) v_3928);
      v_3930 <- eval (mux v_3896 (expression.bv_nat 16 4) v_3929);
      v_3931 <- eval (mux v_3894 (expression.bv_nat 16 3) v_3930);
      v_3932 <- eval (mux v_3892 (expression.bv_nat 16 2) v_3931);
      v_3933 <- eval (mux v_3890 (expression.bv_nat 16 1) v_3932);
      v_3934 <- eval (mux v_3888 (expression.bv_nat 16 0) v_3933);
      v_3935 <- eval (eq v_3934 (expression.bv_nat 16 16));
      v_3936 <- eval (mux v_3935 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_3937 <- eval (eq v_3934 (expression.bv_nat 16 0));
      v_3938 <- eval (mux v_3937 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2336) v_3934;
      setRegister of undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister zf v_3938;
      setRegister sf undef;
      setRegister cf v_3936;
      pure ()
    pat_end;
    pattern fun (v_2331 : Mem) (v_2332 : reg (bv 16)) => do
      v_8358 <- evaluateAddress v_2331;
      v_8359 <- load v_8358 2;
      v_8360 <- eval (extract v_8359 0 1);
      v_8361 <- eval (eq v_8360 (expression.bv_nat 1 1));
      v_8362 <- eval (extract v_8359 1 2);
      v_8363 <- eval (eq v_8362 (expression.bv_nat 1 1));
      v_8364 <- eval (extract v_8359 2 3);
      v_8365 <- eval (eq v_8364 (expression.bv_nat 1 1));
      v_8366 <- eval (extract v_8359 3 4);
      v_8367 <- eval (eq v_8366 (expression.bv_nat 1 1));
      v_8368 <- eval (extract v_8359 4 5);
      v_8369 <- eval (eq v_8368 (expression.bv_nat 1 1));
      v_8370 <- eval (extract v_8359 5 6);
      v_8371 <- eval (eq v_8370 (expression.bv_nat 1 1));
      v_8372 <- eval (extract v_8359 6 7);
      v_8373 <- eval (eq v_8372 (expression.bv_nat 1 1));
      v_8374 <- eval (extract v_8359 7 8);
      v_8375 <- eval (eq v_8374 (expression.bv_nat 1 1));
      v_8376 <- eval (extract v_8359 8 9);
      v_8377 <- eval (eq v_8376 (expression.bv_nat 1 1));
      v_8378 <- eval (extract v_8359 9 10);
      v_8379 <- eval (eq v_8378 (expression.bv_nat 1 1));
      v_8380 <- eval (extract v_8359 10 11);
      v_8381 <- eval (eq v_8380 (expression.bv_nat 1 1));
      v_8382 <- eval (extract v_8359 11 12);
      v_8383 <- eval (eq v_8382 (expression.bv_nat 1 1));
      v_8384 <- eval (extract v_8359 12 13);
      v_8385 <- eval (eq v_8384 (expression.bv_nat 1 1));
      v_8386 <- eval (extract v_8359 13 14);
      v_8387 <- eval (eq v_8386 (expression.bv_nat 1 1));
      v_8388 <- eval (extract v_8359 14 15);
      v_8389 <- eval (eq v_8388 (expression.bv_nat 1 1));
      v_8390 <- eval (extract v_8359 15 16);
      v_8391 <- eval (eq v_8390 (expression.bv_nat 1 1));
      v_8392 <- eval (mux v_8391 (expression.bv_nat 16 15) (expression.bv_nat 16 16));
      v_8393 <- eval (mux v_8389 (expression.bv_nat 16 14) v_8392);
      v_8394 <- eval (mux v_8387 (expression.bv_nat 16 13) v_8393);
      v_8395 <- eval (mux v_8385 (expression.bv_nat 16 12) v_8394);
      v_8396 <- eval (mux v_8383 (expression.bv_nat 16 11) v_8395);
      v_8397 <- eval (mux v_8381 (expression.bv_nat 16 10) v_8396);
      v_8398 <- eval (mux v_8379 (expression.bv_nat 16 9) v_8397);
      v_8399 <- eval (mux v_8377 (expression.bv_nat 16 8) v_8398);
      v_8400 <- eval (mux v_8375 (expression.bv_nat 16 7) v_8399);
      v_8401 <- eval (mux v_8373 (expression.bv_nat 16 6) v_8400);
      v_8402 <- eval (mux v_8371 (expression.bv_nat 16 5) v_8401);
      v_8403 <- eval (mux v_8369 (expression.bv_nat 16 4) v_8402);
      v_8404 <- eval (mux v_8367 (expression.bv_nat 16 3) v_8403);
      v_8405 <- eval (mux v_8365 (expression.bv_nat 16 2) v_8404);
      v_8406 <- eval (mux v_8363 (expression.bv_nat 16 1) v_8405);
      v_8407 <- eval (mux v_8361 (expression.bv_nat 16 0) v_8406);
      v_8408 <- eval (eq v_8407 (expression.bv_nat 16 16));
      v_8409 <- eval (mux v_8408 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8410 <- eval (eq v_8407 (expression.bv_nat 16 0));
      v_8411 <- eval (mux v_8410 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2332) v_8407;
      setRegister of undef;
      setRegister pf undef;
      setRegister zf v_8411;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_8409;
      pure ()
    pat_end
def maxpd1 : instruction :=
  definst "maxpd" $ do
    pattern fun (v_2342 : reg (bv 128)) (v_2343 : reg (bv 128)) => do
      v_3950 <- getRegister v_2343;
      v_3951 <- eval (extract v_3950 0 64);
      v_3952 <- getRegister v_2342;
      v_3953 <- eval (extract v_3952 0 64);
      v_3954 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX maxcmp_double v_3951 v_3953);
      v_3955 <- eval (eq v_3954 (expression.bv_nat 1 1));
      v_3956 <- eval (mux v_3955 v_3951 v_3953);
      v_3957 <- eval (extract v_3950 64 128);
      v_3958 <- eval (extract v_3952 64 128);
      v_3959 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX maxcmp_double v_3957 v_3958);
      v_3960 <- eval (eq v_3959 (expression.bv_nat 1 1));
      v_3961 <- eval (mux v_3960 v_3957 v_3958);
      v_3962 <- eval (concat v_3956 v_3961);
      setRegister (lhs.of_reg v_2343) v_3962;
      pure ()
    pat_end;
    pattern fun (v_2341 : Mem) (v_2338 : reg (bv 128)) => do
      v_8419 <- getRegister v_2338;
      v_8420 <- eval (extract v_8419 0 64);
      v_8421 <- evaluateAddress v_2341;
      v_8422 <- load v_8421 16;
      v_8423 <- eval (extract v_8422 0 64);
      v_8424 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX maxcmp_double v_8420 v_8423);
      v_8425 <- eval (eq v_8424 (expression.bv_nat 1 1));
      v_8426 <- eval (mux v_8425 v_8420 v_8423);
      v_8427 <- eval (extract v_8419 64 128);
      v_8428 <- eval (extract v_8422 64 128);
      v_8429 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX maxcmp_double v_8427 v_8428);
      v_8430 <- eval (eq v_8429 (expression.bv_nat 1 1));
      v_8431 <- eval (mux v_8430 v_8427 v_8428);
      v_8432 <- eval (concat v_8426 v_8431);
      setRegister (lhs.of_reg v_2338) v_8432;
      pure ()
    pat_end
def maxps1 : instruction :=
  definst "maxps" $ do
    pattern fun (v_2351 : reg (bv 128)) (v_2352 : reg (bv 128)) => do
      v_3968 <- getRegister v_2352;
      v_3969 <- eval (extract v_3968 0 32);
      v_3970 <- getRegister v_2351;
      v_3971 <- eval (extract v_3970 0 32);
      v_3972 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX maxcmp_single v_3969 v_3971);
      v_3973 <- eval (eq v_3972 (expression.bv_nat 1 1));
      v_3974 <- eval (mux v_3973 v_3969 v_3971);
      v_3975 <- eval (extract v_3968 32 64);
      v_3976 <- eval (extract v_3970 32 64);
      v_3977 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX maxcmp_single v_3975 v_3976);
      v_3978 <- eval (eq v_3977 (expression.bv_nat 1 1));
      v_3979 <- eval (mux v_3978 v_3975 v_3976);
      v_3980 <- eval (extract v_3968 64 96);
      v_3981 <- eval (extract v_3970 64 96);
      v_3982 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX maxcmp_single v_3980 v_3981);
      v_3983 <- eval (eq v_3982 (expression.bv_nat 1 1));
      v_3984 <- eval (mux v_3983 v_3980 v_3981);
      v_3985 <- eval (extract v_3968 96 128);
      v_3986 <- eval (extract v_3970 96 128);
      v_3987 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX maxcmp_single v_3985 v_3986);
      v_3988 <- eval (eq v_3987 (expression.bv_nat 1 1));
      v_3989 <- eval (mux v_3988 v_3985 v_3986);
      v_3990 <- eval (concat v_3984 v_3989);
      v_3991 <- eval (concat v_3979 v_3990);
      v_3992 <- eval (concat v_3974 v_3991);
      setRegister (lhs.of_reg v_2352) v_3992;
      pure ()
    pat_end;
    pattern fun (v_2350 : Mem) (v_2347 : reg (bv 128)) => do
      v_8434 <- getRegister v_2347;
      v_8435 <- eval (extract v_8434 0 32);
      v_8436 <- evaluateAddress v_2350;
      v_8437 <- load v_8436 16;
      v_8438 <- eval (extract v_8437 0 32);
      v_8439 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX maxcmp_single v_8435 v_8438);
      v_8440 <- eval (eq v_8439 (expression.bv_nat 1 1));
      v_8441 <- eval (mux v_8440 v_8435 v_8438);
      v_8442 <- eval (extract v_8434 32 64);
      v_8443 <- eval (extract v_8437 32 64);
      v_8444 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX maxcmp_single v_8442 v_8443);
      v_8445 <- eval (eq v_8444 (expression.bv_nat 1 1));
      v_8446 <- eval (mux v_8445 v_8442 v_8443);
      v_8447 <- eval (extract v_8434 64 96);
      v_8448 <- eval (extract v_8437 64 96);
      v_8449 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX maxcmp_single v_8447 v_8448);
      v_8450 <- eval (eq v_8449 (expression.bv_nat 1 1));
      v_8451 <- eval (mux v_8450 v_8447 v_8448);
      v_8452 <- eval (extract v_8434 96 128);
      v_8453 <- eval (extract v_8437 96 128);
      v_8454 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX maxcmp_single v_8452 v_8453);
      v_8455 <- eval (eq v_8454 (expression.bv_nat 1 1));
      v_8456 <- eval (mux v_8455 v_8452 v_8453);
      v_8457 <- eval (concat v_8451 v_8456);
      v_8458 <- eval (concat v_8446 v_8457);
      v_8459 <- eval (concat v_8441 v_8458);
      setRegister (lhs.of_reg v_2347) v_8459;
      pure ()
    pat_end
def maxsd1 : instruction :=
  definst "maxsd" $ do
    pattern fun (v_2364 : reg (bv 128)) (v_2365 : reg (bv 128)) => do
      v_4002 <- getRegister v_2365;
      v_4003 <- eval (extract v_4002 0 64);
      v_4004 <- eval (extract v_4002 64 128);
      v_4005 <- getRegister v_2364;
      v_4006 <- eval (extract v_4005 64 128);
      v_4007 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX maxcmp_double v_4004 v_4006);
      v_4008 <- eval (eq v_4007 (expression.bv_nat 1 1));
      v_4009 <- eval (mux v_4008 v_4004 v_4006);
      v_4010 <- eval (concat v_4003 v_4009);
      setRegister (lhs.of_reg v_2365) v_4010;
      pure ()
    pat_end;
    pattern fun (v_2363 : Mem) (v_2360 : reg (bv 128)) => do
      v_8536 <- getRegister v_2360;
      v_8537 <- eval (extract v_8536 0 64);
      v_8538 <- eval (extract v_8536 64 128);
      v_8539 <- evaluateAddress v_2363;
      v_8540 <- load v_8539 8;
      v_8541 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX maxcmp_double v_8538 v_8540);
      v_8542 <- eval (eq v_8541 (expression.bv_nat 1 1));
      v_8543 <- eval (mux v_8542 v_8538 v_8540);
      v_8544 <- eval (concat v_8537 v_8543);
      setRegister (lhs.of_reg v_2360) v_8544;
      pure ()
    pat_end
def maxss1 : instruction :=
  definst "maxss" $ do
    pattern fun (v_2377 : reg (bv 128)) (v_2378 : reg (bv 128)) => do
      v_4020 <- getRegister v_2378;
      v_4021 <- eval (extract v_4020 0 96);
      v_4022 <- eval (extract v_4020 96 128);
      v_4023 <- getRegister v_2377;
      v_4024 <- eval (extract v_4023 96 128);
      v_4025 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX maxcmp_single v_4022 v_4024);
      v_4026 <- eval (eq v_4025 (expression.bv_nat 1 1));
      v_4027 <- eval (mux v_4026 v_4022 v_4024);
      v_4028 <- eval (concat v_4021 v_4027);
      setRegister (lhs.of_reg v_2378) v_4028;
      pure ()
    pat_end;
    pattern fun (v_2372 : Mem) (v_2369 : reg (bv 128)) => do
      v_8546 <- getRegister v_2369;
      v_8547 <- eval (extract v_8546 0 96);
      v_8548 <- eval (extract v_8546 96 128);
      v_8549 <- evaluateAddress v_2372;
      v_8550 <- load v_8549 4;
      v_8551 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX maxcmp_single v_8548 v_8550);
      v_8552 <- eval (eq v_8551 (expression.bv_nat 1 1));
      v_8553 <- eval (mux v_8552 v_8548 v_8550);
      v_8554 <- eval (concat v_8547 v_8553);
      setRegister (lhs.of_reg v_2369) v_8554;
      pure ()
    pat_end
def minpd1 : instruction :=
  definst "minpd" $ do
    pattern fun (v_2391 : reg (bv 128)) (v_2392 : reg (bv 128)) => do
      v_4108 <- getRegister v_2392;
      v_4109 <- eval (extract v_4108 0 64);
      v_4110 <- getRegister v_2391;
      v_4111 <- eval (extract v_4110 0 64);
      v_4112 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX mincmp_double v_4109 v_4111);
      v_4113 <- eval (eq v_4112 (expression.bv_nat 1 1));
      v_4114 <- eval (mux v_4113 v_4109 v_4111);
      v_4115 <- eval (extract v_4108 64 128);
      v_4116 <- eval (extract v_4110 64 128);
      v_4117 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX mincmp_double v_4115 v_4116);
      v_4118 <- eval (eq v_4117 (expression.bv_nat 1 1));
      v_4119 <- eval (mux v_4118 v_4115 v_4116);
      v_4120 <- eval (concat v_4114 v_4119);
      setRegister (lhs.of_reg v_2392) v_4120;
      pure ()
    pat_end;
    pattern fun (v_2385 : Mem) (v_2382 : reg (bv 128)) => do
      v_8629 <- getRegister v_2382;
      v_8630 <- eval (extract v_8629 0 64);
      v_8631 <- evaluateAddress v_2385;
      v_8632 <- load v_8631 16;
      v_8633 <- eval (extract v_8632 0 64);
      v_8634 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX mincmp_double v_8630 v_8633);
      v_8635 <- eval (eq v_8634 (expression.bv_nat 1 1));
      v_8636 <- eval (mux v_8635 v_8630 v_8633);
      v_8637 <- eval (extract v_8629 64 128);
      v_8638 <- eval (extract v_8632 64 128);
      v_8639 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX mincmp_double v_8637 v_8638);
      v_8640 <- eval (eq v_8639 (expression.bv_nat 1 1));
      v_8641 <- eval (mux v_8640 v_8637 v_8638);
      v_8642 <- eval (concat v_8636 v_8641);
      setRegister (lhs.of_reg v_2382) v_8642;
      pure ()
    pat_end
def minps1 : instruction :=
  definst "minps" $ do
    pattern fun (v_2400 : reg (bv 128)) (v_2401 : reg (bv 128)) => do
      v_4126 <- getRegister v_2401;
      v_4127 <- eval (extract v_4126 0 32);
      v_4128 <- getRegister v_2400;
      v_4129 <- eval (extract v_4128 0 32);
      v_4130 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX mincmp_single v_4127 v_4129);
      v_4131 <- eval (eq v_4130 (expression.bv_nat 1 1));
      v_4132 <- eval (mux v_4131 v_4127 v_4129);
      v_4133 <- eval (extract v_4126 32 64);
      v_4134 <- eval (extract v_4128 32 64);
      v_4135 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX mincmp_single v_4133 v_4134);
      v_4136 <- eval (eq v_4135 (expression.bv_nat 1 1));
      v_4137 <- eval (mux v_4136 v_4133 v_4134);
      v_4138 <- eval (extract v_4126 64 96);
      v_4139 <- eval (extract v_4128 64 96);
      v_4140 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX mincmp_single v_4138 v_4139);
      v_4141 <- eval (eq v_4140 (expression.bv_nat 1 1));
      v_4142 <- eval (mux v_4141 v_4138 v_4139);
      v_4143 <- eval (extract v_4126 96 128);
      v_4144 <- eval (extract v_4128 96 128);
      v_4145 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX mincmp_single v_4143 v_4144);
      v_4146 <- eval (eq v_4145 (expression.bv_nat 1 1));
      v_4147 <- eval (mux v_4146 v_4143 v_4144);
      v_4148 <- eval (concat v_4142 v_4147);
      v_4149 <- eval (concat v_4137 v_4148);
      v_4150 <- eval (concat v_4132 v_4149);
      setRegister (lhs.of_reg v_2401) v_4150;
      pure ()
    pat_end;
    pattern fun (v_2399 : Mem) (v_2396 : reg (bv 128)) => do
      v_8644 <- getRegister v_2396;
      v_8645 <- eval (extract v_8644 0 32);
      v_8646 <- evaluateAddress v_2399;
      v_8647 <- load v_8646 16;
      v_8648 <- eval (extract v_8647 0 32);
      v_8649 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX mincmp_single v_8645 v_8648);
      v_8650 <- eval (eq v_8649 (expression.bv_nat 1 1));
      v_8651 <- eval (mux v_8650 v_8645 v_8648);
      v_8652 <- eval (extract v_8644 32 64);
      v_8653 <- eval (extract v_8647 32 64);
      v_8654 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX mincmp_single v_8652 v_8653);
      v_8655 <- eval (eq v_8654 (expression.bv_nat 1 1));
      v_8656 <- eval (mux v_8655 v_8652 v_8653);
      v_8657 <- eval (extract v_8644 64 96);
      v_8658 <- eval (extract v_8647 64 96);
      v_8659 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX mincmp_single v_8657 v_8658);
      v_8660 <- eval (eq v_8659 (expression.bv_nat 1 1));
      v_8661 <- eval (mux v_8660 v_8657 v_8658);
      v_8662 <- eval (extract v_8644 96 128);
      v_8663 <- eval (extract v_8647 96 128);
      v_8664 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX mincmp_single v_8662 v_8663);
      v_8665 <- eval (eq v_8664 (expression.bv_nat 1 1));
      v_8666 <- eval (mux v_8665 v_8662 v_8663);
      v_8667 <- eval (concat v_8661 v_8666);
      v_8668 <- eval (concat v_8656 v_8667);
      v_8669 <- eval (concat v_8651 v_8668);
      setRegister (lhs.of_reg v_2396) v_8669;
      pure ()
    pat_end
def minsd1 : instruction :=
  definst "minsd" $ do
    pattern fun (v_2413 : reg (bv 128)) (v_2414 : reg (bv 128)) => do
      v_4160 <- getRegister v_2414;
      v_4161 <- eval (extract v_4160 0 64);
      v_4162 <- eval (extract v_4160 64 128);
      v_4163 <- getRegister v_2413;
      v_4164 <- eval (extract v_4163 64 128);
      v_4165 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX mincmp_double v_4162 v_4164);
      v_4166 <- eval (eq v_4165 (expression.bv_nat 1 1));
      v_4167 <- eval (mux v_4166 v_4162 v_4164);
      v_4168 <- eval (concat v_4161 v_4167);
      setRegister (lhs.of_reg v_2414) v_4168;
      pure ()
    pat_end;
    pattern fun (v_2412 : Mem) (v_2409 : reg (bv 128)) => do
      v_8744 <- getRegister v_2409;
      v_8745 <- eval (extract v_8744 0 64);
      v_8746 <- eval (extract v_8744 64 128);
      v_8747 <- evaluateAddress v_2412;
      v_8748 <- load v_8747 8;
      v_8749 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX mincmp_double v_8746 v_8748);
      v_8750 <- eval (eq v_8749 (expression.bv_nat 1 1));
      v_8751 <- eval (mux v_8750 v_8746 v_8748);
      v_8752 <- eval (concat v_8745 v_8751);
      setRegister (lhs.of_reg v_2409) v_8752;
      pure ()
    pat_end
def minss1 : instruction :=
  definst "minss" $ do
    pattern fun (v_2431 : reg (bv 128)) (v_2432 : reg (bv 128)) => do
      v_4320 <- getRegister v_2432;
      v_4321 <- eval (extract v_4320 0 96);
      v_4322 <- eval (extract v_4320 96 128);
      v_4323 <- getRegister v_2431;
      v_4324 <- eval (extract v_4323 96 128);
      v_4325 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX mincmp_single v_4322 v_4324);
      v_4326 <- eval (eq v_4325 (expression.bv_nat 1 1));
      v_4327 <- eval (mux v_4326 v_4322 v_4324);
      v_4328 <- eval (concat v_4321 v_4327);
      setRegister (lhs.of_reg v_2432) v_4328;
      pure ()
    pat_end;
    pattern fun (v_2426 : Mem) (v_2423 : reg (bv 128)) => do
      v_8754 <- getRegister v_2423;
      v_8755 <- eval (extract v_8754 0 96);
      v_8756 <- eval (extract v_8754 96 128);
      v_8757 <- evaluateAddress v_2426;
      v_8758 <- load v_8757 4;
      v_8759 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX mincmp_single v_8756 v_8758);
      v_8760 <- eval (eq v_8759 (expression.bv_nat 1 1));
      v_8761 <- eval (mux v_8760 v_8756 v_8758);
      v_8762 <- eval (concat v_8755 v_8761);
      setRegister (lhs.of_reg v_2423) v_8762;
      pure ()
    pat_end
def movapd1 : instruction :=
  definst "movapd" $ do
    pattern fun (v_2444 : reg (bv 128)) (v_2445 : reg (bv 128)) => do
      v_4338 <- getRegister v_2444;
      setRegister (lhs.of_reg v_2445) v_4338;
      pure ()
    pat_end;
    pattern fun (v_2436 : reg (bv 128)) (v_2439 : Mem) => do
      v_7965 <- evaluateAddress v_2439;
      v_7966 <- getRegister v_2436;
      store v_7965 v_7966 16;
      pure ()
    pat_end;
    pattern fun (v_2443 : Mem) (v_2440 : reg (bv 128)) => do
      v_8764 <- evaluateAddress v_2443;
      v_8765 <- load v_8764 16;
      setRegister (lhs.of_reg v_2440) v_8765;
      pure ()
    pat_end
def movaps1 : instruction :=
  definst "movaps" $ do
    pattern fun (v_2457 : reg (bv 128)) (v_2458 : reg (bv 128)) => do
      v_4348 <- getRegister v_2457;
      setRegister (lhs.of_reg v_2458) v_4348;
      pure ()
    pat_end;
    pattern fun (v_2449 : reg (bv 128)) (v_2452 : Mem) => do
      v_7969 <- evaluateAddress v_2452;
      v_7970 <- getRegister v_2449;
      store v_7969 v_7970 16;
      pure ()
    pat_end;
    pattern fun (v_2456 : Mem) (v_2453 : reg (bv 128)) => do
      v_8767 <- evaluateAddress v_2456;
      v_8768 <- load v_8767 16;
      setRegister (lhs.of_reg v_2453) v_8768;
      pure ()
    pat_end
def movb1 : instruction :=
  definst "movb" $ do
    pattern fun (v_2476 : imm int) (v_2477 : reg (bv 8)) => do
      v_4362 <- eval (handleImmediateWithSignExtend v_2476 8 8);
      setRegister (lhs.of_reg v_2477) v_4362;
      pure ()
    pat_end;
    pattern fun (v_2485 : reg (bv 8)) (v_2486 : reg (bv 8)) => do
      v_4368 <- getRegister v_2485;
      setRegister (lhs.of_reg v_2486) v_4368;
      pure ()
    pat_end;
    pattern fun (v_2491 : reg (bv 8)) (v_2490 : reg (bv 8)) => do
      v_4370 <- getRegister v_2491;
      setRegister (lhs.of_reg v_2490) v_4370;
      pure ()
    pat_end;
    pattern fun (v_2495 : imm int) (v_2496 : reg (bv 8)) => do
      v_4372 <- eval (handleImmediateWithSignExtend v_2495 8 8);
      setRegister (lhs.of_reg v_2496) v_4372;
      pure ()
    pat_end;
    pattern fun (v_2504 : reg (bv 8)) (v_2505 : reg (bv 8)) => do
      v_4378 <- getRegister v_2504;
      setRegister (lhs.of_reg v_2505) v_4378;
      pure ()
    pat_end;
    pattern fun (v_2509 : reg (bv 8)) (v_2510 : reg (bv 8)) => do
      v_4380 <- getRegister v_2509;
      setRegister (lhs.of_reg v_2510) v_4380;
      pure ()
    pat_end;
    pattern fun (v_2465 : imm int) (v_2464 : Mem) => do
      v_7973 <- evaluateAddress v_2464;
      v_7974 <- eval (handleImmediateWithSignExtend v_2465 8 8);
      store v_7973 v_7974 1;
      pure ()
    pat_end;
    pattern fun (v_2469 : reg (bv 8)) (v_2468 : Mem) => do
      v_7976 <- evaluateAddress v_2468;
      v_7977 <- getRegister v_2469;
      store v_7976 v_7977 1;
      pure ()
    pat_end;
    pattern fun (v_2473 : reg (bv 8)) (v_2472 : Mem) => do
      v_7979 <- evaluateAddress v_2472;
      v_7980 <- getRegister v_2473;
      store v_7979 v_7980 1;
      pure ()
    pat_end;
    pattern fun (v_2481 : Mem) (v_2482 : reg (bv 8)) => do
      v_8770 <- evaluateAddress v_2481;
      v_8771 <- load v_8770 1;
      setRegister (lhs.of_reg v_2482) v_8771;
      pure ()
    pat_end;
    pattern fun (v_2500 : Mem) (v_2501 : reg (bv 8)) => do
      v_8773 <- evaluateAddress v_2500;
      v_8774 <- load v_8773 1;
      setRegister (lhs.of_reg v_2501) v_8774;
      pure ()
    pat_end
def movbe1 : instruction :=
  definst "movbe" $ do
    pattern fun (v_2514 : reg (bv 32)) (v_2515 : Mem) => do
      v_8776 <- evaluateAddress v_2515;
      v_8777 <- getRegister v_2514;
      v_8778 <- eval (extract v_8777 24 32);
      v_8779 <- eval (extract v_8777 16 24);
      v_8780 <- eval (concat v_8778 v_8779);
      v_8781 <- eval (extract v_8777 8 16);
      v_8782 <- eval (concat v_8780 v_8781);
      v_8783 <- eval (extract v_8777 0 8);
      v_8784 <- eval (concat v_8782 v_8783);
      store v_8776 v_8784 4;
      pure ()
    pat_end;
    pattern fun (v_2531 : reg (bv 64)) (v_2530 : Mem) => do
      v_8797 <- evaluateAddress v_2530;
      v_8798 <- getRegister v_2531;
      v_8799 <- eval (extract v_8798 56 64);
      v_8800 <- eval (extract v_8798 48 56);
      v_8801 <- eval (concat v_8799 v_8800);
      v_8802 <- eval (extract v_8798 40 48);
      v_8803 <- eval (concat v_8801 v_8802);
      v_8804 <- eval (extract v_8798 32 40);
      v_8805 <- eval (concat v_8803 v_8804);
      v_8806 <- eval (extract v_8798 24 32);
      v_8807 <- eval (concat v_8805 v_8806);
      v_8808 <- eval (extract v_8798 16 24);
      v_8809 <- eval (concat v_8807 v_8808);
      v_8810 <- eval (extract v_8798 8 16);
      v_8811 <- eval (concat v_8809 v_8810);
      v_8812 <- eval (extract v_8798 0 8);
      v_8813 <- eval (concat v_8811 v_8812);
      store v_8797 v_8813 8;
      pure ()
    pat_end;
    pattern fun (v_2523 : Mem) (v_2522 : reg (bv 32)) => do
      v_9992 <- evaluateAddress v_2523;
      v_9993 <- load v_9992 4;
      v_9994 <- eval (extract v_9993 24 32);
      v_9995 <- eval (extract v_9993 16 24);
      v_9996 <- eval (concat v_9994 v_9995);
      v_9997 <- eval (extract v_9993 8 16);
      v_9998 <- eval (concat v_9996 v_9997);
      v_9999 <- eval (extract v_9993 0 8);
      v_10000 <- eval (concat v_9998 v_9999);
      setRegister (lhs.of_reg v_2522) v_10000;
      pure ()
    pat_end;
    pattern fun (v_2538 : Mem) (v_2539 : reg (bv 64)) => do
      v_10002 <- evaluateAddress v_2538;
      v_10003 <- load v_10002 8;
      v_10004 <- eval (extract v_10003 56 64);
      v_10005 <- eval (extract v_10003 48 56);
      v_10006 <- eval (concat v_10004 v_10005);
      v_10007 <- eval (extract v_10003 40 48);
      v_10008 <- eval (concat v_10006 v_10007);
      v_10009 <- eval (extract v_10003 32 40);
      v_10010 <- eval (concat v_10008 v_10009);
      v_10011 <- eval (extract v_10003 24 32);
      v_10012 <- eval (concat v_10010 v_10011);
      v_10013 <- eval (extract v_10003 16 24);
      v_10014 <- eval (concat v_10012 v_10013);
      v_10015 <- eval (extract v_10003 8 16);
      v_10016 <- eval (concat v_10014 v_10015);
      v_10017 <- eval (extract v_10003 0 8);
      v_10018 <- eval (concat v_10016 v_10017);
      setRegister (lhs.of_reg v_2539) v_10018;
      pure ()
    pat_end
def movbel1 : instruction :=
  definst "movbel" $ do
    pattern fun (v_2519 : reg (bv 32)) (v_2518 : Mem) => do
      v_7985 <- evaluateAddress v_2518;
      v_7986 <- getRegister v_2519;
      v_7987 <- eval (extract v_7986 24 32);
      v_7988 <- eval (extract v_7986 16 24);
      v_7989 <- eval (concat v_7987 v_7988);
      v_7990 <- eval (extract v_7986 8 16);
      v_7991 <- eval (concat v_7989 v_7990);
      v_7992 <- eval (extract v_7986 0 8);
      v_7993 <- eval (concat v_7991 v_7992);
      store v_7985 v_7993 4;
      pure ()
    pat_end;
    pattern fun (v_2526 : Mem) (v_2527 : reg (bv 32)) => do
      v_8787 <- evaluateAddress v_2526;
      v_8788 <- load v_8787 4;
      v_8789 <- eval (extract v_8788 24 32);
      v_8790 <- eval (extract v_8788 16 24);
      v_8791 <- eval (concat v_8789 v_8790);
      v_8792 <- eval (extract v_8788 8 16);
      v_8793 <- eval (concat v_8791 v_8792);
      v_8794 <- eval (extract v_8788 0 8);
      v_8795 <- eval (concat v_8793 v_8794);
      setRegister (lhs.of_reg v_2527) v_8795;
      pure ()
    pat_end
def movbeq1 : instruction :=
  definst "movbeq" $ do
    pattern fun (v_2535 : reg (bv 64)) (v_2534 : Mem) => do
      v_8003 <- evaluateAddress v_2534;
      v_8004 <- getRegister v_2535;
      v_8005 <- eval (extract v_8004 56 64);
      v_8006 <- eval (extract v_8004 48 56);
      v_8007 <- eval (concat v_8005 v_8006);
      v_8008 <- eval (extract v_8004 40 48);
      v_8009 <- eval (concat v_8007 v_8008);
      v_8010 <- eval (extract v_8004 32 40);
      v_8011 <- eval (concat v_8009 v_8010);
      v_8012 <- eval (extract v_8004 24 32);
      v_8013 <- eval (concat v_8011 v_8012);
      v_8014 <- eval (extract v_8004 16 24);
      v_8015 <- eval (concat v_8013 v_8014);
      v_8016 <- eval (extract v_8004 8 16);
      v_8017 <- eval (concat v_8015 v_8016);
      v_8018 <- eval (extract v_8004 0 8);
      v_8019 <- eval (concat v_8017 v_8018);
      store v_8003 v_8019 8;
      pure ()
    pat_end;
    pattern fun (v_2542 : Mem) (v_2543 : reg (bv 64)) => do
      v_8816 <- evaluateAddress v_2542;
      v_8817 <- load v_8816 8;
      v_8818 <- eval (extract v_8817 56 64);
      v_8819 <- eval (extract v_8817 48 56);
      v_8820 <- eval (concat v_8818 v_8819);
      v_8821 <- eval (extract v_8817 40 48);
      v_8822 <- eval (concat v_8820 v_8821);
      v_8823 <- eval (extract v_8817 32 40);
      v_8824 <- eval (concat v_8822 v_8823);
      v_8825 <- eval (extract v_8817 24 32);
      v_8826 <- eval (concat v_8824 v_8825);
      v_8827 <- eval (extract v_8817 16 24);
      v_8828 <- eval (concat v_8826 v_8827);
      v_8829 <- eval (extract v_8817 8 16);
      v_8830 <- eval (concat v_8828 v_8829);
      v_8831 <- eval (extract v_8817 0 8);
      v_8832 <- eval (concat v_8830 v_8831);
      setRegister (lhs.of_reg v_2543) v_8832;
      pure ()
    pat_end
