`include "defines.h"
`timescale 1ns / 1ps
module pc_reg(
	input wire 					clk,
	input wire 					rst,
	//from stall ctrl
	input wire[5:0] 			stall,
	// branch info from ID
	input wire 					branch_flag_i,
	input wire[`RegBus]			branch_target_addr_i,
	// for exception
	input wire flush,	// flush pipeline signal
	input wire[`RegBus]   new_pc, // exception handler entrance
//end for
	output reg[`InstAddrBus] 	pc,
	output reg 					ce
);

	always @ (posedge clk) begin //äºæ—¶é’Ÿä¸Šå‡æ²¿è§¦å‘
		if (rst == `RstEnable) begin
			ce <= `ChipDisable;	//å¤ä½ï¿???? æŒ‡ä»¤å­˜å‚¨å™¨ç¦ï¿????
		end else begin
			ce <= `ChipEnable;	//å¤ä½ï¿???? æŒ‡ä»¤å­˜å‚¨å™¨ä½¿ï¿????
		end
	end

	always @ (posedge clk) begin //æ—¶é’Ÿä¸Šå‡æ²¿è§¦ï¿????
		if (ce == `ChipDisable) begin
			pc <= 32'h80000000;	//æŒ‡ä»¤å­˜å‚¨å™¨ç¦ç”¨æ—¶ï¼ŒPC = 0
		end else begin
			if (flush == 1'b1) begin
				pc <= new_pc;// exception happens , get exception hanler in new_pc from ctrl module;
			end else if (stall[0] == `NoStop) begin
				if (branch_flag_i == `Branch) begin
					pc <= branch_target_addr_i;
				end else begin
					pc <= pc + 4'h4;	//æŒ‡ä»¤å­˜å‚¨å™¨ä½¿èƒ½ï¼ŒPC å€¼æ¯æ—¶é’Ÿå‘¨æœŸ + 4
				end
			end
		end
	end	
endmodule