// Seed: 1820184023
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  assign module_1.id_10 = 0;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always_comb #1 $clog2(27);
  ;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input wor id_2,
    output supply1 id_3,
    output uwire id_4,
    output tri1 id_5,
    input wor id_6,
    input supply0 id_7,
    input uwire id_8,
    output wire id_9,
    output supply0 id_10,
    input tri0 id_11,
    output tri1 id_12,
    input tri0 id_13,
    input uwire id_14,
    output uwire id_15,
    input supply0 id_16,
    output supply0 id_17,
    output tri0 id_18,
    output tri1 id_19
);
  logic id_21, id_22 = id_16;
  assign id_12 = id_8;
  logic id_23;
  ;
  module_0 modCall_1 (
      id_21,
      id_23,
      id_21,
      id_21,
      id_21,
      id_23,
      id_22,
      id_21,
      id_23,
      id_21,
      id_21,
      id_22,
      id_22,
      id_23,
      id_23,
      id_23,
      id_21,
      id_23,
      id_23,
      id_22,
      id_21
  );
endmodule
