17:50:17 **** Build of configuration Debug for project FSBL_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 60882 D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm standalone_ps7_cortexa9_0 D:/three_verilog/Eth_lwip_Acp/RW/FSBL_system/Debug/system.bif
sdcard_gen --xpfm D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm --sys_config design_1_wrapper --bif D:/three_verilog/Eth_lwip_Acp/RW/FSBL_system/Debug/system.bif --bitstream D:/three_verilog/Eth_lwip_Acp/RW/FSBL/_ide/bitstream/design_1_wrapper.bit --elf D:/three_verilog/Eth_lwip_Acp/RW/FSBL/Debug/FSBL.elf,ps7_cortexa9_0
creating BOOT.BIN using D:/three_verilog/Eth_lwip_Acp/RW/FSBL/_ide/bitstream/design_1_wrapper.bit
Running D:/Xil_23/Vitis/2023.2/bin/bootgen  -image D:/three_verilog/Eth_lwip_Acp/RW/FSBL_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

17:50:22 Build Finished (took 5s.264ms)

