// Test simplified TPU MAC unit
`timescale 1ns/1ps

module test_simple_tpu_mac;

    // Clock and reset
    logic clk;
    logic rst_n;
    
    // TPU MAC unit interface
    logic enable;
    logic [2:0] data_type;
    logic [15:0] a_data;
    logic [15:0] b_data;
    logic [31:0] c_data;
    logic valid_in;
    
    logic [31:0] result;
    logic valid_out;
    logic ready;
    
    // Clock generation - 100MHz
    initial clk = 0;
    always #5 clk = ~clk;
    
    // Instantiate the simplified TPU MAC unit
    simple_tpu_mac #(
        .DATA_WIDTH(32)
    ) dut (
        .clk(clk),
        .rst_n(rst_n),
        .enable(enable),
        .data_type(data_type),
        .a_data(a_data),
        .b_data(b_data),
        .c_data(c_data),
        .valid_in(valid_in),
        .result(result),
        .valid_out(valid_out),
        .ready(ready)
    );
    
    // Test sequence
    initial begin
        $display("ğŸ”¬ Testing Simplified TPU MAC Unit RTL Code");
        $display("==========================================");
        
        // Initialize signals
        rst_n = 0;
        enable = 0;
        data_type = 3'b000; // INT8
        a_data = 16'h0000;
        b_data = 16'h0000;
        c_data = 32'h00000000;
        valid_in = 0;
        
        // Reset sequence
        repeat(10) @(posedge clk);
        rst_n = 1;
        enable = 1;
        $display("âœ… Reset released, TPU MAC unit enabled");
        
        // Test case 1: Basic MAC operation (INT8)
        repeat(2) @(posedge clk);
        data_type = 3'b000; // INT8
        a_data = 16'd10;
        b_data = 16'd20;
        c_data = 32'd5;
        valid_in = 1;
        @(posedge clk);
        valid_in = 0;
        
        // Wait for result
        wait(valid_out);
        @(posedge clk);
        
        $display("ğŸ§® Test 1 (INT8): 10 * 20 + 5 = %0d", result);
        if (result == 32'd205) begin
            $display("âœ… Test 1 PASSED");
        end else begin
            $display("âŒ Test 1 FAILED: Expected 205, got %0d", result);
        end
        
        // Test case 2: INT16 operation
        repeat(5) @(posedge clk);
        data_type = 3'b001; // INT16
        a_data = 16'd7;
        b_data = 16'd8;
        c_data = 32'd100;
        valid_in = 1;
        @(posedge clk);
        valid_in = 0;
        
        // Wait for result
        wait(valid_out);
        @(posedge clk);
        
        $display("ğŸ§® Test 2 (INT16): 7 * 8 + 100 = %0d", result);
        if (result == 32'd156) begin
            $display("âœ… Test 2 PASSED");
        end else begin
            $display("âŒ Test 2 FAILED: Expected 156, got %0d", result);
        end
        
        // Test case 3: INT32 operation
        repeat(5) @(posedge clk);
        data_type = 3'b010; // INT32
        a_data = 16'd15;
        b_data = 16'd4;
        c_data = 32'd25;
        valid_in = 1;
        @(posedge clk);
        valid_in = 0;
        
        // Wait for result
        wait(valid_out);
        @(posedge clk);
        
        $display("ğŸ§® Test 3 (INT32): 15 * 4 + 25 = %0d", result);
        if (result == 32'd85) begin
            $display("âœ… Test 3 PASSED");
        end else begin
            $display("âŒ Test 3 FAILED: Expected 85, got %0d", result);
        end
        
        // Test case 4: Zero multiplication
        repeat(5) @(posedge clk);
        a_data = 16'd0;
        b_data = 16'd999;
        c_data = 32'd42;
        valid_in = 1;
        @(posedge clk);
        valid_in = 0;
        
        // Wait for result
        wait(valid_out);
        @(posedge clk);
        
        $display("ğŸ§® Test 4 (Zero): 0 * 999 + 42 = %0d", result);
        if (result == 32'd42) begin
            $display("âœ… Test 4 PASSED");
        end else begin
            $display("âŒ Test 4 FAILED: Expected 42, got %0d", result);
        end
        
        repeat(10) @(posedge clk);
        $display("");
        $display("ğŸ‰ TPU MAC RTL æµ‹è¯•å®Œæˆ!");
        $display("âœ¨ æˆåŠŸæ‰§è¡Œäº† RTL ç¡¬ä»¶æè¿°ä»£ç !");
        $display("ğŸ”§ è¿™æ˜¯çœŸæ­£çš„ç¡¬ä»¶é€»è¾‘ä»¿çœŸï¼Œä¸æ˜¯è½¯ä»¶æ¨¡æ‹Ÿ!");
        $finish;
    end
    
    // Timeout watchdog
    initial begin
        #100000; // 100us timeout
        $display("âŒ ERROR: Test timeout!");
        $finish;
    end
    
    // Generate VCD for waveform viewing
    initial begin
        $dumpfile("test_simple_tpu_mac.vcd");
        $dumpvars(0, test_simple_tpu_mac);
    end

endmodule