/* LGPL - Copyright 2017-2018 - wargio */
#include "vle.h"
#include <stdlib.h>
#include <stdint.h>
#include <stdio.h>
#include <string.h>

#define PFMT64x "lx"

enum e_encoding_type {
  E_NONE  = 0,
  E_X     = 1,
  E_XL    = 2,
  E_D     = 3,
  E_D8    = 4,
  E_I16A  = 5,
  E_SCI8  = 6,
  E_SCI8I = 7,
  E_I16L  = 8,
  E_I16LS = 9,
  E_BD24  = 10,
  E_BD15  = 11,
  E_IA16  = 12,
  E_LI20  = 13,
  E_M     = 14,
  E_XCR   = 15,
  E_XLSP  = 16,
  E_IA16U = 17,
  E_SCI8CR= 18,
  E_BD15I = 19,
};

#define E_MASK_X    0x03FFF800
#define E_MASK_XL   0x03FFF801
#define E_MASK_D    0x03FFFFFF
#define E_MASK_D8   0x03FF00FF
#define E_MASK_I16A 0x03FF07FF
#define E_MASK_SCI8 0x03FF07FF
#define E_MASK_I16L 0x03FF07FF
#define E_MASK_BD24 0x01FFFFFE
#define E_MASK_BD15 0x000CFFFE
#define E_MASK_IA16 0x03FF07FF
#define E_MASK_LI20 0x03FF7FFF
#define E_MASK_M    0x03FFFFFE

enum f_encoding_type {
  F_NONE = 0,
  F_X    = 1,
  F_XO   = 2,
  F_EVX  = 3,
  F_CMP  = 4,
  F_DCBF = 5,
  F_DCBL = 6,
  F_DCI  = 7,
  F_EXT  = 8,
  F_A    = 9,
  F_XFX  = 10,
  F_XER  = 11,
  F_MFPR = 12,
  F_MTPR = 13,
  F_XRA  = 14
};

#define F_MASK_X     0x03FFF800
#define F_MASK_XO    0x03FFF800
#define F_MASK_EVX   0x03FFF800
#define F_MASK_CMP   0x039FF800
#define F_MASK_DCBF  0x00FFF800
#define F_MASK_DCBL  0x01FFF800
#define F_MASK_DCI   0x00FFF800
#define F_MASK_EXT   0x03FF0000
#define F_MASK_A     0x01FFFFC0
#define F_MASK_XFX   0x03FFF800
#define F_MASK_XER   0x03FFF800
#define F_MASK_MFPR  0x03FFF800
#define F_MASK_MTPR  0x03FFF800

typedef struct {
  uint16_t mask;
  uint16_t shr;
  uint16_t shl;
  uint16_t add;
  uint8_t idx;
  enum field_type type;
} field_t;

typedef struct {
  const char* name;
  uint32_t op;
  uint32_t mask;
  enum e_encoding_type type;
  enum op_type op_type;
  enum op_condition cond;
  enum field_type types[5];
} e_vle_t;

typedef struct {
  const char* name;
  uint16_t op;
  uint16_t mask;
  uint16_t n;
  enum op_type op_type;
  enum op_condition cond;
  field_t fields[5];
} se_vle_t;

typedef struct {
  const char* name;
  uint32_t op;
  uint32_t mask;
  enum f_encoding_type type;
  enum op_type op_type;
  enum op_condition cond;
  enum field_type types[5];
} ppc_t;

const ppc_t ppc_ops[] = {
//  { "name"       , op        , mask                    , type   ,   op_type           , COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_REG, TYPE_REG}}
// 0 1 1 1 1 1 rD rA rB OE 1 0                0 0 0 1                0 1 0 Rc
// 0 1 1 1 1 1 rD rA rB OE 0 0                0 1 0 1                0 0 0 Rc

  { "add"        , 0x7C000214, 0x7C000214 | F_MASK_XO  ,    F_XO,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "add."       , 0x7C000214, 0x7C000215 | F_MASK_XO  ,    F_XO,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "addo"       , 0x7C000214, 0x7C000614 | F_MASK_XO  ,    F_XO,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "addo."      , 0x7C000214, 0x7C000615 | F_MASK_XO  ,    F_XO,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "addc"       , 0x7C000014, 0x7C000014 | F_MASK_XO  ,    F_XO,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "addc."      , 0x7C000014, 0x7C000011 | F_MASK_XO  ,    F_XO,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "addco"      , 0x7C000014, 0x7C000414 | F_MASK_XO  ,    F_XO,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "addco."     , 0x7C000014, 0x7C000415 | F_MASK_XO  ,    F_XO,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "adde"       , 0x7C000114, 0x7C000114 | F_MASK_XO  ,    F_XO,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "adde."      , 0x7C000114, 0x7C000111 | F_MASK_XO  ,    F_XO,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "addeo"      , 0x7C000114, 0x7C000514 | F_MASK_XO  ,    F_XO,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "addeo."     , 0x7C000114, 0x7C000515 | F_MASK_XO  ,    F_XO,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "addme"      , 0x7C0001D4, 0x7C0001D4 | F_MASK_XO  ,    F_XO,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "addme."     , 0x7C0001D4, 0x7C0001D1 | F_MASK_XO  ,    F_XO,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "addmeo"     , 0x7C0001D4, 0x7C0005D4 | F_MASK_XO  ,    F_XO,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "addmeo."    , 0x7C0001D4, 0x7C0005D5 | F_MASK_XO  ,    F_XO,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "addze"      , 0x7C000194, 0x7C000194 | F_MASK_XO  ,    F_XO,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "addze."     , 0x7C000194, 0x7C000191 | F_MASK_XO  ,    F_XO,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "addzeo"     , 0x7C000194, 0x7C000594 | F_MASK_XO  ,    F_XO,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "addzeo."    , 0x7C000194, 0x7C000595 | F_MASK_XO  ,    F_XO,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},

  { "subf"       , 0x7C000050, 0x7C000050 | F_MASK_XO  ,    F_XO,   OP_TYPE_SUB, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "subf."      , 0x7C000050, 0x7C000051 | F_MASK_XO  ,    F_XO,   OP_TYPE_SUB, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "subfo"      , 0x7C000050, 0x7C000450 | F_MASK_XO  ,    F_XO,   OP_TYPE_SUB, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "subfo."     , 0x7C000050, 0x7C000451 | F_MASK_XO  ,    F_XO,   OP_TYPE_SUB, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "subfc"      , 0x7C000050, 0x7C000010 | F_MASK_XO  ,    F_XO,   OP_TYPE_SUB, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "subfc."     , 0x7C000050, 0x7C000011 | F_MASK_XO  ,    F_XO,   OP_TYPE_SUB, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "subfco"     , 0x7C000050, 0x7C000410 | F_MASK_XO  ,    F_XO,   OP_TYPE_SUB, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "subfco."    , 0x7C000050, 0x7C000411 | F_MASK_XO  ,    F_XO,   OP_TYPE_SUB, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},

    /* 1e40:	7c e0 39 10 	subfe   r7,r0,r7 */
  { "subfe"      , 0x7C000110, 0x7C000110 | F_MASK_XO  ,    F_XO,   OP_TYPE_SUB, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "subfe."     , 0x7C000110, 0x7C000111 | F_MASK_XO  ,    F_XO,   OP_TYPE_SUB, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "subfeo"     , 0x7C000510, 0x7C000510 | F_MASK_XO  ,    F_XO,   OP_TYPE_SUB, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "subfeo."    , 0x7C000510, 0x7C000511 | F_MASK_XO  ,    F_XO,   OP_TYPE_SUB, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  /* { "subfic."    , 0x7C000050, 0x7C000511 | F_MASK_XO  ,    F_XO,   OP_TYPE_SUB, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}}, */

  /* # 2718:	7c 00 01 46 	wrteei  0 */
  { "wrtee"      , 0x7C000106, 0x7C000106 | F_MASK_X   ,     F_X,   OP_TYPE_MOV, COND_AL, {TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  // This is a really awkward instruction to represent in this structure. the
  // parameter is just bit 16
  { "wrteei"     , 0x7C000146, 0x7C000146 | F_MASK_X   ,     F_X,   OP_TYPE_MOV, COND_AL, {TYPE_NONE, TYPE_NONE, TYPE_IMM, TYPE_NONE, TYPE_NONE}},


  { "and"        , 0x7C000038, 0x7C000038 | F_MASK_X   ,   F_XRA,   OP_TYPE_AND, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "and."       , 0x7C000038, 0x7C000039 | F_MASK_X   ,   F_XRA,   OP_TYPE_AND, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "andc"       , 0x7C000078, 0x7C000078 | F_MASK_X   ,   F_XRA,   OP_TYPE_AND, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "andc."      , 0x7C000078, 0x7C000079 | F_MASK_X   ,   F_XRA,   OP_TYPE_AND, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "or"         , 0x7C000378, 0x7C000378 | F_MASK_X   ,   F_XRA,    OP_TYPE_OR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "or."        , 0x7C000378, 0x7C000379 | F_MASK_X   ,   F_XRA,    OP_TYPE_OR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "xor"        , 0x7C000278, 0x7C000278 | F_MASK_X   ,   F_XRA,   OP_TYPE_XOR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "xor."       , 0x7C000278, 0x7C000279 | F_MASK_X   ,   F_XRA,   OP_TYPE_XOR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "nor"        , 0x7C0000f8, 0x7C0000f8 | F_MASK_X   ,   F_XRA,   OP_TYPE_NOR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "nor."       , 0x7C0000f8, 0x7C0000f9 | F_MASK_X   ,   F_XRA,   OP_TYPE_NOR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "brinc"      , 0x1000020F, 0x1000020F | F_MASK_EVX ,   F_EVX,    OP_TYPE_OR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "cmp"        , 0x7C000000, 0x7C000000 | F_MASK_CMP ,   F_CMP,   OP_TYPE_CMP, COND_AL, {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "cmpl"       , 0x7C000040, 0x7C000040 | F_MASK_CMP ,   F_CMP,   OP_TYPE_CMP, COND_AL, {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "cntlzd"     , 0x7C000074, 0x7C000074 | F_MASK_X   ,     F_X,   OP_TYPE_AND, COND_AL, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "cntlzd."    , 0x7C000074, 0x7C000075 | F_MASK_X   ,     F_X,   OP_TYPE_AND, COND_AL, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "cntlzw"     , 0x7C000034, 0x7C000034 | F_MASK_X   ,     F_X,   OP_TYPE_AND, COND_AL, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "cntlzw."    , 0x7C000034, 0x7C000035 | F_MASK_X   ,     F_X,   OP_TYPE_AND, COND_AL, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "dcba"       , 0x7C0005EC, 0x7C0005EC | F_MASK_X   ,     F_X,    OP_TYPE_IO, COND_AL, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "dcbf"       , 0x7C0000AC, 0x7C0000AC | F_MASK_DCBF,  F_DCBF,    OP_TYPE_IO, COND_AL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "dcbfep"     , 0x7C0000FE, 0x7C0000FE | F_MASK_DCBF,  F_DCBF,    OP_TYPE_IO, COND_AL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "dcbi"       , 0x7C0003AC, 0x7C0003AC | F_MASK_X   ,     F_X,    OP_TYPE_IO, COND_AL, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "dcblc"      , 0x7C00030C, 0x7C00030C | F_MASK_DCBL,  F_DCBL,    OP_TYPE_IO, COND_AL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "dcbst"      , 0x7C00006C, 0x7C00006C | F_MASK_X   ,     F_X,    OP_TYPE_IO, COND_AL, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "dcbt"       , 0x7C00022C, 0x7C00022C | F_MASK_X   ,     F_X,    OP_TYPE_IO, COND_AL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "dcbtep"     , 0x7C00027E, 0x7C00027E | F_MASK_X   ,     F_X,    OP_TYPE_IO, COND_AL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "dcbtls"     , 0x7C00014C, 0x7C00014C | F_MASK_DCBL,  F_DCBL,    OP_TYPE_IO, COND_AL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "dcbtst"     , 0x7C0001EC, 0x7C0001EC | F_MASK_DCBL,  F_DCBL,    OP_TYPE_IO, COND_AL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "dcbtstep"   , 0x7C0001FE, 0x7C0001FE | F_MASK_X   ,     F_X,    OP_TYPE_IO, COND_AL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "dcbtstls"   , 0x7C00010C, 0x7C00010C | F_MASK_DCBL,  F_DCBL,    OP_TYPE_IO, COND_AL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "dcbz"       , 0x7C0007EC, 0x7C0007EC | F_MASK_X   ,     F_X,    OP_TYPE_IO, COND_AL, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "dcbzep"     , 0x7C0007FE, 0x7C0007FE | F_MASK_X   ,     F_X,    OP_TYPE_IO, COND_AL, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "dci"        , 0x7C00038C, 0x7C00038C | F_MASK_DCI ,   F_DCI,    OP_TYPE_IO, COND_AL, {TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "dcread"     , 0x7C00028C, 0x7C00028C | F_MASK_X   ,     F_X,    OP_TYPE_IO, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "dcread"     , 0x7C0003CC, 0x7C0003CC | F_MASK_X   ,     F_X,    OP_TYPE_IO, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},

  { "mulhw"      , 0x7C000096, 0x7C000096 | F_MASK_XO  ,    F_XO,   OP_TYPE_MUL, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "mulhw."     , 0x7C000096, 0x7C000097 | F_MASK_XO  ,    F_XO,   OP_TYPE_MUL, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "mulhwu"     , 0x7C000016, 0x7C000016 | F_MASK_XO  ,    F_XO,   OP_TYPE_MUL, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "mulhwu."    , 0x7C000016, 0x7C000017 | F_MASK_XO  ,    F_XO,   OP_TYPE_MUL, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},

  { "mullw"      , 0x7C0001D6, 0x7C0001D6 | F_MASK_XO  ,    F_XO,   OP_TYPE_MUL, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "mullw."     , 0x7C0001D6, 0x7C0001D7 | F_MASK_XO  ,    F_XO,   OP_TYPE_MUL, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "divw"       , 0x7C0003D6, 0x7C0003D6 | F_MASK_XO  ,    F_XO,   OP_TYPE_DIV, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "divw."      , 0x7C0003D6, 0x7C0003D7 | F_MASK_XO  ,    F_XO,   OP_TYPE_DIV, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "divwo"      , 0x7C0003D6, 0x7C0007D6 | F_MASK_XO  ,    F_XO,   OP_TYPE_DIV, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "divwo."     , 0x7C0003D6, 0x7C0007D7 | F_MASK_XO  ,    F_XO,   OP_TYPE_DIV, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "divwu"      , 0x7C000396, 0x7C000396 | F_MASK_XO  ,    F_XO,   OP_TYPE_DIV, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "divwu."     , 0x7C000396, 0x7C000397 | F_MASK_XO  ,    F_XO,   OP_TYPE_DIV, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "divwuo"     , 0x7C000396, 0x7C000796 | F_MASK_XO  ,    F_XO,   OP_TYPE_DIV, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "divwuo."    , 0x7C000396, 0x7C000797 | F_MASK_XO  ,    F_XO,   OP_TYPE_DIV, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "extsb"      , 0x7C000774, 0x7C000774 | F_MASK_EXT ,   F_EXT,    OP_TYPE_OR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "extsb."     , 0x7C000774, 0x7C000775 | F_MASK_EXT ,   F_EXT,    OP_TYPE_OR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "extsw"      , 0x7C000734, 0x7C000734 | F_MASK_EXT ,   F_EXT,    OP_TYPE_OR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "extsw."     , 0x7C000734, 0x7C000735 | F_MASK_EXT ,   F_EXT,    OP_TYPE_OR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "icbi"       , 0x7C0007AC, 0x7C0007AC | F_MASK_X   ,     F_X,    OP_TYPE_IO, COND_AL, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "icbiep"     , 0x7C0007BE, 0x7C0007BE | F_MASK_X   ,     F_X,    OP_TYPE_IO, COND_AL, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "icblc"      , 0x7C0001CC, 0x7C0001CC | F_MASK_DCBL,  F_DCBL,    OP_TYPE_IO, COND_AL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "icbt"       , 0x7C00002C, 0x7C00002C | F_MASK_DCBL,  F_DCBL,    OP_TYPE_IO, COND_AL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "icbtls"     , 0x7C0003CC, 0x7C0003CC | F_MASK_DCBL,  F_DCBL,    OP_TYPE_IO, COND_AL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "ici"        , 0x7C00078C, 0x7C00078C | F_MASK_DCI ,   F_DCI,    OP_TYPE_IO, COND_AL, {TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "icread"     , 0x7C0007CC, 0x7C0007CC | F_MASK_X   ,     F_X,    OP_TYPE_IO, COND_AL, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  //apply only X instead of A for lt, gt, eq
  { "isellt"     , 0x7C00001E, 0x7C00001E | F_MASK_X   ,     F_A,    OP_TYPE_OR, COND_AL, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "iselgt"     , 0x7C00001E, 0x7C00005E | F_MASK_X   ,     F_A,    OP_TYPE_OR, COND_AL, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "iseleq"     , 0x7C00001E, 0x7C00009E | F_MASK_X   ,     F_A,    OP_TYPE_OR, COND_AL, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "isel"       , 0x7C00001E, 0x7C00001E | F_MASK_A   ,     F_A,    OP_TYPE_OR, COND_AL, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "lbepx"      , 0x7C0000BE, 0x7C0000BE | F_MASK_X   ,     F_X,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "lbzux"      , 0x7C0000AE, 0x7C0000AE | F_MASK_X   ,     F_X,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "lhaux"      , 0x7C0002EE, 0x7C0002EE | F_MASK_X   ,     F_X,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "lhax"       , 0x7C0002AE, 0x7C0002AE | F_MASK_X   ,     F_X,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "lhbrx"      , 0x7C00062C, 0x7C00062C | F_MASK_X   ,     F_X,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "lhepx"      , 0x7C00023E, 0x7C00023E | F_MASK_X   ,     F_X,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "lhzux"      , 0x7C00026E, 0x7C00026E | F_MASK_X   ,     F_X,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "lhzx"       , 0x7C00022E, 0x7C00022E | F_MASK_X   ,     F_X,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "lswi"       , 0x7C0004AA, 0x7C0004AA | F_MASK_X   ,     F_X,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
  { "lswx"       , 0x7C00042A, 0x7C00042A | F_MASK_X   ,     F_X,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
  { "lwarx"      , 0x7C000028, 0x7C000028 | F_MASK_X   ,     F_X,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "lwarx."     , 0x7C000029, 0x7C000029 | F_MASK_X   ,     F_X,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "lwbrx"      , 0x7C00042C, 0x7C00042C | F_MASK_X   ,     F_X,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "lwepx"      , 0x7C00003E, 0x7C00003E | F_MASK_X   ,     F_X,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "lwzux"      , 0x7C00006E, 0x7C00006E | F_MASK_X   ,     F_X,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "lwzx"       , 0x7C00002E, 0x7C00002E | F_MASK_X   ,     F_X,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},

  { "lbzx"       , 0x7C0000AE, 0x7C0000AE | F_MASK_X   ,     F_X,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "lbzux"      , 0x7C0000EE, 0x7C0000EE | F_MASK_X   ,     F_X,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},

  { "stbx"       , 0x7C0001AE, 0x7C0001AE | F_MASK_X   ,     F_X, OP_TYPE_STORE, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "stbux"      , 0x7C0001EE, 0x7C0001EE | F_MASK_X   ,     F_X, OP_TYPE_STORE, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "sthx"       , 0x7C00032E, 0x7C00032E | F_MASK_X   ,     F_X, OP_TYPE_STORE, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "sthux"      , 0x7C00036E, 0x7C00036E | F_MASK_X   ,     F_X, OP_TYPE_STORE, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "stwux"      , 0x7C00016E, 0x7C00016E | F_MASK_X   ,     F_X, OP_TYPE_STORE, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "stwx"       , 0x7C00012E, 0x7C00012E | F_MASK_X   ,     F_X, OP_TYPE_STORE, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},

        /* # 2584:	7c a7 e0 30 	slw     r7,r5,r28 */
  { "slw"        , 0x7C000030, 0x7C000030 | F_MASK_X   ,     F_X,   OP_TYPE_SHR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "slw."       , 0x7C000030, 0x7C000031 | F_MASK_X   ,     F_X,   OP_TYPE_SHR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "srw"        , 0x7C000430, 0x7C000430 | F_MASK_X   ,     F_X,   OP_TYPE_SHR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "srw."       , 0x7C000430, 0x7C000431 | F_MASK_X   ,     F_X,   OP_TYPE_SHR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},

  { "sraw"       , 0x7C000630, 0x7C000630 | F_MASK_X   ,     F_X,   OP_TYPE_SHR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "sraw."      , 0x7C000630, 0x7C000631 | F_MASK_X   ,     F_X,   OP_TYPE_SHR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "srawi"      , 0x7C000670, 0x7C000670 | F_MASK_X   ,     F_X,   OP_TYPE_SHR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "srawi."     , 0x7C000670, 0x7C000671 | F_MASK_X   ,     F_X,   OP_TYPE_SHR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},

   /* 1a1b6:	7c 6b 1e 70 	srawi   r11,r3,3 */

  { "mbar"       , 0x7C00002E, 0x7C00002E | F_MASK_XFX ,   F_XFX,    OP_TYPE_IO, COND_AL, {TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "mcrxr"      , 0x7C000400, 0x7C000400 | F_MASK_XER ,   F_XER,   OP_TYPE_MOV, COND_AL, {TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "mfdcr"      , 0x7C000286, 0x7C000286 | F_MASK_MFPR,  F_MFPR,   OP_TYPE_MOV, COND_AL, {TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "mfdcrux"    , 0x7C000246, 0x7C000246 | F_MASK_EXT ,   F_EXT,   OP_TYPE_MOV, COND_AL, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "mfdcrx"     , 0x7C000206, 0x7C000206 | F_MASK_EXT ,   F_EXT,   OP_TYPE_MOV, COND_AL, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "mfmsr"      , 0x7C0000A6, 0x7C0000A6 | F_MASK_XFX ,   F_XFX,   OP_TYPE_MOV, COND_AL, {TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "mfctr"      , 0x7C0902A6, 0x7C1902A6 | F_MASK_MTPR,  F_MTPR,   OP_TYPE_MOV, COND_AL, {TYPE_NONE, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "mfspr"      , 0x7C0002A6, 0x7C0002A6 | F_MASK_MFPR,  F_MFPR,   OP_TYPE_MOV, COND_AL, {TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "mtctr"      , 0x7C0903A6, 0x7C1903A6 | F_MASK_MTPR,  F_MTPR,   OP_TYPE_MOV, COND_AL, {TYPE_NONE, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "mtspr"      , 0x7C0003A6, 0x7C0003A6 | F_MASK_MTPR,  F_MTPR,   OP_TYPE_MOV, COND_AL, {TYPE_IMM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},

  { "mtmsr"      , 0x7C000124, 0x7C000124 | F_MASK_XFX ,   F_XFX,   OP_TYPE_MOV, COND_AL, {TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "msync"      , 0x7C0004AC, 0x7C0004AC | F_MASK_XFX ,   F_XFX,   OP_TYPE_MOV, COND_AL, {TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},


   /* 32d30:	7c e6 00 d0 	neg     r7,r6 */

  { "neg"        , 0x7C0000D0, 0x7C0000D0 | F_MASK_X   ,     F_X,   OP_TYPE_NOT, COND_AL, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "neg."       , 0x7C0000D0, 0x7C0000D1 | F_MASK_X   ,     F_X,   OP_TYPE_NOT, COND_AL, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "nego"       , 0x7C0000D0, 0x7C0004D0 | F_MASK_X   ,     F_X,   OP_TYPE_NOT, COND_AL, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "nego."      , 0x7C0000D0, 0x7C0004D1 | F_MASK_X   ,     F_X,   OP_TYPE_NOT, COND_AL, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},

  { "tlbre"      , 0x7C000764, 0x7C000764 | F_MASK_XFX ,  F_NONE,   OP_TYPE_MOV, COND_AL, {TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "tlbwe"      , 0x7C0007A4, 0x7C0007A4 | F_MASK_XFX ,  F_NONE,   OP_TYPE_MOV, COND_AL, {TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  // TODO: ERM, these won't actually go through the E_XL codepatH?
  // they'll actually get picked up as F_XO. thankfully, that seems to be correct still?
  { "mfcr"       , 0x7C000026, 0x7C000026 | E_MASK_XL  ,   F_XO ,   OP_TYPE_MOV, COND_AL, {TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "mtcrf"      , 0x7C000120, 0x7C000120 | E_MASK_XL  ,   F_XO ,   OP_TYPE_MOV, COND_AL, {TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}}, //crf rossz

};

const e_vle_t e_ops[] = {
//  { "name"       , op        , mask                    , type   ,   op_type           , COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_REG, TYPE_REG}}
  { "e_add16i"   , 0x1C000000, 0x1F000000 | E_MASK_D   , E_D    ,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
  { "e_add2i."   , 0x70008800, 0x70008800 | E_MASK_I16A, E_I16A ,   OP_TYPE_ADD, COND_AL, {TYPE_IMM, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
  { "e_add2is"   , 0x70009000, 0x70009000 | E_MASK_I16A, E_I16A ,   OP_TYPE_ADD, COND_AL, {TYPE_IMM, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
  { "e_addi"     , 0x18008000, 0x18008000 | E_MASK_SCI8, E_SCI8 ,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
  { "e_addi."    , 0x18008800, 0x18008800 | E_MASK_SCI8, E_SCI8 ,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
  { "e_addic"    , 0x18009000, 0x18009000 | E_MASK_SCI8, E_SCI8 ,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
  { "e_addic."   , 0x18009800, 0x18009800 | E_MASK_SCI8, E_SCI8 ,   OP_TYPE_ADD, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
  { "e_and2i."   , 0x7000C800, 0x7000C800 | E_MASK_I16L, E_I16L ,   OP_TYPE_AND, COND_AL, {TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
  { "e_and2is."  , 0x7000E800, 0x7000E800 | E_MASK_I16L, E_I16LS,   OP_TYPE_AND, COND_AL, {TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
  { "e_andi"     , 0x1800C000, 0x1800C000 | E_MASK_SCI8, E_SCI8I,   OP_TYPE_AND, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
  { "e_andi."    , 0x1800C800, 0x1800C800 | E_MASK_SCI8, E_SCI8I,   OP_TYPE_AND, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
  // has cr0-cr3 
  { "e_bge"      , 0x7A000000, 0x7A000000 | E_MASK_BD15, E_BD15I,  OP_TYPE_CJMP, COND_GE, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_ble"      , 0x7A000000, 0x7A010000 | E_MASK_BD15, E_BD15I,  OP_TYPE_CJMP, COND_LE, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_bne"      , 0x7A000000, 0x7A020000 | E_MASK_BD15, E_BD15I,  OP_TYPE_CJMP, COND_NE, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_bns"      , 0x7A000000, 0x7A030000 | E_MASK_BD15, E_BD15I,  OP_TYPE_CJMP, COND_VC, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_blt"      , 0x7A000000, 0x7A100000 | E_MASK_BD15, E_BD15I,  OP_TYPE_CJMP, COND_LT, {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_bgt"      , 0x7A000000, 0x7A110000 | E_MASK_BD15, E_BD15I,  OP_TYPE_CJMP, COND_GT, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_beq"      , 0x7A000000, 0x7A120000 | E_MASK_BD15, E_BD15I,  OP_TYPE_CJMP, COND_EQ, {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_bso"      , 0x7A000000, 0x7A130000 | E_MASK_BD15, E_BD15I,  OP_TYPE_CJMP, COND_VS, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_bgel"     , 0x7A000001, 0x7A000001 | E_MASK_BD15, E_BD15I, OP_TYPE_CCALL, COND_GE, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_blel"     , 0x7A000001, 0x7A010001 | E_MASK_BD15, E_BD15I, OP_TYPE_CCALL, COND_LE, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_bnel"     , 0x7A000001, 0x7A020001 | E_MASK_BD15, E_BD15I, OP_TYPE_CCALL, COND_NE, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_bnsl"     , 0x7A000001, 0x7A030001 | E_MASK_BD15, E_BD15I, OP_TYPE_CCALL, COND_VC, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_bltl"     , 0x7A000001, 0x7A110001 | E_MASK_BD15, E_BD15I, OP_TYPE_CCALL, COND_LT, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_bgtl"     , 0x7A000001, 0x7A120001 | E_MASK_BD15, E_BD15I, OP_TYPE_CCALL, COND_GT, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_beql"     , 0x7A000001, 0x7A130001 | E_MASK_BD15, E_BD15I, OP_TYPE_CCALL, COND_EQ, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_bsol"     , 0x7A000001, 0x7A140001 | E_MASK_BD15, E_BD15I, OP_TYPE_CCALL, COND_VS, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
///* The BO32 encodings used in extended VLE conditional branch mnemonics.  */
//#define BO32F   (0x0)
//#define BO32T   (0x1)
//#define BO32DNZ (0x2)
//#define BO32DZ  (0x3)
//
///* The BI condition bit encodings used in extended conditional branch
//   mnemonics.  */
//#define CBLT	(0)
//#define CBGT	(1)
//#define CBEQ	(2)
//#define CBSO	(3)
//
///* A BD15 form instruction for extended conditional branch mnemonics.  */
//#define EBD15(op, aa, bo, lk) (((op) & 0x3f) << 26) | (((aa) & 0xf) << 22) | (((bo) & 0x3) << 20) | ((lk) & 1)
//#define EBD15_MASK 0xfff00001
//
///* A BD15 form instruction for extended conditional branch mnemonics with BI.  */
//#define EBD15BI(op, aa, bo, bi, lk) (((op) & 0x3f) << 26) \
//                                    | (((aa) & 0xf) << 22) \
//                                    | (((bo) & 0x3) << 20) \
//                                    | (((bi) & 0x3) << 16) \
//                                    | ((lk) & 1)
//#define EBD15BI_MASK  0xfff30001
//
//{"e_bge",	EBD15BI(30,8,BO32F,CBLT,0), EBD15BI_MASK, PPCVLE, 0,	{CRS,B15}},
//{"e_ble",	EBD15BI(30,8,BO32F,CBGT,0), EBD15BI_MASK, PPCVLE, 0,	{CRS,B15}},
//{"e_bne",	EBD15BI(30,8,BO32F,CBEQ,0), EBD15BI_MASK, PPCVLE, 0,	{CRS,B15}},
//{"e_bns",	EBD15BI(30,8,BO32F,CBSO,0), EBD15BI_MASK, PPCVLE, 0,	{CRS,B15}},
//{"e_blt",	EBD15BI(30,8,BO32T,CBLT,0), EBD15BI_MASK, PPCVLE, 0,	{CRS,B15}},
//
//{"e_bgt",	EBD15BI(30,8,BO32T,CBGT,0), EBD15BI_MASK, PPCVLE, 0,	{CRS,B15}},
//{"e_beq",	EBD15BI(30,8,BO32T,CBEQ,0), EBD15BI_MASK, PPCVLE, 0,	{CRS,B15}},
//{"e_bso",	EBD15BI(30,8,BO32T,CBSO,0), EBD15BI_MASK, PPCVLE, 0,	{CRS,B15}},
//{"e_bgel",	EBD15BI(30,8,BO32F,CBLT,1), EBD15BI_MASK, PPCVLE, 0,	{CRS,B15}},
//{"e_blel",	EBD15BI(30,8,BO32F,CBGT,1), EBD15BI_MASK, PPCVLE, 0,	{CRS,B15}},
//{"e_bnel",	EBD15BI(30,8,BO32F,CBEQ,1), EBD15BI_MASK, PPCVLE, 0,	{CRS,B15}},
//{"e_bnsl",	EBD15BI(30,8,BO32F,CBSO,1), EBD15BI_MASK, PPCVLE, 0,	{CRS,B15}},
//{"e_bltl",	EBD15BI(30,8,BO32T,CBLT,1), EBD15BI_MASK, PPCVLE, 0,	{CRS,B15}},
//{"e_bgtl",	EBD15BI(30,8,BO32T,CBGT,1), EBD15BI_MASK, PPCVLE, 0,	{CRS,B15}},
//{"e_beql",	EBD15BI(30,8,BO32T,CBEQ,1), EBD15BI_MASK, PPCVLE, 0,	{CRS,B15}},
//{"e_bsol",	EBD15BI(30,8,BO32T,CBSO,1), EBD15BI_MASK, PPCVLE, 0,	{CRS,B15}},
//
//{"e_bdnz",	EBD15(30,8,BO32DNZ,0),	EBD15_MASK, PPCVLE, 0,		{B15}},
//{"e_bdz",  	EBD15(30,8,BO32DZ,0),	EBD15_MASK, PPCVLE, 0,		{B15}},
//{"e_bf",    EBD15(30,8,BO32F,0), EBD15_MASK, PPCVLE, 0,		{BI32,B15}},
//{"e_bfl",  	EBD15(30,8,BO32F,1), EBD15_MASK, PPCVLE, 0,		{BI32,B15}},
//{"e_bt",    EBD15(30,8,BO32T,0), EBD15_MASK, PPCVLE, 0,		{BI32,B15}},
//{"e_btl",  	EBD15(30,8,BO32T,1), EBD15_MASK, PPCVLE, 0,		{BI32,B15}},
//{"e_bdnzl",	EBD15(30,8,BO32DNZ,1),	EBD15_MASK, PPCVLE, 0,		{B15}},
//{"e_bdzl",	EBD15(30,8,BO32DZ,1),	EBD15_MASK, PPCVLE, 0,		{B15}},
//
//{"e_bc",	BD15(30,8,0),	BD15_MASK,	PPCVLE,	0,		{BO32, BI32, B15}},
//{"e_bcl",	BD15(30,8,1),	BD15_MASK,	PPCVLE,	0,		{BO32, BI32, B15}},

  { "e_bdnz"     , 0x7A000000, 0x7A200000 | E_MASK_BD15, E_BD15 ,  OP_TYPE_CJMP, COND_GE, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_bdz"      , 0x7A000000, 0x7A300000 | E_MASK_BD15, E_BD15 ,  OP_TYPE_CJMP, COND_GE, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_bf"       , 0x7A000000, 0x7A000000 | E_MASK_BD15, E_BD15 ,  OP_TYPE_CJMP, COND_GE, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_bt"       , 0x7A000000, 0x7A100000 | E_MASK_BD15, E_BD15 ,  OP_TYPE_CJMP, COND_GE, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_bdnzl"    , 0x7A000001, 0x7A200001 | E_MASK_BD15, E_BD15 , OP_TYPE_CCALL, COND_GE, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_bdzl"     , 0x7A000001, 0x7A300001 | E_MASK_BD15, E_BD15 , OP_TYPE_CCALL, COND_GE, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  // TODO: these have an additional param of the specific BI32 you want to condition on
  { "e_bfl"      , 0x7A000001, 0x7A000001 | E_MASK_BD15, E_BD15 , OP_TYPE_CCALL, COND_GE, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_btl"      , 0x7A000001, 0x7A100001 | E_MASK_BD15, E_BD15 , OP_TYPE_CCALL, COND_GE, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},

  // TODO: these take both a specific BO32 and a BI32
  { "e_bc"       , 0x7A000000, 0x7A140000 | E_MASK_BD15, E_BD15 ,  OP_TYPE_CJMP, COND_VS, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_bcl"      , 0x7A000001, 0x7A140001 | E_MASK_BD15, E_BD15 , OP_TYPE_CCALL, COND_VS, {TYPE_CR, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},

  { "e_b"        , 0x78000000, 0x78000000 | E_MASK_BD24, E_BD24 ,   OP_TYPE_JMP, COND_AL, {TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  // 78000313
  // The 24-bit BD24 field is concatenated on the right with 0b0, sign-extended, and then
  // added to the address of the branch instruction.
  { "e_bl"       , 0x78000001, 0x78000001 | E_MASK_BD24, E_BD24 ,  OP_TYPE_CALL, COND_AL, {TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_cmp16i"   , 0x70009800, 0x70009800 | E_MASK_IA16, E_IA16 ,   OP_TYPE_CMP, COND_AL, {TYPE_IMM, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
  { "e_cmph16i"  , 0x7000B000, 0x7000B000 | E_MASK_IA16, E_IA16 ,   OP_TYPE_CMP, COND_AL, {TYPE_IMM, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
  { "e_cmph"     , 0x7C00001C, 0x7C00001D | E_MASK_X   , E_XCR  ,   OP_TYPE_CMP, COND_AL, {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_cmphl16i" , 0x7000B800, 0x7000B800 | E_MASK_IA16, E_IA16U,   OP_TYPE_CMP, COND_AL, {TYPE_IMM, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
  { "e_cmphl"    , 0x7C00005C, 0x7C00005D | E_MASK_X   , E_XCR  ,   OP_TYPE_CMP, COND_AL, {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_cmpli"    , 0x1880A800, 0x1880A800 | E_MASK_SCI8, E_SCI8CR,  OP_TYPE_CMP, COND_AL, {TYPE_CR, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
  { "e_cmpi"     , 0x1800A800, 0x1800A800 | E_MASK_SCI8, E_SCI8CR,  OP_TYPE_CMP, COND_AL, {TYPE_CR, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
  { "e_cmpl16i"  , 0x7000A800, 0x7000A800 | E_MASK_IA16, E_IA16U,   OP_TYPE_CMP, COND_AL, {TYPE_IMM, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
  { "e_crand"    , 0x7C000202, 0x7C000202 | E_MASK_XL  , E_XL   ,   OP_TYPE_AND, COND_AL, {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
  { "e_crandc"   , 0x7C000102, 0x7C000102 | E_MASK_XL  , E_XL   ,   OP_TYPE_AND, COND_AL, {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
  { "e_creqv"    , 0x7C000242, 0x7C000242 | E_MASK_XL  , E_XL   ,   OP_TYPE_AND, COND_AL, {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
  { "e_crnand"   , 0x7C0001C2, 0x7C0001C2 | E_MASK_XL  , E_XL   ,   OP_TYPE_AND, COND_AL, {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
  { "e_crnor"    , 0x7C000042, 0x7C000042 | E_MASK_XL  , E_XL   ,   OP_TYPE_NOR, COND_AL, {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
  { "e_cror"     , 0x7C000382, 0x7C000382 | E_MASK_XL  , E_XL   ,    OP_TYPE_OR, COND_AL, {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
  { "e_crorc"    , 0x7C000342, 0x7C000342 | E_MASK_XL  , E_XL   ,    OP_TYPE_OR, COND_AL, {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
  { "e_crxor"    , 0x7C000182, 0x7C000182 | E_MASK_XL  , E_XL   ,   OP_TYPE_XOR, COND_AL, {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
  { "e_lbz"      , 0x30000000, 0x30000000 | E_MASK_D   , E_D    ,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_lbzu"     , 0x18000000, 0x18000000 | E_MASK_D8  , E_D8   ,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_lha"      , 0x38000000, 0x38000000 | E_MASK_D   , E_D    ,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_lhau"     , 0x18000300, 0x18000300 | E_MASK_D8  , E_D8   ,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  // 5b0b0000
  { "e_lhz"      , 0x58000000, 0x58000000 | E_MASK_D   , E_D    ,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_lhzu"     , 0x18000100, 0x18000100 | E_MASK_D8  , E_D8   ,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_li"       , 0x70000000, 0x70000000 | E_MASK_LI20, E_LI20 ,   OP_TYPE_MOV, COND_AL, {TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_lis"      , 0x7000E000, 0x7000E000 | E_MASK_I16L, E_I16LS,   OP_TYPE_MOV, COND_AL, {TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
  { "e_lmw"      , 0x18000800, 0x18000800 | E_MASK_D8  , E_D8   ,   OP_TYPE_MUL, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_lwz"      , 0x50000000, 0x53000000 | E_MASK_D   , E_D    ,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_lwzu"     , 0x18000200, 0x18000200 | E_MASK_D8  , E_D8   ,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_mcrf"     , 0x7C000020, 0x7C000020 | E_MASK_XL  , E_XLSP ,   OP_TYPE_MOV, COND_AL, {TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
  { "e_mull2i"   , 0x7000A000, 0x7000A000 | E_MASK_I16A, E_I16A ,   OP_TYPE_MUL, COND_AL, {TYPE_IMM, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
  { "e_mulli"    , 0x1800A000, 0x1800A000 | E_MASK_SCI8, E_SCI8 ,   OP_TYPE_MUL, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
  { "e_or2i"     , 0x7000C000, 0x7000C000 | E_MASK_I16L, E_I16L ,    OP_TYPE_OR, COND_AL, {TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
  { "e_or2is"    , 0x7000D000, 0x7000D000 | E_MASK_I16L, E_I16LS,    OP_TYPE_OR, COND_AL, {TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
  { "e_ori"      , 0x1800D000, 0x1800D000 | E_MASK_SCI8, E_SCI8 ,    OP_TYPE_OR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
  { "e_ori."     , 0x1800D800, 0x1800D800 | E_MASK_SCI8, E_SCI8 ,    OP_TYPE_OR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
  { "e_rlw"      , 0x7C000230, 0x7C000230 | E_MASK_X   , E_X    ,   OP_TYPE_ROR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_rlw."     , 0x7C000231, 0x7C000231 | E_MASK_X   , E_X    ,   OP_TYPE_ROR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_rlwi"     , 0x7C000270, 0x7C000270 | E_MASK_X   , E_X    ,   OP_TYPE_ROR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
  { "e_rlwi."    , 0x7C000271, 0x7C000271 | E_MASK_X   , E_X    ,   OP_TYPE_ROR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
  { "e_rlwimi"   , 0x74000000, 0x74000000 | E_MASK_M   , E_M    ,   OP_TYPE_ROR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
  { "e_rlwinm"   , 0x74000001, 0x74000001 | E_MASK_M   , E_M    ,   OP_TYPE_ROR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
  { "e_slwi"     , 0x7C000070, 0x7C000070 | E_MASK_X   , E_X    ,   OP_TYPE_SHL, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
  { "e_slwi."    , 0x7C000071, 0x7C000071 | E_MASK_X   , E_X    ,   OP_TYPE_SHL, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
  { "e_srwi"     , 0x7C000470, 0x7C000470 | E_MASK_X   , E_X    ,   OP_TYPE_SHR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
  { "e_srwi."    , 0x7C000471, 0x7C000471 | E_MASK_X   , E_X    ,   OP_TYPE_SHR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
  { "e_stb"      , 0x34000000, 0x34000000 | E_MASK_D   , E_D    , OP_TYPE_STORE, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
  { "e_stbu"     , 0x18000400, 0x18000400 | E_MASK_D8  , E_D8   , OP_TYPE_STORE, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_sth"      , 0x5C000000, 0x5C000000 | E_MASK_D   , E_D    , OP_TYPE_STORE, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_sthu"     , 0x18000500, 0x18000500 | E_MASK_D8  , E_D8   , OP_TYPE_STORE, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_stmw"     , 0x18000900, 0x18000900 | E_MASK_D8  , E_D8   , OP_TYPE_STORE, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_stw"      , 0x54000000, 0x56000000 | E_MASK_D   , E_D    , OP_TYPE_STORE, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_stwu"     , 0x18000600, 0x18000600 | E_MASK_D8  , E_D8   , OP_TYPE_STORE, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},


   /* 1d53a:	18 21 11 00 	e_stmvsprw 0(r1) */
   /* 1d53e:	18 81 11 10 	e_stmvsrrw 16(r1) */
   /* 1d5a4:	18 81 10 10 	e_ldmvsrrw 16(r1) */
   /* 1d5a8:	18 21 10 00 	e_ldmvsprw 0(r1) */


/* e_ldmvgprw 6  (0b0001_1000_000 RA 0b0001_0000 D8 */
/* e_stmvgprw 6  (0b0001_1000_000 RA 0b0001_0001 D8 */
/* e_ldmvsprw 6  (0b0001_1000_001 RA 0b0001_0000 D8 */
/* e_stmvsprw 6  (0b0001_1000_001 RA 0b0001_0001 D8 */
/* e_ldmvsrrw 6  (0b0001_1000_100 RA 0b0001_0000 D8 */
/* e_stmvsrrw 6  (0b0001_1000_100 RA 0b0001_0001 D8 */
/* e_ldmvcsrrw 6 (0b0001_1000_101 RA 0b0001_0000 D8 */
/* e_stmvcsrrw 6 (0b0001_1000_101 RA 0b0001_0001 D8 */
/* e_ldmvdsrrw 6 (0b0001_1000_110 RA 0b0001_0000 D8 */
/* e_stmvdsrrw 6 (0b0001_1000_110 RA 0b0001_0001 D8 */
  { "e_ldmvgprw" , 0x18001000, 0x18001000 | E_MASK_D8  , E_D8   ,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_stmvgprw" , 0x18001100, 0x18001100 | E_MASK_D8  , E_D8   , OP_TYPE_STORE, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_ldmvsprw" , 0x18201000, 0x18201000 | E_MASK_D8  , E_D8   ,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_stmvsprw" , 0x18201100, 0x18201100 | E_MASK_D8  , E_D8   , OP_TYPE_STORE, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_ldmvsrrw" , 0x18801000, 0x18801000 | E_MASK_D8  , E_D8   ,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_stmvsrrw" , 0x18801100, 0x18801100 | E_MASK_D8  , E_D8   , OP_TYPE_STORE, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_ldmvcsrrw", 0x18a01000, 0x18a01000 | E_MASK_D8  , E_D8   ,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_stmvcsrrw", 0x18a01100, 0x18a01100 | E_MASK_D8  , E_D8   , OP_TYPE_STORE, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_ldmvdsrrw", 0x18c01000, 0x18c01000 | E_MASK_D8  , E_D8   ,  OP_TYPE_LOAD, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
  { "e_stmvcsrrw", 0x18c01100, 0x18c01100 | E_MASK_D8  , E_D8   , OP_TYPE_STORE, COND_AL, {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},


  { "e_subfic"   , 0x1800B000, 0x1800B000 | E_MASK_SCI8, E_SCI8 ,   OP_TYPE_SUB, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
  { "e_subfic."  , 0x1800B800, 0x1800B800 | E_MASK_SCI8, E_SCI8 ,   OP_TYPE_SUB, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
  { "e_xori"     , 0x1800E000, 0x1800E000 | E_MASK_SCI8, E_SCI8I,   OP_TYPE_XOR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
  { "e_xori."    , 0x1800E800, 0x1800E800 | E_MASK_SCI8, E_SCI8I,   OP_TYPE_XOR, COND_AL, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
};

const se_vle_t se_ops[] = {
//  { "name"      , op    , mask  , n,   op_type           , {{field ,shr,shl,  +, i, TYPE_REG}, ...}
  { "se_illegal", 0x0000, 0x0000, 0,   OP_TYPE_ILL, COND_NV, {{0}, {0}, {0}, {0}, {0}}},
  { "se_isync"  , 0x0001, 0x0001, 0,  OP_TYPE_SYNC, COND_AL, {{0}, {0}, {0}, {0}, {0}}},
  { "se_sc"     , 0x0002, 0x0002, 0,   OP_TYPE_SWI, COND_AL, {{0}, {0}, {0}, {0}, {0}}},
  { "se_blr"    , 0x0004, 0x0004, 0,   OP_TYPE_RET, COND_AL, {{0}, {0}, {0}, {0}, {0}}},
  { "se_blrl"   , 0x0005, 0x0005, 0,   OP_TYPE_RET, COND_AL, {{0}, {0}, {0}, {0}, {0}}},
  { "se_bctr"   , 0x0006, 0x0006, 0,  OP_TYPE_RJMP, COND_AL, {{0}, {0}, {0}, {0}, {0}}},
  { "se_bctrl"  , 0x0007, 0x0007, 0, OP_TYPE_RCALL, COND_AL, {{0}, {0}, {0}, {0}, {0}}},
  { "se_rfi"    , 0x0008, 0x0008, 0,  OP_TYPE_TRAP, COND_AL, {{0}, {0}, {0}, {0}, {0}}},
  { "se_rfci"   , 0x0009, 0x0009, 0,  OP_TYPE_TRAP, COND_AL, {{0}, {0}, {0}, {0}, {0}}},
  { "se_rfdi"   , 0x000A, 0x000A, 0,  OP_TYPE_TRAP, COND_AL, {{0}, {0}, {0}, {0}, {0}}},
  { "se_rfmci"  , 0x000B, 0x000B, 0,  OP_TYPE_TRAP, COND_AL, {{0}, {0}, {0}, {0}, {0}}},
  { "se_not"    , 0x0020, 0x002F, 1,   OP_TYPE_NOT, COND_AL, {{0x000F,  0,  0,  0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
  { "se_neg"    , 0x0030, 0x003F, 1,   OP_TYPE_NOT, COND_AL, {{0x000F,  0,  0,  0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
  { "se_mflr"   , 0x0080, 0x008F, 1,   OP_TYPE_MOV, COND_AL, {{0x000F,  0,  0,  0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
  { "se_mtlr"   , 0x0090, 0x009F, 1,   OP_TYPE_MOV, COND_AL, {{0x000F,  0,  0,  0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
  { "se_mfctr"  , 0x00A0, 0x00AF, 1,   OP_TYPE_MOV, COND_AL, {{0x000F,  0,  0,  0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
  { "se_mtctr"  , 0x00B0, 0x00BF, 1,   OP_TYPE_MOV, COND_AL, {{0x000F,  0,  0,  0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
  { "se_extzb"  , 0x00C0, 0x00CF, 1,    OP_TYPE_OR, COND_AL, {{0x000F,  0,  0,  0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
  { "se_extsb"  , 0x00D0, 0x00DF, 1,    OP_TYPE_OR, COND_AL, {{0x000F,  0,  0,  0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
  { "se_extzh"  , 0x00E0, 0x00EF, 1,    OP_TYPE_OR, COND_AL, {{0x000F,  0,  0,  0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
  { "se_extsh"  , 0x00F0, 0x00FF, 1,    OP_TYPE_OR, COND_AL, {{0x000F,  0,  0,  0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
  { "se_mr"     , 0x0100, 0x01FF, 2,   OP_TYPE_MOV, COND_AL, {{0x00F0,  4,  0,  0, 1, TYPE_REG}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_mtar"   , 0x0200, 0x02FF, 2,   OP_TYPE_MOV, COND_AL, {{0x00F0,  4,  0,  0, 1, TYPE_REG}, {0x000F,  0,  0,  8,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_mfar"   , 0x0300, 0x03FF, 2,   OP_TYPE_MOV, COND_AL, {{0x00F0,  4,  0,  8, 1, TYPE_REG}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_add"    , 0x0400, 0x04FF, 2,   OP_TYPE_ADD, COND_AL, {{0x00F0,  4,  0,  0, 1, TYPE_REG}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_mullw"  , 0x0500, 0x05FF, 2,   OP_TYPE_MUL, COND_AL, {{0x00F0,  4,  0,  0, 1, TYPE_REG}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_sub"    , 0x0600, 0x06FF, 2,   OP_TYPE_SUB, COND_AL, {{0x00F0,  4,  0,  0, 0, TYPE_REG}, {0x000F,  0,  0,  0,  1, TYPE_REG}, {0}, {0}, {0}}},
  { "se_subf"   , 0x0700, 0x07FF, 2,   OP_TYPE_SUB, COND_AL, {{0x00F0,  4,  0,  0, 0, TYPE_REG}, {0x000F,  0,  0,  0,  1, TYPE_REG}, {0}, {0}, {0}}},
  { "se_cmp"    , 0x0C00, 0x0CFF, 2,   OP_TYPE_CMP, COND_AL, {{0x00F0,  4,  0,  0, 1, TYPE_REG}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_cmpl"   , 0x0D00, 0x0DFF, 2,   OP_TYPE_CMP, COND_AL, {{0x00F0,  4,  0,  0, 1, TYPE_REG}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_cmph"   , 0x0E00, 0x0EFF, 2,   OP_TYPE_CMP, COND_AL, {{0x00F0,  4,  0,  0, 1, TYPE_REG}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_cmphl"  , 0x0F00, 0x0FFF, 2,   OP_TYPE_CMP, COND_AL, {{0x00F0,  4,  0,  0, 1, TYPE_REG}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_addi"   , 0x2000, 0x21FF, 2,   OP_TYPE_ADD, COND_AL, {{0x01F0,  4,  0,  1, 1, TYPE_IMM}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_and"    , 0x4600, 0x46FF, 2,   OP_TYPE_AND, COND_AL, {{0x00F0,  4,  0,  0, 1, TYPE_REG}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_and."   , 0x4700, 0x47FF, 2,   OP_TYPE_AND, COND_AL, {{0x00F0,  4,  0,  0, 1, TYPE_REG}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_andi"   , 0x2E00, 0x2FFF, 2,   OP_TYPE_AND, COND_AL, {{0x01F0,  4,  0,  0, 1, TYPE_IMM}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_andc"   , 0x4500, 0x45FF, 2,   OP_TYPE_AND, COND_AL, {{0x00F0,  4,  0,  0, 1, TYPE_REG}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_b"      , 0xE800, 0xE8FF, 1,   OP_TYPE_JMP, COND_AL, {{0x00FF,  0,  1,  0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
  { "se_bl"     , 0xE900, 0xE9FF, 1,  OP_TYPE_CALL, COND_AL, {{0x00FF,  0,  1,  0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
  // cr0
  // e2 e5
  { "se_bge"    , 0xE000, 0xE0FF, 1,  OP_TYPE_CJMP, COND_GE, {{0x00FF,  0,  1,  0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
  { "se_ble"    , 0xE000, 0xE1FF, 1,  OP_TYPE_CJMP, COND_LE, {{0x00FF,  0,  1,  0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
  { "se_bne"    , 0xE000, 0xE2FF, 1,  OP_TYPE_CJMP, COND_NE, {{0x00FF,  0,  1,  0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
  { "se_bns"    , 0xE000, 0xE3FF, 1,  OP_TYPE_CJMP, COND_VC, {{0x00FF,  0,  1,  0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
  { "se_blt"    , 0xE000, 0xE4FF, 1,  OP_TYPE_CJMP, COND_LT, {{0x00FF,  0,  1,  0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
  { "se_bgt"    , 0xE000, 0xE5FF, 1,  OP_TYPE_CJMP, COND_GT, {{0x00FF,  0,  1,  0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
  { "se_beq"    , 0xE000, 0xE6FF, 1,  OP_TYPE_CJMP, COND_EQ, {{0x00FF,  0,  1,  0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
  { "se_bso"    , 0xE000, 0xE7FF, 1,  OP_TYPE_CJMP, COND_VS, {{0x00FF,  0,  1,  0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
  { "se_bc"     , 0xE000, 0xE7FF, 2,  OP_TYPE_CJMP, COND_VS, {{0x0700,  8,  0, 32, 0, TYPE_JMP}, {0x00FF,  0,  1,  0,  1, TYPE_IMM}, {0}, {0}, {0}}},
  { "se_bclri"  , 0x6000, 0x61FF, 2,    OP_TYPE_OR, COND_AL, {{0x01F0,  4,  0,  0, 1, TYPE_IMM}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_bgeni"  , 0x6200, 0x63FF, 2,    OP_TYPE_OR, COND_AL, {{0x01F0,  4,  0,  0, 1, TYPE_IMM}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_bmaski" , 0x2C00, 0x2DFF, 2,    OP_TYPE_OR, COND_AL, {{0x01F0,  4,  0,  0, 1, TYPE_IMM}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_bseti"  , 0x6400, 0x65FF, 2,    OP_TYPE_OR, COND_AL, {{0x01F0,  4,  0,  0, 1, TYPE_IMM}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_btsti"  , 0x6600, 0x67FF, 2,    OP_TYPE_OR, COND_AL, {{0x01F0,  4,  0,  0, 1, TYPE_IMM}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_cmpi"   , 0x2A00, 0x2BFF, 2,   OP_TYPE_CMP, COND_AL, {{0x01F0,  4,  0,  0, 1, TYPE_IMM}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_cmpli"  , 0x2200, 0x23FF, 2,   OP_TYPE_CMP, COND_AL, {{0x01F0,  4,  0,  1, 1, TYPE_IMM}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_lbz"    , 0x8000, 0x8FFF, 3,  OP_TYPE_LOAD, COND_AL, {{0x0F00,  6,  0,  0, 2, TYPE_MEM}, {0x00F0,  4,  0,  0,  0, TYPE_REG}, {0x000F,  0,  0,  0,  1, TYPE_MEM}, {0}, {0}}},
  { "se_lhz"    , 0xA000, 0xAFFF, 3,  OP_TYPE_LOAD, COND_AL, {{0x0F00,  6,  0,  0, 2, TYPE_MEM}, {0x00F0,  4,  0,  0,  0, TYPE_REG}, {0x000F,  0,  0,  0,  1, TYPE_MEM}, {0}, {0}}},
  { "se_li"     , 0x4800, 0x4FFF, 2,   OP_TYPE_MOV, COND_AL, {{0x07F0,  4,  0,  0, 1, TYPE_IMM}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_lwz"    , 0xC000, 0xCFFF, 3,  OP_TYPE_LOAD, COND_AL, {{0x0F00,  6,  0,  0, 2, TYPE_MEM}, {0x00F0,  4,  0,  0,  0, TYPE_REG}, {0x000F,  0,  0,  0,  1, TYPE_MEM}, {0}, {0}}},
  { "se_or"     , 0x4400, 0x44FF, 2,    OP_TYPE_OR, COND_AL, {{0x00F0,  4,  0,  0, 1, TYPE_REG}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_slw"    , 0x4200, 0x42FF, 2,   OP_TYPE_SHL, COND_AL, {{0x00F0,  4,  0,  0, 0, TYPE_REG}, {0x000F,  0,  0,  0,  2, TYPE_REG}, {0}, {0}, {0}}},
  { "se_slwi"   , 0x6C00, 0x6DFF, 2,   OP_TYPE_SHL, COND_AL, {{0x01F0,  4,  0,  0, 1, TYPE_IMM}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_sraw"   , 0x4100, 0x41FF, 2,   OP_TYPE_SHR, COND_AL, {{0x00F0,  4,  0,  0, 0, TYPE_REG}, {0x000F,  0,  0,  0,  2, TYPE_REG}, {0}, {0}, {0}}},
  { "se_srawi"  , 0x6A00, 0x6BFF, 2,   OP_TYPE_SHR, COND_AL, {{0x01F0,  4,  0,  0, 1, TYPE_IMM}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_srw"    , 0x4000, 0x40FF, 2,   OP_TYPE_SHR, COND_AL, {{0x00F0,  4,  0,  0, 0, TYPE_REG}, {0x000F,  0,  0,  0,  2, TYPE_REG}, {0}, {0}, {0}}},
  { "se_srwi"   , 0x6800, 0x69FF, 2,   OP_TYPE_SHR, COND_AL, {{0x01F0,  4,  0,  0, 1, TYPE_IMM}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_stb"    , 0x9000, 0x9FFF, 3, OP_TYPE_STORE, COND_AL, {{0x0F00,  6,  0,  0, 2, TYPE_MEM}, {0x00F0,  4,  0,  0,  0, TYPE_REG}, {0x000F,  0,  0,  0,  1, TYPE_MEM}, {0}, {0}}},
  { "se_sth"    , 0xB000, 0xBFFF, 3, OP_TYPE_STORE, COND_AL, {{0x0F00,  6,  0,  0, 2, TYPE_MEM}, {0x00F0,  4,  0,  0,  0, TYPE_REG}, {0x000F,  0,  0,  0,  1, TYPE_MEM}, {0}, {0}}},
  { "se_stw"    , 0xD000, 0xDFFF, 3, OP_TYPE_STORE, COND_AL, {{0x0F00,  6,  0,  0, 2, TYPE_MEM}, {0x00F0,  4,  0,  0,  0, TYPE_REG}, {0x000F,  0,  0,  0,  1, TYPE_MEM}, {0}, {0}}},
  { "se_subi"   , 0x2400, 0x25FF, 2,   OP_TYPE_SUB, COND_AL, {{0x01F0,  4,  0,  1, 1, TYPE_IMM}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
  { "se_subi."  , 0x2600, 0x27FF, 2,   OP_TYPE_SUB, COND_AL, {{0x01F0,  4,  0,  1, 1, TYPE_IMM}, {0x000F,  0,  0,  0,  0, TYPE_REG}, {0}, {0}, {0}}},
};


static void set_e_fields(vle_t * v, const e_vle_t* p, uint32_t data) {
  if (!v) {
    return;
  }
  switch (p->type) {
    case E_X:
    {
      v->n = 3;
      v->fields[0].value = (data & 0x1F0000) >> 16;
      v->fields[0].type = p->types[0];
      v->fields[1].value = (data & 0x3E00000) >> 21;
      v->fields[1].type = p->types[1];
      v->fields[2].value = (data & 0xF800) >> 11;
      v->fields[2].type = p->types[2];
    }
      break;
    case E_XL:
    {
      v->n = 3;
      v->fields[0].value = (data & 0x3E00000) >> 21;
      v->fields[0].type = p->types[0];
      v->fields[1].value = (data & 0x1F0000) >> 16;
      v->fields[1].type = p->types[1];
      v->fields[2].value = (data & 0xF800) >> 11;
      v->fields[2].type = p->types[2];
    }
      break;
    case E_D:
    {
      v->n = 3;
      v->fields[0].value = (data & 0x3E00000) >> 21;
      v->fields[0].type = p->types[0];
      v->fields[1].value = (data & 0x1F0000) >> 16;
      v->fields[1].type = p->types[1];
      v->fields[2].value = data & 0xFFFF;
      if (v->fields[2].value & 0x8000) {
        v->fields[2].value = 0xFFFF0000 | v->fields[2].value;
      }
      v->fields[2].type = p->types[2];
    }
      break;
    case E_D8:
    {
      v->n = 3;
      v->fields[0].value = (data & 0x3E00000) >> 21;
      v->fields[0].type = p->types[0];
      v->fields[1].value = (data & 0x1F0000) >> 16;
      v->fields[1].type = p->types[1];
      v->fields[2].value = data & 0xFF;
      if (v->fields[2].value & 0x80) {
        v->fields[2].value = 0xFFFFFF00 | v->fields[2].value;
      }
      v->fields[2].type = p->types[2];
    }
      break;
    case E_IA16:
    case E_IA16U:
    case E_I16A:
    {
      v->n = 2;
      v->fields[1].value = (data & 0x3E00000) >> 10;
      v->fields[1].type = p->types[0];
      v->fields[0].value = (data & 0x1F0000) >> 16;
      v->fields[0].type = p->types[1];
      v->fields[1].value |= (data & 0x7FF);
      if (v->fields[1].value & 0x8000 && p->type != E_IA16U) {
        v->fields[1].value = 0xFFFF0000 | v->fields[1].value;
      }
    }
      break;
    case E_SCI8:
    case E_SCI8CR:
    {
      v->n = 3;
      v->fields[0].value = (data & 0x3E00000) >> 21;
      v->fields[0].type = p->types[0];
      if (p->type == E_SCI8CR) {
        v->fields[0].value &= 0x3;
      }
      v->fields[1].value = (data & 0x1F0000) >> 16;
      v->fields[1].type = p->types[1];
      uint32_t ui8 = data & 0xFF;
      uint32_t scl = (data & 0x300) >> 8;
      uint32_t f = data & 0x400;
      switch (scl) {
        case 0:
          v->fields[2].value = ui8 | (f ? 0xffffff00 : 0);
          break;
        case 1:
          v->fields[2].value = (ui8 << 8) | (f ? 0xffff00ff : 0);
          break;
        case 2:
          v->fields[2].value = (ui8 << 16) | (f ? 0xff00ffff : 0);
          break;
        default:
          v->fields[2].value = (ui8 << 24) | (f ? 0x00ffffff : 0);
          break;
      }
      v->fields[2].type = p->types[2];
    }
      break;
    case E_SCI8I:
    {
      v->n = 3;
      v->fields[1].value = (data & 0x3E00000) >> 21;
      v->fields[1].type = p->types[0];
      v->fields[0].value = (data & 0x1F0000) >> 16;
      v->fields[0].type = p->types[1];
      uint32_t ui8 = data & 0xFF;
      uint32_t scl = (data & 0x300) >> 8;
      uint32_t f = data & 0x400;
      switch (scl) {
        case 0:
          v->fields[2].value = ui8 | (f ? 0xffffff00 : 0);
          break;
        case 1:
          v->fields[2].value = (ui8 << 8) | (f ? 0xffff00ff : 0);
          break;
        case 2:
          v->fields[2].value = (ui8 << 16) | (f ? 0xff00ffff : 0);
          break;
        default:
          v->fields[2].value = (ui8 << 24) | (f ? 0x00ffffff : 0);
          break;
      }
      v->fields[2].type = p->types[2];
    }
      break;
    case E_I16L:
    {
      v->n = 2;
      v->fields[0].value = (data & 0x3E00000) >> 21;
      v->fields[0].type = p->types[0];
      v->fields[1].value = (data & 0x1F0000) >> 5;
      v->fields[1].value |= (data & 0x7FF);
      if (v->fields[1].value & 0x4000) {
        v->fields[1].value = 0xFFF8000 | v->fields[1].value;
      }
      v->fields[1].type = p->types[1];
    }
      break;
    case E_I16LS:
    {
      v->n = 2;
      v->fields[0].value = (data & 0x3E00000) >> 21;
      v->fields[0].type = p->types[0];
      v->fields[1].value = (data & 0x1F0000) >> 5;
      v->fields[1].value |= (data & 0x3FF);
      if (v->fields[1].value & 0x8000) {
        v->fields[1].value = 0xFFF8000 | v->fields[1].value;
      }
      v->fields[1].type = p->types[1];
    }
      break;
    case E_BD24:
    {
      v->n = 1;
      v->fields[0].value = data & 0x1FFFFFE;
      if (v->fields[0].value & 0x1000000) {
        v->fields[0].value |= 0xFE000000;
      }
      v->fields[0].type = p->types[0];
    }
      break;
    case E_BD15I:
    {
      v->n = 2;
      v->fields[0].value = (data & 0xC0000) >> 18;
      v->fields[0].type = p->types[0];
      v->fields[1].value = data & 0xFFFE;
      if (v->fields[1].value & 0x8000) {
        v->fields[1].value |= 0xFFFF0000;
      }
      v->fields[1].type = p->types[1];
    }
      break;
    case E_BD15:
    {
      v->n = 2;
      v->fields[0].value = (data & 0xC0000) >> 18;
      v->fields[0].type = p->types[0];
      v->fields[1].value = data & 0xFFFE;
      if (v->fields[1].value & 0x8000) {
        v->fields[1].value |= 0xFFFF0000;
      }
      v->fields[1].type = p->types[1];
    }
      break;
    case E_LI20:
    {
      v->n = 2;
      v->fields[0].value = (data & 0x03E00000) >> 21;
      v->fields[0].type = p->types[0];
      v->fields[1].value = ((data & 0x001F0000) >> 5);
      v->fields[1].value |= ((data & 0x7800) << 5);
      v->fields[1].value |= (data & 0x7FF);
      v->fields[1].type = p->types[1];
      if (v->fields[1].value & 0x80000) {
        v->fields[1].value = 0xFFF00000 | v->fields[1].value;
      }
    }
      break;
    case E_M:
    {
      v->n = 5;
      v->fields[1].value = (data & 0x3E00000) >> 21;
      v->fields[1].type = p->types[1];
      v->fields[0].value = (data & 0x1F0000) >> 16;
      v->fields[0].type = p->types[0];
      v->fields[2].value = (data & 0xF800) >> 11;
      v->fields[2].type = p->types[2];
      v->fields[3].value = (data & 0x7C0) >> 6;
      v->fields[3].type = p->types[3];
      v->fields[4].value = (data & 0x3E) >> 1;
      v->fields[4].type = p->types[4];
    }
      break;
    case E_XCR:
    {
      v->n = 3;
      v->fields[0].value = (data & 0x3000000) >> 24;
      v->fields[0].type = p->types[0];
      v->fields[1].value = (data & 0x1F0000) >> 16;
      v->fields[1].type = p->types[1];
      v->fields[2].value = (data & 0xF800) >> 11;
      v->fields[2].type = p->types[2];
    }
      break;
    case E_XLSP:
    {
      v->n = 3;
      v->fields[0].value = (data & 0x3800000) >> 23;
      v->fields[0].type = p->types[0];
      v->fields[1].value = (data & 0x1C0000) >> 18;
      v->fields[1].type = p->types[1];
    }
      break;
    case E_NONE:
    default:
      v->n = 0;
      break;
  }
}

static void set_ppc_fields(vle_t * v, const ppc_t* p, uint32_t data) {
  if (!v) {
    return;
  }
  switch (p->type) {
    case F_X:
    case F_XO:
    case F_EVX:
    {
      v->n = 0;
      if (p->types[0] != TYPE_NONE) {
        v->fields[v->n].value = (data & 0x3E00000) >> 21;
        v->fields[v->n].type = p->types[0];
        v->n++;
      }
      if (p->types[1] != TYPE_NONE) {
        v->fields[v->n].value = (data & 0x1F0000) >> 16;
        v->fields[v->n].type = p->types[1];
        v->n++;
      }
      if (p->types[2] != TYPE_NONE) {
        v->fields[v->n].value = (data & 0xF800) >> 11;
        v->fields[v->n].type = p->types[2];
        v->n++;
      }
    }
      break;
    case F_XRA:
    {
      v->n = 3;
      v->fields[0].value = (data & 0x1F0000) >> 16;
      v->fields[0].type = p->types[0];
      v->fields[1].value = (data & 0x3E00000) >> 21;
      v->fields[1].type = p->types[1];
      v->fields[2].value = (data & 0xF800) >> 11;
      v->fields[2].type = p->types[2];
    }
      break;
    case F_CMP:
    {
      v->n = 3;
      v->fields[0].value = (data & 0x3800000) >> 23;
      v->fields[0].type = p->types[0];
      v->fields[1].value = (data & 0x1F0000) >> 16;
      v->fields[1].type = p->types[1];
      v->fields[2].value = (data & 0xF800) >> 11;
      v->fields[2].type = p->types[2];
    }
      break;
    case F_DCBF:
    {
      v->n = 3;
      v->fields[0].value = (data & 0x0E00000) >> 21;
      v->fields[0].type = p->types[0];
      v->fields[1].value = (data & 0x1F0000) >> 16;
      v->fields[1].type = p->types[1];
      v->fields[2].value = (data & 0xF800) >> 11;
      v->fields[2].type = p->types[2];
    }
      break;
    case F_DCBL:
    {
      v->n = 3;
      v->fields[0].value = (data & 0x1E00000) >> 21;
      v->fields[0].type = p->types[0];
      v->fields[1].value = (data & 0x1F0000) >> 16;
      v->fields[1].type = p->types[1];
      v->fields[2].value = (data & 0xF800) >> 11;
      v->fields[2].type = p->types[2];
    }
      break;
    case F_DCI:
    {
      v->n = 1;
      v->fields[0].value = (data & 0xE00000) >> 21;
      v->fields[0].type = p->types[0];
    }
      break;
    case F_EXT:
    {
      v->n = 2;
      v->fields[0].value = (data & 0x3E00000) >> 21;
      v->fields[0].type = p->types[0];
      v->fields[1].value = (data & 0x1F0000) >> 16;
      v->fields[1].type = p->types[1];
    }
      break;
    case F_A:
    {
      v->n = 4;
      v->fields[0].value = (data & 0x1E00000) >> 21;
      v->fields[0].type = p->types[0];
      v->fields[1].value = (data & 0x1F0000) >> 16;
      v->fields[1].type = p->types[1];
      v->fields[2].value = (data & 0xF800) >> 11;
      v->fields[2].type = p->types[2];
      v->fields[3].value = (data & 0x7C0) >> 6;
      v->fields[3].type = p->types[3];
    }
      break;
    case F_XFX:
    {
      v->n = 1;
      v->fields[0].value = (data & 0x3E00000) >> 21;
      v->fields[0].type = p->types[0];
    }
      break;
    case F_XER:
    {
      v->n = 1;
      v->fields[0].value = (data & 0x3800000) >> 23;
      v->fields[0].type = p->types[0];
    }
      break;
    case F_MFPR:
    {
      v->n = 2;
      v->fields[0].value = (data & 0x1E00000) >> 21;
      v->fields[0].type = p->types[0];
      v->fields[1].value = (data & 0x1FF800) >> 11;
      v->fields[1].type = p->types[1];
      break;
    }
    case F_MTPR:
    {
      v->n = 2;
      //inverted
      v->fields[1].value = (data & 0x1E00000) >> 21;
      v->fields[1].type = p->types[1];
      v->fields[0].value = (data & 0x1FF800) >> 11;
      v->fields[0].type = p->types[0];
    }
      break;
    case E_NONE:
    default:
      v->n = 0;
      break;
  }
}

static vle_t *find_ppc(const uint8_t* buffer, vle_t* ret) {
  uint32_t i;
  uint32_t data = (buffer[0] << 24) | (buffer[1] << 16) | (buffer[2] << 8) | buffer[3];
  const ppc_t* p = NULL;
  const uint32_t size = sizeof (ppc_ops) / sizeof (ppc_t);
  for (i = 0; i < size; ++i) {
    p = &ppc_ops[i];
    if ((p->op & data) == p->op && (p->mask & data) == data) {
      ret->name = p->name;
      ret->size = 4;
      ret->n = 0;
      ret->op_type = p->op_type;
      ret->cond = p->cond;
      set_ppc_fields (ret, p, data);
      return ret;
    }
  }
  return NULL;
}

static vle_t *find_e(const uint8_t* buffer, vle_t* ret) {
  uint32_t i;
  uint32_t data = (buffer[0] << 24) | (buffer[1] << 16) | (buffer[2] << 8) | buffer[3];
  const e_vle_t* p = NULL;
  const uint32_t size = sizeof (e_ops) / sizeof (e_vle_t);
  for (i = 0; i < size; ++i) {
    p = &e_ops[i];
    if ((p->op & data) == p->op && (p->mask & data) == data) {
      ret->name = p->name;
      ret->size = 4;
      ret->n = 0;
      ret->op_type = p->op_type;
      ret->cond = p->cond;
      set_e_fields (ret, p, data);
      return ret;
    }
  }
  return NULL;
}

static vle_t *find_se(const uint8_t* buffer, vle_t* ret) {
  uint32_t i, j, k;
  uint16_t data = (buffer[0] << 8) | buffer[1];
  const se_vle_t* p = NULL;
  const uint32_t size = sizeof (se_ops) / sizeof (se_vle_t);
  for (i = 0; i < size; ++i) {
    p = &se_ops[i];
    if ((p->op & data) == p->op && (p->mask & data) == data) {
      ret->name = p->name;
      ret->size = 2;
      ret->op_type = p->op_type;
      ret->cond = p->cond;
      for (j = 0; j < p->n; ++j) {
        for (k = 0; k < p->n; ++k) {
          if (p->fields[k].idx == j) {
            ret->fields[j].value = data & p->fields[k].mask;
            ret->fields[j].value >>= p->fields[k].shr;
            ret->fields[j].value <<= p->fields[k].shl;
            ret->fields[j].value += p->fields[k].add;
            ret->fields[j].value &= 0xFFFF;
            if (p->fields[k].type == TYPE_REG && ret->fields[j].value & 0x8) {
              ret->fields[j].value = (ret->fields[j].value & 0x7) + 24;
            } else if (p->fields[k].type == TYPE_JMP && ret->fields[j].value & 0x0100) {
              ret->fields[j].value = 0xFFFFFE00 | ret->fields[j].value;
            } else if (p->fields[k].type == TYPE_MEM && ret->fields[j-1].type == TYPE_MEM && ret->fields[j-1].value & 0x8) {
              // this fixes up the r0-r7/r24-r31 on the previous register-based part of this offset
              // yes, it's ugly as sin.
              ret->fields[j-1].value = (ret->fields[j-1].value & 0x7) + 24;
            }
            ret->fields[j].type = p->fields[k].type;
            break;
          }
        }
      }
      ret->n = p->n;
      return ret;
    }
  }
  return NULL;
}

int vle_init(vle_handle* handle, const uint8_t* buffer, const uint32_t size) {
  if (!handle || !buffer || size < 2) {
    return 1;
  }
  handle->pos = buffer;
  handle->end = buffer + size;
  handle->inc = 0;
  return 0;
}

int vle_next(vle_handle* handle, vle_t* ret) {
  vle_t *op = NULL;
  if (!handle || handle->pos + handle->inc >= handle->end) {
    return 0;
  }
  handle->pos += handle->inc;
  // ppc subset, e(32 bits) and then se(16 bits)
  memset(ret, 0, sizeof(vle_t));

  if (handle->pos + 4 <= handle->end) {
    op = find_ppc (handle->pos, ret);
  }
  if (!op && handle->pos + 4 <= handle->end) {
    op = find_e (handle->pos, ret);
  }
  if (!op && handle->pos + 2 <= handle->end) {
    op = find_se (handle->pos, ret);
  }

  handle->inc = op ? op->size : 0;
  return 1;
}

void vle_free(vle_t* instr) {
  free (instr);
}

void vle_snprint(char* str, int size, uint64_t addr, vle_t* instr) {
  uint32_t i;
  int bufsize = size, add = 0;
  add = snprintf (str, bufsize, "%s", instr->name);
  for (i = 0; add > 0 && i < instr->n && add < bufsize; ++i) {
    if (instr->fields[i].type == TYPE_REG) {
      add += snprintf (str + add, bufsize - add, " r%u", instr->fields[i].value);
    } else if (instr->fields[i].type == TYPE_IMM) {
      add += snprintf (str + add, bufsize - add, " 0x%x", instr->fields[i].value);
    } else if (instr->fields[i].type == TYPE_MEM) {
      add += snprintf (str + add, bufsize - add, " 0x%x(r%d)", instr->fields[i + 1].value, instr->fields[i].value);
      i++;
    } else if (instr->fields[i].type == TYPE_JMP) {
      add += snprintf (str + add, bufsize - add, " 0x%" PFMT64x, addr + instr->fields[i].value);
    } else if (instr->fields[i].type == TYPE_CR) {
      add += snprintf (str + add, bufsize - add, " cr%u", instr->fields[i].value);
    }
  }
}
