INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/divider_4_top_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_4_top_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/kcpsm6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcpsm6
WARNING: [VRFC 10-4989] parameter declaration is not allowed here in this mode of verilog [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/kcpsm6.v:1483]
WARNING: [VRFC 10-4989] parameter declaration is not allowed here in this mode of verilog [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/kcpsm6.v:1484]
WARNING: [VRFC 10-4989] parameter declaration is not allowed here in this mode of verilog [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/kcpsm6.v:1485]
WARNING: [VRFC 10-4989] parameter declaration is not allowed here in this mode of verilog [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/kcpsm6.v:1796]
WARNING: [VRFC 10-4989] parameter declaration is not allowed here in this mode of verilog [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/kcpsm6.v:1885]
WARNING: [VRFC 10-4989] parameter declaration is not allowed here in this mode of verilog [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/kcpsm6.v:1886]
WARNING: [VRFC 10-4989] parameter declaration is not allowed here in this mode of verilog [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/kcpsm6.v:1887]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/prom_divider_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prom_divider_4
INFO: [VRFC 10-2458] undeclared symbol jtag_we_l, assumed default net type wire [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/prom_divider_4.v:1441]
INFO: [VRFC 10-2458] undeclared symbol jtag_we_h, assumed default net type wire [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/prom_divider_4.v:1442]
INFO: [VRFC 10-311] analyzing module jtag_loader_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/divider_4_top_simulation_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_4_top_simulation_tb
