

================================================================
== Vivado HLS Report for 'k732_hls_fir_filter_ip'
================================================================
* Date:           Mon Jun 29 22:00:38 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        k732_hls_fir_filter_ip
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.794 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|      554| 10.000 ns | 5.540 us |    1|  554|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |        0|      510|         2|          -|          -| 0 ~ 255 |    no    |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 46 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_r) nounwind, !map !7"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %fir_time) nounwind, !map !13"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_r) nounwind, !map !17"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %result_valid) nounwind, !map !23"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @k732_hls_fir_filter_s) nounwind"   --->   Operation 51 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%fir_time_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %fir_time) nounwind" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:6]   --->   Operation 52 'read' 'fir_time_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%input_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_r) nounwind" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:6]   --->   Operation 53 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:8]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %output_r, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:9]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %result_valid, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:10]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.55ns)   --->   "%icmp_ln19 = icmp eq i8 %fir_time_read, 0" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:19]   --->   Operation 57 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.76ns)   --->   "br i1 %icmp_ln19, label %._crit_edge, label %1" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:19]   --->   Operation 58 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 59 [1/1] (1.55ns)   --->   "%icmp_ln26 = icmp ugt i8 %fir_time_read, -56" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:26]   --->   Operation 59 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln19)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.24ns)   --->   "%select_ln26 = select i1 %icmp_ln26, i8 -56, i8 %fir_time_read" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:26]   --->   Operation 60 'select' 'select_ln26' <Predicate = (!icmp_ln19)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i8 %select_ln26 to i9" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:26]   --->   Operation 61 'zext' 'zext_ln26' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%filter_ptr_load = load i32* @filter_ptr, align 4" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:27]   --->   Operation 62 'load' 'filter_ptr_load' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i32 %filter_ptr_load to i64" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:27]   --->   Operation 63 'sext' 'sext_ln27' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%buffer_in_addr = getelementptr inbounds [256 x i32]* @buffer_in, i64 0, i64 %sext_ln27" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:27]   --->   Operation 64 'getelementptr' 'buffer_in_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (3.25ns)   --->   "store i32 %input_read, i32* %buffer_in_addr, align 4" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:27]   --->   Operation 65 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 66 [1/1] (1.55ns)   --->   "%empty = icmp ult i8 %fir_time_read, -56" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:6]   --->   Operation 66 'icmp' 'empty' <Predicate = (!icmp_ln19)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.24ns)   --->   "%select_ln28 = select i1 %empty, i8 %fir_time_read, i8 -56" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:28]   --->   Operation 67 'select' 'select_ln28' <Predicate = (!icmp_ln19)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.76ns)   --->   "br label %2" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:28]   --->   Operation 68 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.79>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_add_value_0 = phi i40 [ 0, %1 ], [ %tmp_add_value, %3 ]"   --->   Operation 69 'phi' 'tmp_add_value_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %1 ], [ %i, %3 ]"   --->   Operation 70 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0) nounwind"   --->   Operation 71 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp eq i8 %i_0, %select_ln28" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:28]   --->   Operation 72 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.91ns)   --->   "%i = add i8 %i_0, 1" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:28]   --->   Operation 73 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %4, label %3" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:28]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i8 %i_0 to i64" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:28]   --->   Operation 75 'zext' 'zext_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%buffer_in_addr_1 = getelementptr inbounds [256 x i32]* @buffer_in, i64 0, i64 %zext_ln28" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:28]   --->   Operation 76 'getelementptr' 'buffer_in_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (3.25ns)   --->   "%buffer_in_load = load i32* %buffer_in_addr_1, align 4" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:28]   --->   Operation 77 'load' 'buffer_in_load' <Predicate = (!icmp_ln28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln29 = add nsw i32 %filter_ptr_load, 1" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:29]   --->   Operation 78 'add' 'add_ln29' <Predicate = (icmp_ln28)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.91ns)   --->   "%add_ln30 = add i9 %zext_ln26, -1" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:30]   --->   Operation 79 'add' 'add_ln30' <Predicate = (icmp_ln28)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i9 %add_ln30 to i32" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:30]   --->   Operation 80 'sext' 'sext_ln30' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.47ns)   --->   "%icmp_ln30 = icmp sgt i32 %add_ln29, %sext_ln30" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:30]   --->   Operation 81 'icmp' 'icmp_ln30' <Predicate = (icmp_ln28)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.76ns)   --->   "br i1 %icmp_ln30, label %5, label %._crit_edge1" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:30]   --->   Operation 82 'br' <Predicate = (icmp_ln28)> <Delay = 1.76>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "store i1 true, i1* @result_valid_flag, align 1" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:33]   --->   Operation 83 'store' <Predicate = (icmp_ln28 & icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.76ns)   --->   "br label %._crit_edge1" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:34]   --->   Operation 84 'br' <Predicate = (icmp_ln28 & icmp_ln30)> <Delay = 1.76>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i8 %select_ln26 to i40" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 85 'zext' 'zext_ln36' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 86 [44/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 86 'udiv' 'udiv_ln36' <Predicate = (icmp_ln28)> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.13>
ST_3 : Operation 87 [1/2] (3.25ns)   --->   "%buffer_in_load = load i32* %buffer_in_addr_1, align 4" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:28]   --->   Operation 87 'load' 'buffer_in_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i32 %buffer_in_load to i40" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:28]   --->   Operation 88 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (2.87ns)   --->   "%tmp_add_value = add i40 %zext_ln28_1, %tmp_add_value_0" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:28]   --->   Operation 89 'add' 'tmp_add_value' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br label %2" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:28]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 4.37>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%filter_ptr_new_0 = phi i32 [ 0, %5 ], [ %add_ln29, %4 ]" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:29]   --->   Operation 91 'phi' 'filter_ptr_new_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [43/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 92 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "store i32 %filter_ptr_new_0, i32* @filter_ptr, align 4" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:29]   --->   Operation 93 'store' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 4.37>
ST_5 : Operation 94 [42/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 94 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 4.37>
ST_6 : Operation 95 [41/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 95 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 4.37>
ST_7 : Operation 96 [40/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 96 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 4.37>
ST_8 : Operation 97 [39/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 97 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 4.37>
ST_9 : Operation 98 [38/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 98 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 4.37>
ST_10 : Operation 99 [37/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 99 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 4.37>
ST_11 : Operation 100 [36/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 100 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 4.37>
ST_12 : Operation 101 [35/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 101 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 4.37>
ST_13 : Operation 102 [34/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 102 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 4.37>
ST_14 : Operation 103 [33/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 103 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 4.37>
ST_15 : Operation 104 [32/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 104 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 4.37>
ST_16 : Operation 105 [31/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 105 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 4.37>
ST_17 : Operation 106 [30/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 106 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 4.37>
ST_18 : Operation 107 [29/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 107 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 4.37>
ST_19 : Operation 108 [28/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 108 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 4.37>
ST_20 : Operation 109 [27/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 109 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 4.37>
ST_21 : Operation 110 [26/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 110 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 4.37>
ST_22 : Operation 111 [25/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 111 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 4.37>
ST_23 : Operation 112 [24/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 112 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 4.37>
ST_24 : Operation 113 [23/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 113 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 4.37>
ST_25 : Operation 114 [22/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 114 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 4.37>
ST_26 : Operation 115 [21/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 115 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 4.37>
ST_27 : Operation 116 [20/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 116 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 4.37>
ST_28 : Operation 117 [19/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 117 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 4.37>
ST_29 : Operation 118 [18/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 118 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 4.37>
ST_30 : Operation 119 [17/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 119 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 4.37>
ST_31 : Operation 120 [16/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 120 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 4.37>
ST_32 : Operation 121 [15/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 121 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 4.37>
ST_33 : Operation 122 [14/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 122 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 4.37>
ST_34 : Operation 123 [13/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 123 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 4.37>
ST_35 : Operation 124 [12/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 124 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 4.37>
ST_36 : Operation 125 [11/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 125 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 35> <Delay = 4.37>
ST_37 : Operation 126 [10/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 126 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 4.37>
ST_38 : Operation 127 [9/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 127 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 37> <Delay = 4.37>
ST_39 : Operation 128 [8/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 128 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 38> <Delay = 4.37>
ST_40 : Operation 129 [7/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 129 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 39> <Delay = 4.37>
ST_41 : Operation 130 [6/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 130 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 4.37>
ST_42 : Operation 131 [5/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 131 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 41> <Delay = 4.37>
ST_43 : Operation 132 [4/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 132 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 42> <Delay = 4.37>
ST_44 : Operation 133 [3/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 133 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 43> <Delay = 4.37>
ST_45 : Operation 134 [2/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 134 'udiv' 'udiv_ln36' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 44> <Delay = 6.14>
ST_46 : Operation 135 [1/1] (0.00ns)   --->   "%result_valid_flag_lo = load i1* @result_valid_flag, align 1" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:35]   --->   Operation 135 'load' 'result_valid_flag_lo' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_46 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i1 %result_valid_flag_lo to i8" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:35]   --->   Operation 136 'zext' 'zext_ln35' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_46 : Operation 137 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %result_valid, i8 %zext_ln35) nounwind" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:35]   --->   Operation 137 'write' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_46 : Operation 138 [1/44] (4.37ns)   --->   "%udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 138 'udiv' 'udiv_ln36' <Predicate = (!icmp_ln19)> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i40 %udiv_ln36 to i32" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 139 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_46 : Operation 140 [1/1] (1.76ns)   --->   "br label %._crit_edge" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:37]   --->   Operation 140 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_46 : Operation 141 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %trunc_ln36, %._crit_edge1 ], [ 0, %0 ]" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:36]   --->   Operation 141 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 142 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %output_r, i32 %storemerge) nounwind" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:21]   --->   Operation 142 'write' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 143 [1/1] (0.00ns)   --->   "ret void" [k732_hls_fir_filter_ip/k732_hls_fir_filter_ip.cpp:39]   --->   Operation 143 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fir_time]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_valid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_ptr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffer_in]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ result_valid_flag]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000000000000000000000000000000000]
fir_time_read        (read             ) [ 00000000000000000000000000000000000000000000000]
input_read           (read             ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln8    (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln9    (specinterface    ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln10   (specinterface    ) [ 00000000000000000000000000000000000000000000000]
icmp_ln19            (icmp             ) [ 01111111111111111111111111111111111111111111111]
br_ln19              (br               ) [ 01111111111111111111111111111111111111111111111]
icmp_ln26            (icmp             ) [ 00000000000000000000000000000000000000000000000]
select_ln26          (select           ) [ 00110000000000000000000000000000000000000000000]
zext_ln26            (zext             ) [ 00110000000000000000000000000000000000000000000]
filter_ptr_load      (load             ) [ 00110000000000000000000000000000000000000000000]
sext_ln27            (sext             ) [ 00000000000000000000000000000000000000000000000]
buffer_in_addr       (getelementptr    ) [ 00000000000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000000000]
empty                (icmp             ) [ 00000000000000000000000000000000000000000000000]
select_ln28          (select           ) [ 00110000000000000000000000000000000000000000000]
br_ln28              (br               ) [ 01110000000000000000000000000000000000000000000]
tmp_add_value_0      (phi              ) [ 00111111111111111111111111111111111111111111111]
i_0                  (phi              ) [ 00100000000000000000000000000000000000000000000]
empty_2              (speclooptripcount) [ 00000000000000000000000000000000000000000000000]
icmp_ln28            (icmp             ) [ 00110000000000000000000000000000000000000000000]
i                    (add              ) [ 01110000000000000000000000000000000000000000000]
br_ln28              (br               ) [ 00000000000000000000000000000000000000000000000]
zext_ln28            (zext             ) [ 00000000000000000000000000000000000000000000000]
buffer_in_addr_1     (getelementptr    ) [ 00010000000000000000000000000000000000000000000]
add_ln29             (add              ) [ 00111000000000000000000000000000000000000000000]
add_ln30             (add              ) [ 00000000000000000000000000000000000000000000000]
sext_ln30            (sext             ) [ 00000000000000000000000000000000000000000000000]
icmp_ln30            (icmp             ) [ 00110000000000000000000000000000000000000000000]
br_ln30              (br               ) [ 00111000000000000000000000000000000000000000000]
store_ln33           (store            ) [ 00000000000000000000000000000000000000000000000]
br_ln34              (br               ) [ 00111000000000000000000000000000000000000000000]
zext_ln36            (zext             ) [ 00001111111111111111111111111111111111111111111]
buffer_in_load       (load             ) [ 00000000000000000000000000000000000000000000000]
zext_ln28_1          (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp_add_value        (add              ) [ 01110000000000000000000000000000000000000000000]
br_ln28              (br               ) [ 01110000000000000000000000000000000000000000000]
filter_ptr_new_0     (phi              ) [ 00001000000000000000000000000000000000000000000]
store_ln29           (store            ) [ 00000000000000000000000000000000000000000000000]
result_valid_flag_lo (load             ) [ 00000000000000000000000000000000000000000000000]
zext_ln35            (zext             ) [ 00000000000000000000000000000000000000000000000]
write_ln35           (write            ) [ 00000000000000000000000000000000000000000000000]
udiv_ln36            (udiv             ) [ 00000000000000000000000000000000000000000000000]
trunc_ln36           (trunc            ) [ 00000000000000000000000000000000000000000000000]
br_ln37              (br               ) [ 00000000000000000000000000000000000000000000000]
storemerge           (phi              ) [ 00000000000000000000000000000000000000000000001]
write_ln21           (write            ) [ 00000000000000000000000000000000000000000000000]
ret_ln39             (ret              ) [ 00000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fir_time">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_time"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result_valid">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_valid"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="filter_ptr">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_ptr"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer_in">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_in"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="result_valid_flag">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_valid_flag"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="k732_hls_fir_filter_s"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i8P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="fir_time_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fir_time_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="input_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln35_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/46 "/>
</bind>
</comp>

<comp id="77" class="1004" name="write_ln21_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/46 "/>
</bind>
</comp>

<comp id="84" class="1004" name="buffer_in_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_in_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln27/1 buffer_in_load/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buffer_in_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_in_addr_1/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="tmp_add_value_0_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="40" slack="1"/>
<pin id="108" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_add_value_0 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_add_value_0_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="40" slack="1"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_add_value_0/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="i_0_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="1"/>
<pin id="120" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_0_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="8" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="filter_ptr_new_0_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_ptr_new_0 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="filter_ptr_new_0_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="32" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="filter_ptr_new_0/4 "/>
</bind>
</comp>

<comp id="140" class="1005" name="storemerge_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="44"/>
<pin id="142" dir="1" index="1" bw="32" slack="44"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="storemerge_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="1" slack="44"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/46 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln19_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="44"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln26_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="7" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="select_ln26_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="7" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln26_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="filter_ptr_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filter_ptr_load/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln27_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="empty_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="7" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="select_ln28_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="0"/>
<pin id="194" dir="0" index="2" bw="7" slack="0"/>
<pin id="195" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln28_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="1"/>
<pin id="202" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln28_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln29_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln30_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="1"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sext_ln30_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="0"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln30_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="9" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln33_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln36_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="1"/>
<pin id="243" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="40" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln36/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln28_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_add_value_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="40" slack="1"/>
<pin id="257" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_add_value/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln29_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="result_valid_flag_lo_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_valid_flag_lo/46 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln35_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/46 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln36_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/46 "/>
</bind>
</comp>

<comp id="280" class="1005" name="icmp_ln19_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="44"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="284" class="1005" name="select_ln26_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="1"/>
<pin id="286" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26 "/>
</bind>
</comp>

<comp id="289" class="1005" name="zext_ln26_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="9" slack="1"/>
<pin id="291" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="294" class="1005" name="filter_ptr_load_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_ptr_load "/>
</bind>
</comp>

<comp id="299" class="1005" name="select_ln28_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="1"/>
<pin id="301" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="307" class="1005" name="i_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="312" class="1005" name="buffer_in_addr_1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="1"/>
<pin id="314" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer_in_addr_1 "/>
</bind>
</comp>

<comp id="317" class="1005" name="add_ln29_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="325" class="1005" name="zext_ln36_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="40" slack="1"/>
<pin id="327" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln36 "/>
</bind>
</comp>

<comp id="330" class="1005" name="tmp_add_value_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="40" slack="1"/>
<pin id="332" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_add_value "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="54" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="56" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="38" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="64" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="97"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="98" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="109"><net_src comp="40" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="110" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="77" pin=2"/></net>

<net id="156"><net_src comp="58" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="58" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="58" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="189"><net_src comp="58" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="58" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="203"><net_src comp="122" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="122" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="122" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="219"><net_src comp="48" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="220" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="215" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="225" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="52" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="12" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="248"><net_src comp="110" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="91" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="106" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="133" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="8" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="278"><net_src comp="244" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="283"><net_src comp="152" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="164" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="292"><net_src comp="172" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="297"><net_src comp="176" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="302"><net_src comp="191" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="310"><net_src comp="204" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="315"><net_src comp="98" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="320"><net_src comp="215" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="328"><net_src comp="241" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="333"><net_src comp="254" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="110" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {46 }
	Port: result_valid | {46 }
	Port: filter_ptr | {4 }
	Port: buffer_in | {1 }
	Port: result_valid_flag | {2 }
 - Input state : 
	Port: k732_hls_fir_filter_ip : input_r | {1 }
	Port: k732_hls_fir_filter_ip : fir_time | {1 }
	Port: k732_hls_fir_filter_ip : filter_ptr | {1 }
	Port: k732_hls_fir_filter_ip : buffer_in | {2 3 }
	Port: k732_hls_fir_filter_ip : result_valid_flag | {46 }
  - Chain level:
	State 1
		br_ln19 : 1
		select_ln26 : 1
		zext_ln26 : 2
		sext_ln27 : 1
		buffer_in_addr : 2
		store_ln27 : 3
		select_ln28 : 1
	State 2
		icmp_ln28 : 1
		i : 1
		br_ln28 : 2
		zext_ln28 : 1
		buffer_in_addr_1 : 2
		buffer_in_load : 3
		sext_ln30 : 1
		icmp_ln30 : 2
		br_ln30 : 3
		udiv_ln36 : 1
	State 3
		zext_ln28_1 : 1
		tmp_add_value : 2
	State 4
		store_ln29 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
		zext_ln35 : 1
		write_ln35 : 2
		trunc_ln36 : 1
		storemerge : 2
		write_ln21 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   udiv   |        grp_fu_244        |   490   |   296   |
|----------|--------------------------|---------|---------|
|          |         i_fu_204         |    0    |    15   |
|    add   |      add_ln29_fu_215     |    0    |    39   |
|          |      add_ln30_fu_220     |    0    |    15   |
|          |   tmp_add_value_fu_254   |    0    |    47   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln19_fu_152     |    0    |    11   |
|          |     icmp_ln26_fu_158     |    0    |    11   |
|   icmp   |       empty_fu_185       |    0    |    11   |
|          |     icmp_ln28_fu_199     |    0    |    11   |
|          |     icmp_ln30_fu_229     |    0    |    18   |
|----------|--------------------------|---------|---------|
|  select  |    select_ln26_fu_164    |    0    |    8    |
|          |    select_ln28_fu_191    |    0    |    8    |
|----------|--------------------------|---------|---------|
|   read   | fir_time_read_read_fu_58 |    0    |    0    |
|          |   input_read_read_fu_64  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  write_ln35_write_fu_70  |    0    |    0    |
|          |  write_ln21_write_fu_77  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln26_fu_172     |    0    |    0    |
|          |     zext_ln28_fu_210     |    0    |    0    |
|   zext   |     zext_ln36_fu_241     |    0    |    0    |
|          |    zext_ln28_1_fu_250    |    0    |    0    |
|          |     zext_ln35_fu_270     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |     sext_ln27_fu_180     |    0    |    0    |
|          |     sext_ln30_fu_225     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |     trunc_ln36_fu_275    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |   490   |   490   |
|----------|--------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|buffer_in|    1   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    1   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln29_reg_317    |   32   |
|buffer_in_addr_1_reg_312|    8   |
| filter_ptr_load_reg_294|   32   |
|filter_ptr_new_0_reg_129|   32   |
|       i_0_reg_118      |    8   |
|        i_reg_307       |    8   |
|    icmp_ln19_reg_280   |    1   |
|   select_ln26_reg_284  |    8   |
|   select_ln28_reg_299  |    8   |
|   storemerge_reg_140   |   32   |
| tmp_add_value_0_reg_106|   40   |
|  tmp_add_value_reg_330 |   40   |
|    zext_ln26_reg_289   |    9   |
|    zext_ln36_reg_325   |   40   |
+------------------------+--------+
|          Total         |   298  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_91    |  p0  |   3  |   8  |   24   ||    15   |
| tmp_add_value_0_reg_106 |  p0  |   2  |  40  |   80   ||    9    |
|        grp_fu_244       |  p1  |   2  |   8  |   16   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   120  || 5.35275 ||    33   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |   490  |   490  |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    5   |    -   |   33   |    -   |
|  Register |    -   |    -   |   298  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   788  |   523  |    0   |
+-----------+--------+--------+--------+--------+--------+
