#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Sep  7 02:16:25 2022
# Process ID: 5472
# Current directory: C:/Users/lingz/Desktop/Verilog/termist/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12476 C:\Users\lingz\Desktop\Verilog\termist\vivado\project_mips.xpr
# Log file: C:/Users/lingz/Desktop/Verilog/termist/vivado/vivado.log
# Journal file: C:/Users/lingz/Desktop/Verilog/termist/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 826.016 ; gain = 146.711
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/lingz/Desktop/Verilog/termist/soc_tb/ddr3_model.sv C:/Users/lingz/Desktop/Verilog/termist/soc_tb/ddr3_model_parameters.vh C:/Users/lingz/Desktop/Verilog/termist/soc_tb/soc_tb.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_infrastructure
INFO: [VRFC 10-2458] undeclared symbol pll_clkfbout, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:308]
INFO: [VRFC 10-2458] undeclared symbol clk_pll_i, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:342]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1219]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1223]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1224]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1225]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/clk_ddr32user/clk_ddr32user_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_ddr32user_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/clk_ddr32user/clk_ddr32user.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_ddr32user
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/clk_sys2ddr3/clk_sys2ddr3_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_sys2ddr3_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/clk_sys2ddr3/clk_sys2ddr3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_sys2ddr3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/axi_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/brcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brCond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
WARNING: [VRFC 10-756] identifier hit_target is used before its declaration [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-756] identifier alu_out is used before its declaration [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:79]
WARNING: [VRFC 10-756] identifier alu_out is used before its declaration [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:171]
WARNING: [VRFC 10-756] identifier alu_out is used before its declaration [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:176]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2458] undeclared symbol clk_ddr3, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/src/soc.v:36]
INFO: [VRFC 10-2458] undeclared symbol ui_clk, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/src/soc.v:40]
INFO: [VRFC 10-2458] undeclared symbol clk_user, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/src/soc.v:41]
ERROR: [VRFC 10-2071] clk_ddr3 is already implicitly declared on line 36 [C:/Users/lingz/Desktop/Verilog/termist/src/soc.v:43]
ERROR: [VRFC 10-2071] clk_user is already implicitly declared on line 41 [C:/Users/lingz/Desktop/Verilog/termist/src/soc.v:44]
ERROR: [VRFC 10-2071] ui_clk is already implicitly declared on line 40 [C:/Users/lingz/Desktop/Verilog/termist/src/soc.v:45]
INFO: [VRFC 10-2458] undeclared symbol device_temp, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/src/soc.v:180]
ERROR: [VRFC 10-1040] module soc ignored due to previous errors [C:/Users/lingz/Desktop/Verilog/termist/src/soc.v:3]
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 841.004 ; gain = 8.977
INFO: [USF-XSim-69] 'compile' step finished in '17' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 841.004 ; gain = 8.977
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_infrastructure
INFO: [VRFC 10-2458] undeclared symbol pll_clkfbout, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:308]
INFO: [VRFC 10-2458] undeclared symbol clk_pll_i, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:342]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1219]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1223]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1224]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1225]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/clk_ddr32user/clk_ddr32user_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_ddr32user_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/clk_ddr32user/clk_ddr32user.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_ddr32user
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/clk_sys2ddr3/clk_sys2ddr3_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_sys2ddr3_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/clk_sys2ddr3/clk_sys2ddr3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_sys2ddr3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/axi_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/brcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brCond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
WARNING: [VRFC 10-756] identifier hit_target is used before its declaration [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-756] identifier alu_out is used before its declaration [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:79]
WARNING: [VRFC 10-756] identifier alu_out is used before its declaration [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:171]
WARNING: [VRFC 10-756] identifier alu_out is used before its declaration [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:176]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2458] undeclared symbol device_temp, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/src/soc.v:180]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lingz/Desktop/Verilog/termist/soc_tb/ddr3_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/soc_tb/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Users/lingz/Desktop/Verilog/termist/soc_tb/soc_tb.v:65]
ERROR: [VRFC 10-1040] module soc_tb ignored due to previous errors [C:/Users/lingz/Desktop/Verilog/termist/soc_tb/soc_tb.v:4]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 869.801 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '17' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 869.801 ; gain = 16.117
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_infrastructure
INFO: [VRFC 10-2458] undeclared symbol pll_clkfbout, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:308]
INFO: [VRFC 10-2458] undeclared symbol clk_pll_i, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:342]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_0_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1219]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1223]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1224]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v:1225]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/clk_ddr32user/clk_ddr32user_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_ddr32user_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/clk_ddr32user/clk_ddr32user.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_ddr32user
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/clk_sys2ddr3/clk_sys2ddr3_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_sys2ddr3_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/clk_sys2ddr3/clk_sys2ddr3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_sys2ddr3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/axi_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/brcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brCond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
WARNING: [VRFC 10-756] identifier hit_target is used before its declaration [C:/Users/lingz/Desktop/Verilog/termist/src/cache.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-756] identifier alu_out is used before its declaration [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:79]
WARNING: [VRFC 10-756] identifier alu_out is used before its declaration [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:171]
WARNING: [VRFC 10-756] identifier alu_out is used before its declaration [C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v:176]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/src/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2458] undeclared symbol device_temp, assumed default net type wire [C:/Users/lingz/Desktop/Verilog/termist/src/soc.v:180]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lingz/Desktop/Verilog/termist/soc_tb/ddr3_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/soc_tb/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 871.723 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto ab36aa2a709147d6bf0c9ee2e31d2a8a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 12 for port device_temp [C:/Users/lingz/Desktop/Verilog/termist/src/soc.v:180]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_dqs_found_lanes [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_phase_locked_lanes [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_dqs_found_lanes [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:1340]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_sys2ddr3_clk_wiz
Compiling module xil_defaultlib.clk_sys2ddr3
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_ddr32user_clk_wiz
Compiling module xil_defaultlib.clk_ddr32user
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_0_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_0_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_0_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=4,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_0_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_0_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_0_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_row_col(nCK...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_0_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_0_mc(CL=6,COL_WID...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(D...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_0_poc_pd_default
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_if_post_fif...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_0_mem_intfc(DDR3_...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axi_registe...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.AND2B1L
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_carry_latch...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_carry_and(C...
Compiling module unisims_ver.OR2L
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_carry_latch...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_command_fif...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_carry_or(C_...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101101001011010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001111000...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_w_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_r_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axi_upsizer...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_0_memc_ui_top_axi...
Compiling module xil_defaultlib.mig_7series_0_mig_default
Compiling module xil_defaultlib.mig_7series_0
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brCond
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.axi_drive
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.ddr3_model_default
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.sim/sim_1/behav/xsim/xsim.dir/soc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Sep  7 02:25:37 2022...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 871.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '52' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 fs
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       4
VCO_PERIOD       =  1250.0
CLKOUT0_DIVIDE_F =       1
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    2500
CLKOUT2_PERIOD   =   40000
CLKOUT3_PERIOD   =   10000
CLKOUT4_PERIOD   =    5000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = e BYTE_LANES_B1 = c DATA_CTL_B0 = 0 DATA_CTL_B1 = c
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
WARNING: soc_tb.soc_inst.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:01:20 . Memory (MB): peak = 882.078 ; gain = 12.277
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 887.094 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep  7 10:12:14 2022...
