// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "02/26/2025 10:19:58"

// 
// Device: Altera EPM240T100I5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cofre (
	dig,
	clk,
	led,
	key,
	seg);
output 	[4:1] dig;
input 	clk;
output 	[5:1] led;
input 	[5:1] key;
output 	[8:1] seg;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ram_pass|ram|data[2][4]~regout ;
wire \ram_pass|ram|data[3][4]~regout ;
wire \ram_pass|ram|data[3][3]~regout ;
wire \ram_pass|ram|data[2][3]~regout ;
wire \ram_pass|ram|data[2][2]~regout ;
wire \ram_pass|ram|data[3][2]~regout ;
wire \ram_pass|ram|data[3][1]~regout ;
wire \ram_pass|ram|data[2][1]~regout ;
wire \ram_show|ram|data[3][1]~regout ;
wire \ram_show|ram|data[2][1]~regout ;
wire \ram_show|ram|data[3][2]~regout ;
wire \ram_show|ram|data[2][2]~regout ;
wire \ram_show|ram|data[4][3]~regout ;
wire \ram_show|ram|data[3][3]~regout ;
wire \ram_show|ram|data[4][4]~regout ;
wire \ram_show|ram|data[2][4]~regout ;
wire \ram_show|ram|data[1][4]~regout ;
wire \clk~combout ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella0~COUT ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella0~COUTCOUT1_1 ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1~COUT ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella2~COUT ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella2~COUTCOUT1_1 ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella3~COUT ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella3~COUTCOUT1_1 ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella4~COUT ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella4~COUTCOUT1_1 ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella5~COUT ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella5~COUTCOUT1_1 ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6~COUT ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella7~COUT ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella7~COUTCOUT1_1 ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella8~COUT ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella8~COUTCOUT1_1 ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella9~COUT ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella9~COUTCOUT1_1 ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella10~COUT ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella10~COUTCOUT1_1 ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella11~COUT ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella12~COUT ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella12~COUTCOUT1_1 ;
wire \inst8|dspl_sel|cnt_inst|auto_generated|cout ;
wire \inst8|dspl_sel|tff1~regout ;
wire \inst8|decode|auto_generated|w_anode15w[2]~0_combout ;
wire \inst8|decode|auto_generated|w_anode15w[2]~1_combout ;
wire \inst8|decode|auto_generated|w_anode15w[2]~2_combout ;
wire \ram_show|mux[1]|auto_generated|result_node[3]~0_combout ;
wire \cl1|cnt_inst|auto_generated|counter_cella0~COUT ;
wire \cl1|cnt_inst|auto_generated|counter_cella1~COUT ;
wire \cl1|cnt_inst|auto_generated|counter_cella1~COUTCOUT1_1 ;
wire \cl1|cnt_inst|auto_generated|counter_cella2~COUT ;
wire \cl1|cnt_inst|auto_generated|counter_cella2~COUTCOUT1_1 ;
wire \cl1|cnt_inst|auto_generated|counter_cella3~COUT ;
wire \cl1|cnt_inst|auto_generated|counter_cella3~COUTCOUT1_1 ;
wire \cl1|cnt_inst|auto_generated|counter_cella4~COUT ;
wire \cl1|cnt_inst|auto_generated|counter_cella4~COUTCOUT1_1 ;
wire \cl1|cnt_inst|auto_generated|counter_cella5~COUT ;
wire \cl1|cnt_inst|auto_generated|counter_cella6~COUT ;
wire \cl1|cnt_inst|auto_generated|counter_cella6~COUTCOUT1_1 ;
wire \cl1|cnt_inst|auto_generated|counter_cella7~COUT ;
wire \cl1|cnt_inst|auto_generated|counter_cella7~COUTCOUT1_1 ;
wire \cl1|cnt_inst|auto_generated|counter_cella8~COUT ;
wire \cl1|cnt_inst|auto_generated|counter_cella8~COUTCOUT1_1 ;
wire \cl1|cnt_inst|auto_generated|counter_cella9~COUT ;
wire \cl1|cnt_inst|auto_generated|counter_cella9~COUTCOUT1_1 ;
wire \cl1|cnt_inst|auto_generated|counter_cella10~COUT ;
wire \cl1|cnt_inst|auto_generated|counter_cella11~COUT ;
wire \cl1|cnt_inst|auto_generated|counter_cella11~COUTCOUT1_1 ;
wire \cl1|cnt_inst|auto_generated|counter_cella12~COUT ;
wire \cl1|cnt_inst|auto_generated|counter_cella12~COUTCOUT1_1 ;
wire \cl1|cnt_inst|auto_generated|counter_cella13~COUT ;
wire \cl1|cnt_inst|auto_generated|counter_cella13~COUTCOUT1_1 ;
wire \cl1|cnt_inst|auto_generated|counter_cella14~COUT ;
wire \cl1|cnt_inst|auto_generated|counter_cella14~COUTCOUT1_1 ;
wire \cl1|cnt_inst|auto_generated|counter_cella15~COUT ;
wire \cl1|cnt_inst|auto_generated|counter_cella16~COUT ;
wire \cl1|cnt_inst|auto_generated|counter_cella16~COUTCOUT1_1 ;
wire \cl1|cnt_inst|auto_generated|counter_cella17~COUT ;
wire \cl1|cnt_inst|auto_generated|counter_cella17~COUTCOUT1_1 ;
wire \cl1|cnt_inst|auto_generated|counter_cella18~COUT ;
wire \cl1|cnt_inst|auto_generated|counter_cella18~COUTCOUT1_1 ;
wire \cl1|cnt_inst|auto_generated|counter_cella19~COUT ;
wire \cl1|cnt_inst|auto_generated|counter_cella19~COUTCOUT1_1 ;
wire \cl1|cnt_inst|auto_generated|counter_cella20~COUT ;
wire \cl1|cnt_inst|auto_generated|counter_cella21~COUT ;
wire \cl1|cnt_inst|auto_generated|counter_cella21~COUTCOUT1_1 ;
wire \cl1|cnt_inst|auto_generated|cout ;
wire \lc1~combout ;
wire \db4|d1~regout ;
wire \inst10|srst~combout ;
wire \db3|d1~regout ;
wire \db5|d1~regout ;
wire \cnt_dig|_~0_combout ;
wire \inst10|_~0_combout ;
wire \tff2~regout ;
wire \db1|d1~regout ;
wire \db2|d1~regout ;
wire \ud1|cnt[4]~0_combout ;
wire \ud1|cnt[1]~9_combout ;
wire \inst10|$00001~combout ;
wire \inst10|$00002~combout ;
wire \ud1|_~1_combout ;
wire \ud1|_~2_combout ;
wire \inst10|udrst~combout ;
wire \ud1|cnt[2]~7_combout ;
wire \ud1|op_4~1_combout ;
wire \ud1|cnt[3]~4_combout ;
wire \ud1|_~3_combout ;
wire \ud1|op_2~0_combout ;
wire \ud1|op_4~0_combout ;
wire \ud1|cnt[3]~5_combout ;
wire \ud1|_~0_combout ;
wire \ud1|cnt[4]~1_combout ;
wire \ud1|cnt[4]~2_combout ;
wire \ram_pass|ram|_~3_combout ;
wire \ram_pass|ram|data[4][4]~regout ;
wire \ram_pass|ram|_~2_combout ;
wire \ram_pass|ram|data[1][4]~regout ;
wire \ram_pass|ram|_~1_combout ;
wire \ram_pass|mux[2]|auto_generated|result_node[3]~0 ;
wire \ram_pass|ram|_~0_combout ;
wire \ram_pass|mux[2]|auto_generated|result_node[3]~1 ;
wire \ram_pass|ram|data[4][3]~regout ;
wire \ram_pass|ram|data[1][3]~regout ;
wire \ram_pass|mux[2]|auto_generated|result_node[2]~2 ;
wire \ram_pass|mux[2]|auto_generated|result_node[2]~3 ;
wire \ram_pass|ram|data[1][2]~regout ;
wire \ram_pass|mux[2]|auto_generated|result_node[1]~4 ;
wire \ram_pass|ram|data[4][2]~regout ;
wire \ram_pass|mux[2]|auto_generated|result_node[1]~5 ;
wire \ram_pass|ram|data[1][1]~regout ;
wire \ram_pass|mux[2]|auto_generated|result_node[0]~6 ;
wire \ram_pass|ram|data[4][1]~regout ;
wire \ram_pass|mux[2]|auto_generated|result_node[0]~7 ;
wire \inst11|_~0_combout ;
wire \ram_show|ram|data[1][2]~regout ;
wire \ram_show|ram|_~1_combout ;
wire \ram_show|mux[1]|auto_generated|result_node[1]~3 ;
wire \ram_show|ram|_~2_combout ;
wire \ram_show|ram|data[4][2]~regout ;
wire \ram_show|ram|_~0_combout ;
wire \ram_show|mux[1]|auto_generated|result_node[1]~4 ;
wire \ram_show|mux[1]|auto_generated|result_node[3]~8 ;
wire \ram_show|ram|data[2][3]~regout ;
wire \ram_show|mux[1]|auto_generated|result_node[2]~5 ;
wire \ram_show|ram|data[1][3]~regout ;
wire \ram_show|mux[1]|auto_generated|result_node[2]~6 ;
wire \ram_show|ram|data[3][4]~regout ;
wire \ram_show|mux[1]|auto_generated|result_node[3]~7 ;
wire \ram_show|ram|data[1][1]~regout ;
wire \ram_show|mux[1]|auto_generated|result_node[0]~1 ;
wire \ram_show|ram|data[4][1]~regout ;
wire \ram_show|mux[1]|auto_generated|result_node[0]~2 ;
wire \inst11|seg[7]~11_combout ;
wire \inst11|seg[6]~12_combout ;
wire \inst11|seg[5]~13_combout ;
wire \inst11|seg[4]~14_combout ;
wire \inst11|seg[6]~15_combout ;
wire \inst11|seg[3]~16 ;
wire \inst11|seg[2]~17_combout ;
wire \inst11|seg[2]~18_combout ;
wire \inst11|seg[1]~19_combout ;
wire [5:1] \cl1|tffc ;
wire [21:0] \cl1|cnt_inst|auto_generated|safe_q ;
wire [12:0] \inst8|dspl_sel|cnt_inst|auto_generated|safe_q ;
wire [5:1] \key~combout ;
wire [4:1] \ud1|cnt ;
wire [3:1] \cnt_dig|cnt ;
wire [3:0] \ram_show|mux[1]|auto_generated|result_node ;
wire [3:1] \inst8|dspl_sel|cnt_mod4|cnt ;
wire [8:1] \inst11|seg ;


// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella0 (
// Equation(s):
// \inst8|dspl_sel|cnt_inst|auto_generated|safe_q [0] = DFFEAS((!\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [0]), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella0~COUT  = CARRY((\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [0]))
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella0~COUTCOUT1_1  = CARRY((\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [0]))

	.clk(\clk~combout ),
	.dataa(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [0]),
	.cout(),
	.cout0(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella0~COUT ),
	.cout1(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella0~COUTCOUT1_1 ));
// synopsys translate_off
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella0 .lut_mask = "55aa";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella0 .operation_mode = "arithmetic";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella0 .output_mode = "reg_only";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella0 .register_cascade_mode = "off";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella0 .sum_lutc_input = "datac";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1 (
// Equation(s):
// \inst8|dspl_sel|cnt_inst|auto_generated|safe_q [1] = DFFEAS(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [1] $ ((((\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella0~COUT )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1~COUT  = CARRY(((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella0~COUTCOUT1_1 )) # (!\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [1]))

	.clk(\clk~combout ),
	.dataa(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella0~COUT ),
	.cin1(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella0~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [1]),
	.cout(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1~COUT ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1 .cin0_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1 .cin1_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1 .lut_mask = "5a5f";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1 .operation_mode = "arithmetic";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1 .output_mode = "reg_only";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1 .register_cascade_mode = "off";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1 .sum_lutc_input = "cin";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella2 (
// Equation(s):
// \inst8|dspl_sel|cnt_inst|auto_generated|safe_q [2] = DFFEAS(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [2] $ ((((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1~COUT )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella2~COUT  = CARRY((\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [2] & ((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1~COUT ))))
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella2~COUTCOUT1_1  = CARRY((\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [2] & ((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1~COUT ))))

	.clk(\clk~combout ),
	.dataa(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [2]),
	.cout(),
	.cout0(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella2~COUT ),
	.cout1(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella2~COUTCOUT1_1 ));
// synopsys translate_off
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella2 .cin_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella2 .lut_mask = "a50a";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella2 .operation_mode = "arithmetic";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella2 .output_mode = "reg_only";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella2 .register_cascade_mode = "off";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella2 .sum_lutc_input = "cin";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella3 (
// Equation(s):
// \inst8|dspl_sel|cnt_inst|auto_generated|safe_q [3] = DFFEAS(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [3] $ (((((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1~COUT  & \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella2~COUT ) # 
// (\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1~COUT  & \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella2~COUTCOUT1_1 ))))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella3~COUT  = CARRY(((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella2~COUT )) # (!\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [3]))
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella3~COUTCOUT1_1  = CARRY(((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella2~COUTCOUT1_1 )) # (!\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [3]))

	.clk(\clk~combout ),
	.dataa(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1~COUT ),
	.cin0(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella2~COUT ),
	.cin1(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella2~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [3]),
	.cout(),
	.cout0(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella3~COUT ),
	.cout1(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella3~COUTCOUT1_1 ));
// synopsys translate_off
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella3 .cin0_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella3 .cin1_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella3 .cin_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella3 .lut_mask = "5a5f";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella3 .operation_mode = "arithmetic";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella3 .output_mode = "reg_only";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella3 .register_cascade_mode = "off";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella3 .sum_lutc_input = "cin";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella4 (
// Equation(s):
// \inst8|dspl_sel|cnt_inst|auto_generated|safe_q [4] = DFFEAS((\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [4] $ ((!(!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1~COUT  & \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella3~COUT ) # 
// (\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1~COUT  & \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella3~COUTCOUT1_1 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella4~COUT  = CARRY(((\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [4] & !\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella3~COUT )))
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella4~COUTCOUT1_1  = CARRY(((\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [4] & !\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella3~COUTCOUT1_1 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1~COUT ),
	.cin0(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella3~COUT ),
	.cin1(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella3~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [4]),
	.cout(),
	.cout0(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella4~COUT ),
	.cout1(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella4~COUTCOUT1_1 ));
// synopsys translate_off
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella4 .cin0_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella4 .cin1_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella4 .cin_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella4 .lut_mask = "c30c";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella4 .operation_mode = "arithmetic";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella4 .output_mode = "reg_only";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella4 .register_cascade_mode = "off";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella4 .sum_lutc_input = "cin";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella5 (
// Equation(s):
// \inst8|dspl_sel|cnt_inst|auto_generated|safe_q [5] = DFFEAS(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [5] $ (((((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1~COUT  & \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella4~COUT ) # 
// (\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1~COUT  & \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella4~COUTCOUT1_1 ))))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella5~COUT  = CARRY(((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella4~COUT )) # (!\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [5]))
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella5~COUTCOUT1_1  = CARRY(((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella4~COUTCOUT1_1 )) # (!\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [5]))

	.clk(\clk~combout ),
	.dataa(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1~COUT ),
	.cin0(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella4~COUT ),
	.cin1(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella4~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [5]),
	.cout(),
	.cout0(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella5~COUT ),
	.cout1(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella5~COUTCOUT1_1 ));
// synopsys translate_off
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella5 .cin0_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella5 .cin1_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella5 .cin_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella5 .lut_mask = "5a5f";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella5 .operation_mode = "arithmetic";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella5 .output_mode = "reg_only";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella5 .register_cascade_mode = "off";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella5 .sum_lutc_input = "cin";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6 (
// Equation(s):
// \inst8|dspl_sel|cnt_inst|auto_generated|safe_q [6] = DFFEAS((\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [6] $ ((!(!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1~COUT  & \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella5~COUT ) # 
// (\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1~COUT  & \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella5~COUTCOUT1_1 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6~COUT  = CARRY(((\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [6] & !\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella5~COUTCOUT1_1 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella1~COUT ),
	.cin0(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella5~COUT ),
	.cin1(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella5~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [6]),
	.cout(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6~COUT ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6 .cin0_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6 .cin1_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6 .cin_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6 .lut_mask = "c30c";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6 .operation_mode = "arithmetic";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6 .output_mode = "reg_only";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6 .register_cascade_mode = "off";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6 .sum_lutc_input = "cin";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella7 (
// Equation(s):
// \inst8|dspl_sel|cnt_inst|auto_generated|safe_q [7] = DFFEAS((\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [7] $ ((\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6~COUT ))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella7~COUT  = CARRY(((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6~COUT ) # (!\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [7])))
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella7~COUTCOUT1_1  = CARRY(((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6~COUT ) # (!\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [7]),
	.cout(),
	.cout0(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella7~COUT ),
	.cout1(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella7~COUTCOUT1_1 ));
// synopsys translate_off
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella7 .cin_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella7 .lut_mask = "3c3f";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella7 .operation_mode = "arithmetic";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella7 .output_mode = "reg_only";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella7 .register_cascade_mode = "off";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella7 .sum_lutc_input = "cin";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella8 (
// Equation(s):
// \inst8|dspl_sel|cnt_inst|auto_generated|safe_q [8] = DFFEAS((\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [8] $ ((!(!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6~COUT  & \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella7~COUT ) # 
// (\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6~COUT  & \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella7~COUTCOUT1_1 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella8~COUT  = CARRY(((\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [8] & !\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella7~COUT )))
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella8~COUTCOUT1_1  = CARRY(((\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [8] & !\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella7~COUTCOUT1_1 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6~COUT ),
	.cin0(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella7~COUT ),
	.cin1(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella7~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [8]),
	.cout(),
	.cout0(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella8~COUT ),
	.cout1(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella8~COUTCOUT1_1 ));
// synopsys translate_off
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella8 .cin0_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella8 .cin1_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella8 .cin_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella8 .lut_mask = "c30c";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella8 .operation_mode = "arithmetic";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella8 .output_mode = "reg_only";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella8 .register_cascade_mode = "off";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella8 .sum_lutc_input = "cin";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella9 (
// Equation(s):
// \inst8|dspl_sel|cnt_inst|auto_generated|safe_q [9] = DFFEAS((\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [9] $ (((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6~COUT  & \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella8~COUT ) # 
// (\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6~COUT  & \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella8~COUTCOUT1_1 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella9~COUT  = CARRY(((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella8~COUT ) # (!\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [9])))
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella9~COUTCOUT1_1  = CARRY(((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella8~COUTCOUT1_1 ) # (!\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [9])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6~COUT ),
	.cin0(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella8~COUT ),
	.cin1(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella8~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [9]),
	.cout(),
	.cout0(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella9~COUT ),
	.cout1(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella9~COUTCOUT1_1 ));
// synopsys translate_off
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella9 .cin0_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella9 .cin1_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella9 .cin_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella9 .lut_mask = "3c3f";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella9 .operation_mode = "arithmetic";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella9 .output_mode = "reg_only";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella9 .register_cascade_mode = "off";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella9 .sum_lutc_input = "cin";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella10 (
// Equation(s):
// \inst8|dspl_sel|cnt_inst|auto_generated|safe_q [10] = DFFEAS(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [10] $ ((((!(!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6~COUT  & \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella9~COUT ) # 
// (\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6~COUT  & \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella9~COUTCOUT1_1 ))))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella10~COUT  = CARRY((\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [10] & ((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella9~COUT ))))
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella10~COUTCOUT1_1  = CARRY((\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [10] & ((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella9~COUTCOUT1_1 ))))

	.clk(\clk~combout ),
	.dataa(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6~COUT ),
	.cin0(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella9~COUT ),
	.cin1(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella9~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [10]),
	.cout(),
	.cout0(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella10~COUT ),
	.cout1(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella10~COUTCOUT1_1 ));
// synopsys translate_off
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella10 .cin0_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella10 .cin1_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella10 .cin_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella10 .lut_mask = "a50a";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella10 .operation_mode = "arithmetic";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella10 .output_mode = "reg_only";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella10 .register_cascade_mode = "off";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella10 .sum_lutc_input = "cin";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella11 (
// Equation(s):
// \inst8|dspl_sel|cnt_inst|auto_generated|safe_q [11] = DFFEAS(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [11] $ (((((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6~COUT  & \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella10~COUT ) # 
// (\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6~COUT  & \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella10~COUTCOUT1_1 ))))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella11~COUT  = CARRY(((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella10~COUTCOUT1_1 )) # (!\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [11]))

	.clk(\clk~combout ),
	.dataa(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella6~COUT ),
	.cin0(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella10~COUT ),
	.cin1(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella10~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [11]),
	.cout(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella11~COUT ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella11 .cin0_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella11 .cin1_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella11 .cin_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella11 .lut_mask = "5a5f";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella11 .operation_mode = "arithmetic";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella11 .output_mode = "reg_only";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella11 .register_cascade_mode = "off";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella11 .sum_lutc_input = "cin";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella12 (
// Equation(s):
// \inst8|dspl_sel|cnt_inst|auto_generated|safe_q [12] = DFFEAS(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [12] $ ((((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella11~COUT )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella12~COUT  = CARRY((\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [12] & ((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella11~COUT ))))
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella12~COUTCOUT1_1  = CARRY((\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [12] & ((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella11~COUT ))))

	.clk(\clk~combout ),
	.dataa(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella11~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dspl_sel|cnt_inst|auto_generated|safe_q [12]),
	.cout(),
	.cout0(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella12~COUT ),
	.cout1(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella12~COUTCOUT1_1 ));
// synopsys translate_off
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella12 .cin_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella12 .lut_mask = "a50a";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella12 .operation_mode = "arithmetic";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella12 .output_mode = "reg_only";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella12 .register_cascade_mode = "off";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella12 .sum_lutc_input = "cin";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \inst8|dspl_sel|cnt_inst|auto_generated|cout_bit (
// Equation(s):
// \inst8|dspl_sel|cnt_inst|auto_generated|cout  = ((((!\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella11~COUT  & \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella12~COUT ) # (\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella11~COUT  & 
// \inst8|dspl_sel|cnt_inst|auto_generated|counter_cella12~COUTCOUT1_1 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella11~COUT ),
	.cin0(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella12~COUT ),
	.cin1(\inst8|dspl_sel|cnt_inst|auto_generated|counter_cella12~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dspl_sel|cnt_inst|auto_generated|cout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dspl_sel|cnt_inst|auto_generated|cout_bit .cin0_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|cout_bit .cin1_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|cout_bit .cin_used = "true";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|cout_bit .lut_mask = "f0f0";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|cout_bit .operation_mode = "normal";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|cout_bit .output_mode = "comb_only";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|cout_bit .register_cascade_mode = "off";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|cout_bit .sum_lutc_input = "cin";
defparam \inst8|dspl_sel|cnt_inst|auto_generated|cout_bit .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N2
maxii_lcell \inst8|dspl_sel|tff1 (
// Equation(s):
// \inst8|dspl_sel|tff1~regout  = DFFEAS((((!\inst8|dspl_sel|tff1~regout ))), \inst8|dspl_sel|cnt_inst|auto_generated|cout , VCC, , , , , , )

	.clk(\inst8|dspl_sel|cnt_inst|auto_generated|cout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dspl_sel|tff1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dspl_sel|tff1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dspl_sel|tff1 .lut_mask = "00ff";
defparam \inst8|dspl_sel|tff1 .operation_mode = "normal";
defparam \inst8|dspl_sel|tff1 .output_mode = "reg_only";
defparam \inst8|dspl_sel|tff1 .register_cascade_mode = "off";
defparam \inst8|dspl_sel|tff1 .sum_lutc_input = "datac";
defparam \inst8|dspl_sel|tff1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N8
maxii_lcell \inst8|dspl_sel|cnt_mod4|cnt[2] (
// Equation(s):
// \inst8|dspl_sel|cnt_mod4|cnt [2] = DFFEAS(((\inst8|dspl_sel|cnt_mod4|cnt [1] $ (\inst8|dspl_sel|cnt_mod4|cnt [2]))), \inst8|dspl_sel|tff1~regout , VCC, , , , , , )

	.clk(\inst8|dspl_sel|tff1~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dspl_sel|cnt_mod4|cnt [1]),
	.datad(\inst8|dspl_sel|cnt_mod4|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dspl_sel|cnt_mod4|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dspl_sel|cnt_mod4|cnt[2] .lut_mask = "0ff0";
defparam \inst8|dspl_sel|cnt_mod4|cnt[2] .operation_mode = "normal";
defparam \inst8|dspl_sel|cnt_mod4|cnt[2] .output_mode = "reg_only";
defparam \inst8|dspl_sel|cnt_mod4|cnt[2] .register_cascade_mode = "off";
defparam \inst8|dspl_sel|cnt_mod4|cnt[2] .sum_lutc_input = "datac";
defparam \inst8|dspl_sel|cnt_mod4|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N4
maxii_lcell \inst8|dspl_sel|cnt_mod4|cnt[3] (
// Equation(s):
// \inst8|dspl_sel|cnt_mod4|cnt [3] = DFFEAS(((\inst8|dspl_sel|cnt_mod4|cnt [1] & (\inst8|dspl_sel|cnt_mod4|cnt [3] $ (\inst8|dspl_sel|cnt_mod4|cnt [2]))) # (!\inst8|dspl_sel|cnt_mod4|cnt [1] & (\inst8|dspl_sel|cnt_mod4|cnt [3] & \inst8|dspl_sel|cnt_mod4|cnt 
// [2]))), \inst8|dspl_sel|tff1~regout , VCC, , , , , , )

	.clk(\inst8|dspl_sel|tff1~regout ),
	.dataa(vcc),
	.datab(\inst8|dspl_sel|cnt_mod4|cnt [1]),
	.datac(\inst8|dspl_sel|cnt_mod4|cnt [3]),
	.datad(\inst8|dspl_sel|cnt_mod4|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dspl_sel|cnt_mod4|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dspl_sel|cnt_mod4|cnt[3] .lut_mask = "3cc0";
defparam \inst8|dspl_sel|cnt_mod4|cnt[3] .operation_mode = "normal";
defparam \inst8|dspl_sel|cnt_mod4|cnt[3] .output_mode = "reg_only";
defparam \inst8|dspl_sel|cnt_mod4|cnt[3] .register_cascade_mode = "off";
defparam \inst8|dspl_sel|cnt_mod4|cnt[3] .sum_lutc_input = "datac";
defparam \inst8|dspl_sel|cnt_mod4|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N0
maxii_lcell \inst8|dspl_sel|cnt_mod4|cnt[1] (
// Equation(s):
// \inst8|dspl_sel|cnt_mod4|cnt [1] = DFFEAS(((!\inst8|dspl_sel|cnt_mod4|cnt [1] & ((\inst8|dspl_sel|cnt_mod4|cnt [2]) # (!\inst8|dspl_sel|cnt_mod4|cnt [3])))), \inst8|dspl_sel|tff1~regout , VCC, , , , , , )

	.clk(\inst8|dspl_sel|tff1~regout ),
	.dataa(\inst8|dspl_sel|cnt_mod4|cnt [3]),
	.datab(vcc),
	.datac(\inst8|dspl_sel|cnt_mod4|cnt [1]),
	.datad(\inst8|dspl_sel|cnt_mod4|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dspl_sel|cnt_mod4|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dspl_sel|cnt_mod4|cnt[1] .lut_mask = "0f05";
defparam \inst8|dspl_sel|cnt_mod4|cnt[1] .operation_mode = "normal";
defparam \inst8|dspl_sel|cnt_mod4|cnt[1] .output_mode = "reg_only";
defparam \inst8|dspl_sel|cnt_mod4|cnt[1] .register_cascade_mode = "off";
defparam \inst8|dspl_sel|cnt_mod4|cnt[1] .sum_lutc_input = "datac";
defparam \inst8|dspl_sel|cnt_mod4|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N4
maxii_lcell \inst8|decode|auto_generated|w_anode15w[2]~0 (
// Equation(s):
// \inst8|decode|auto_generated|w_anode15w[2]~0_combout  = (((\inst8|dspl_sel|cnt_mod4|cnt [1] & \inst8|dspl_sel|cnt_mod4|cnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dspl_sel|cnt_mod4|cnt [1]),
	.datad(\inst8|dspl_sel|cnt_mod4|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|decode|auto_generated|w_anode15w[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|decode|auto_generated|w_anode15w[2]~0 .lut_mask = "f000";
defparam \inst8|decode|auto_generated|w_anode15w[2]~0 .operation_mode = "normal";
defparam \inst8|decode|auto_generated|w_anode15w[2]~0 .output_mode = "comb_only";
defparam \inst8|decode|auto_generated|w_anode15w[2]~0 .register_cascade_mode = "off";
defparam \inst8|decode|auto_generated|w_anode15w[2]~0 .sum_lutc_input = "datac";
defparam \inst8|decode|auto_generated|w_anode15w[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N6
maxii_lcell \inst8|decode|auto_generated|w_anode15w[2]~1 (
// Equation(s):
// \inst8|decode|auto_generated|w_anode15w[2]~1_combout  = (((!\inst8|dspl_sel|cnt_mod4|cnt [1] & \inst8|dspl_sel|cnt_mod4|cnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dspl_sel|cnt_mod4|cnt [1]),
	.datad(\inst8|dspl_sel|cnt_mod4|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|decode|auto_generated|w_anode15w[2]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|decode|auto_generated|w_anode15w[2]~1 .lut_mask = "0f00";
defparam \inst8|decode|auto_generated|w_anode15w[2]~1 .operation_mode = "normal";
defparam \inst8|decode|auto_generated|w_anode15w[2]~1 .output_mode = "comb_only";
defparam \inst8|decode|auto_generated|w_anode15w[2]~1 .register_cascade_mode = "off";
defparam \inst8|decode|auto_generated|w_anode15w[2]~1 .sum_lutc_input = "datac";
defparam \inst8|decode|auto_generated|w_anode15w[2]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N5
maxii_lcell \inst8|decode|auto_generated|w_anode15w[2]~2 (
// Equation(s):
// \inst8|decode|auto_generated|w_anode15w[2]~2_combout  = (((\inst8|dspl_sel|cnt_mod4|cnt [1] & !\inst8|dspl_sel|cnt_mod4|cnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dspl_sel|cnt_mod4|cnt [1]),
	.datad(\inst8|dspl_sel|cnt_mod4|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|decode|auto_generated|w_anode15w[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|decode|auto_generated|w_anode15w[2]~2 .lut_mask = "00f0";
defparam \inst8|decode|auto_generated|w_anode15w[2]~2 .operation_mode = "normal";
defparam \inst8|decode|auto_generated|w_anode15w[2]~2 .output_mode = "comb_only";
defparam \inst8|decode|auto_generated|w_anode15w[2]~2 .register_cascade_mode = "off";
defparam \inst8|decode|auto_generated|w_anode15w[2]~2 .sum_lutc_input = "datac";
defparam \inst8|decode|auto_generated|w_anode15w[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N4
maxii_lcell \ram_show|mux[1]|auto_generated|result_node[3]~0 (
// Equation(s):
// \ram_show|mux[1]|auto_generated|result_node[3]~0_combout  = (((!\inst8|dspl_sel|cnt_mod4|cnt [2] & !\inst8|dspl_sel|cnt_mod4|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dspl_sel|cnt_mod4|cnt [2]),
	.datad(\inst8|dspl_sel|cnt_mod4|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_show|mux[1]|auto_generated|result_node[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_show|mux[1]|auto_generated|result_node[3]~0 .lut_mask = "000f";
defparam \ram_show|mux[1]|auto_generated|result_node[3]~0 .operation_mode = "normal";
defparam \ram_show|mux[1]|auto_generated|result_node[3]~0 .output_mode = "comb_only";
defparam \ram_show|mux[1]|auto_generated|result_node[3]~0 .register_cascade_mode = "off";
defparam \ram_show|mux[1]|auto_generated|result_node[3]~0 .sum_lutc_input = "datac";
defparam \ram_show|mux[1]|auto_generated|result_node[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N4
maxii_lcell \cl1|cnt_inst|auto_generated|counter_cella0 (
// Equation(s):
// \cl1|cnt_inst|auto_generated|safe_q [0] = DFFEAS((!\cl1|cnt_inst|auto_generated|safe_q [0]), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cl1|cnt_inst|auto_generated|counter_cella0~COUT  = CARRY((\cl1|cnt_inst|auto_generated|safe_q [0]))

	.clk(\clk~combout ),
	.dataa(\cl1|cnt_inst|auto_generated|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|cnt_inst|auto_generated|safe_q [0]),
	.cout(\cl1|cnt_inst|auto_generated|counter_cella0~COUT ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|counter_cella0 .lut_mask = "55aa";
defparam \cl1|cnt_inst|auto_generated|counter_cella0 .operation_mode = "arithmetic";
defparam \cl1|cnt_inst|auto_generated|counter_cella0 .output_mode = "reg_only";
defparam \cl1|cnt_inst|auto_generated|counter_cella0 .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|counter_cella0 .sum_lutc_input = "datac";
defparam \cl1|cnt_inst|auto_generated|counter_cella0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N5
maxii_lcell \cl1|cnt_inst|auto_generated|counter_cella1 (
// Equation(s):
// \cl1|cnt_inst|auto_generated|safe_q [1] = DFFEAS(\cl1|cnt_inst|auto_generated|safe_q [1] $ ((((\cl1|cnt_inst|auto_generated|counter_cella0~COUT )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cl1|cnt_inst|auto_generated|counter_cella1~COUT  = CARRY(((!\cl1|cnt_inst|auto_generated|counter_cella0~COUT )) # (!\cl1|cnt_inst|auto_generated|safe_q [1]))
// \cl1|cnt_inst|auto_generated|counter_cella1~COUTCOUT1_1  = CARRY(((!\cl1|cnt_inst|auto_generated|counter_cella0~COUT )) # (!\cl1|cnt_inst|auto_generated|safe_q [1]))

	.clk(\clk~combout ),
	.dataa(\cl1|cnt_inst|auto_generated|safe_q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cl1|cnt_inst|auto_generated|counter_cella0~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|cnt_inst|auto_generated|safe_q [1]),
	.cout(),
	.cout0(\cl1|cnt_inst|auto_generated|counter_cella1~COUT ),
	.cout1(\cl1|cnt_inst|auto_generated|counter_cella1~COUTCOUT1_1 ));
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|counter_cella1 .cin_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella1 .lut_mask = "5a5f";
defparam \cl1|cnt_inst|auto_generated|counter_cella1 .operation_mode = "arithmetic";
defparam \cl1|cnt_inst|auto_generated|counter_cella1 .output_mode = "reg_only";
defparam \cl1|cnt_inst|auto_generated|counter_cella1 .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|counter_cella1 .sum_lutc_input = "cin";
defparam \cl1|cnt_inst|auto_generated|counter_cella1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N6
maxii_lcell \cl1|cnt_inst|auto_generated|counter_cella2 (
// Equation(s):
// \cl1|cnt_inst|auto_generated|safe_q [2] = DFFEAS(\cl1|cnt_inst|auto_generated|safe_q [2] $ ((((!(!\cl1|cnt_inst|auto_generated|counter_cella0~COUT  & \cl1|cnt_inst|auto_generated|counter_cella1~COUT ) # (\cl1|cnt_inst|auto_generated|counter_cella0~COUT  & 
// \cl1|cnt_inst|auto_generated|counter_cella1~COUTCOUT1_1 ))))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cl1|cnt_inst|auto_generated|counter_cella2~COUT  = CARRY((\cl1|cnt_inst|auto_generated|safe_q [2] & ((!\cl1|cnt_inst|auto_generated|counter_cella1~COUT ))))
// \cl1|cnt_inst|auto_generated|counter_cella2~COUTCOUT1_1  = CARRY((\cl1|cnt_inst|auto_generated|safe_q [2] & ((!\cl1|cnt_inst|auto_generated|counter_cella1~COUTCOUT1_1 ))))

	.clk(\clk~combout ),
	.dataa(\cl1|cnt_inst|auto_generated|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cl1|cnt_inst|auto_generated|counter_cella0~COUT ),
	.cin0(\cl1|cnt_inst|auto_generated|counter_cella1~COUT ),
	.cin1(\cl1|cnt_inst|auto_generated|counter_cella1~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|cnt_inst|auto_generated|safe_q [2]),
	.cout(),
	.cout0(\cl1|cnt_inst|auto_generated|counter_cella2~COUT ),
	.cout1(\cl1|cnt_inst|auto_generated|counter_cella2~COUTCOUT1_1 ));
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|counter_cella2 .cin0_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella2 .cin1_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella2 .cin_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella2 .lut_mask = "a50a";
defparam \cl1|cnt_inst|auto_generated|counter_cella2 .operation_mode = "arithmetic";
defparam \cl1|cnt_inst|auto_generated|counter_cella2 .output_mode = "reg_only";
defparam \cl1|cnt_inst|auto_generated|counter_cella2 .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|counter_cella2 .sum_lutc_input = "cin";
defparam \cl1|cnt_inst|auto_generated|counter_cella2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N7
maxii_lcell \cl1|cnt_inst|auto_generated|counter_cella3 (
// Equation(s):
// \cl1|cnt_inst|auto_generated|safe_q [3] = DFFEAS((\cl1|cnt_inst|auto_generated|safe_q [3] $ (((!\cl1|cnt_inst|auto_generated|counter_cella0~COUT  & \cl1|cnt_inst|auto_generated|counter_cella2~COUT ) # (\cl1|cnt_inst|auto_generated|counter_cella0~COUT  & 
// \cl1|cnt_inst|auto_generated|counter_cella2~COUTCOUT1_1 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cl1|cnt_inst|auto_generated|counter_cella3~COUT  = CARRY(((!\cl1|cnt_inst|auto_generated|counter_cella2~COUT ) # (!\cl1|cnt_inst|auto_generated|safe_q [3])))
// \cl1|cnt_inst|auto_generated|counter_cella3~COUTCOUT1_1  = CARRY(((!\cl1|cnt_inst|auto_generated|counter_cella2~COUTCOUT1_1 ) # (!\cl1|cnt_inst|auto_generated|safe_q [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\cl1|cnt_inst|auto_generated|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cl1|cnt_inst|auto_generated|counter_cella0~COUT ),
	.cin0(\cl1|cnt_inst|auto_generated|counter_cella2~COUT ),
	.cin1(\cl1|cnt_inst|auto_generated|counter_cella2~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|cnt_inst|auto_generated|safe_q [3]),
	.cout(),
	.cout0(\cl1|cnt_inst|auto_generated|counter_cella3~COUT ),
	.cout1(\cl1|cnt_inst|auto_generated|counter_cella3~COUTCOUT1_1 ));
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|counter_cella3 .cin0_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella3 .cin1_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella3 .cin_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella3 .lut_mask = "3c3f";
defparam \cl1|cnt_inst|auto_generated|counter_cella3 .operation_mode = "arithmetic";
defparam \cl1|cnt_inst|auto_generated|counter_cella3 .output_mode = "reg_only";
defparam \cl1|cnt_inst|auto_generated|counter_cella3 .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|counter_cella3 .sum_lutc_input = "cin";
defparam \cl1|cnt_inst|auto_generated|counter_cella3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N8
maxii_lcell \cl1|cnt_inst|auto_generated|counter_cella4 (
// Equation(s):
// \cl1|cnt_inst|auto_generated|safe_q [4] = DFFEAS(\cl1|cnt_inst|auto_generated|safe_q [4] $ ((((!(!\cl1|cnt_inst|auto_generated|counter_cella0~COUT  & \cl1|cnt_inst|auto_generated|counter_cella3~COUT ) # (\cl1|cnt_inst|auto_generated|counter_cella0~COUT  & 
// \cl1|cnt_inst|auto_generated|counter_cella3~COUTCOUT1_1 ))))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cl1|cnt_inst|auto_generated|counter_cella4~COUT  = CARRY((\cl1|cnt_inst|auto_generated|safe_q [4] & ((!\cl1|cnt_inst|auto_generated|counter_cella3~COUT ))))
// \cl1|cnt_inst|auto_generated|counter_cella4~COUTCOUT1_1  = CARRY((\cl1|cnt_inst|auto_generated|safe_q [4] & ((!\cl1|cnt_inst|auto_generated|counter_cella3~COUTCOUT1_1 ))))

	.clk(\clk~combout ),
	.dataa(\cl1|cnt_inst|auto_generated|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cl1|cnt_inst|auto_generated|counter_cella0~COUT ),
	.cin0(\cl1|cnt_inst|auto_generated|counter_cella3~COUT ),
	.cin1(\cl1|cnt_inst|auto_generated|counter_cella3~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|cnt_inst|auto_generated|safe_q [4]),
	.cout(),
	.cout0(\cl1|cnt_inst|auto_generated|counter_cella4~COUT ),
	.cout1(\cl1|cnt_inst|auto_generated|counter_cella4~COUTCOUT1_1 ));
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|counter_cella4 .cin0_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella4 .cin1_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella4 .cin_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella4 .lut_mask = "a50a";
defparam \cl1|cnt_inst|auto_generated|counter_cella4 .operation_mode = "arithmetic";
defparam \cl1|cnt_inst|auto_generated|counter_cella4 .output_mode = "reg_only";
defparam \cl1|cnt_inst|auto_generated|counter_cella4 .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|counter_cella4 .sum_lutc_input = "cin";
defparam \cl1|cnt_inst|auto_generated|counter_cella4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N9
maxii_lcell \cl1|cnt_inst|auto_generated|counter_cella5 (
// Equation(s):
// \cl1|cnt_inst|auto_generated|safe_q [5] = DFFEAS((\cl1|cnt_inst|auto_generated|safe_q [5] $ (((!\cl1|cnt_inst|auto_generated|counter_cella0~COUT  & \cl1|cnt_inst|auto_generated|counter_cella4~COUT ) # (\cl1|cnt_inst|auto_generated|counter_cella0~COUT  & 
// \cl1|cnt_inst|auto_generated|counter_cella4~COUTCOUT1_1 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cl1|cnt_inst|auto_generated|counter_cella5~COUT  = CARRY(((!\cl1|cnt_inst|auto_generated|counter_cella4~COUTCOUT1_1 ) # (!\cl1|cnt_inst|auto_generated|safe_q [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\cl1|cnt_inst|auto_generated|safe_q [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cl1|cnt_inst|auto_generated|counter_cella0~COUT ),
	.cin0(\cl1|cnt_inst|auto_generated|counter_cella4~COUT ),
	.cin1(\cl1|cnt_inst|auto_generated|counter_cella4~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|cnt_inst|auto_generated|safe_q [5]),
	.cout(\cl1|cnt_inst|auto_generated|counter_cella5~COUT ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|counter_cella5 .cin0_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella5 .cin1_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella5 .cin_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella5 .lut_mask = "3c3f";
defparam \cl1|cnt_inst|auto_generated|counter_cella5 .operation_mode = "arithmetic";
defparam \cl1|cnt_inst|auto_generated|counter_cella5 .output_mode = "reg_only";
defparam \cl1|cnt_inst|auto_generated|counter_cella5 .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|counter_cella5 .sum_lutc_input = "cin";
defparam \cl1|cnt_inst|auto_generated|counter_cella5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N0
maxii_lcell \cl1|cnt_inst|auto_generated|counter_cella6 (
// Equation(s):
// \cl1|cnt_inst|auto_generated|safe_q [6] = DFFEAS((\cl1|cnt_inst|auto_generated|safe_q [6] $ ((!\cl1|cnt_inst|auto_generated|counter_cella5~COUT ))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cl1|cnt_inst|auto_generated|counter_cella6~COUT  = CARRY(((\cl1|cnt_inst|auto_generated|safe_q [6] & !\cl1|cnt_inst|auto_generated|counter_cella5~COUT )))
// \cl1|cnt_inst|auto_generated|counter_cella6~COUTCOUT1_1  = CARRY(((\cl1|cnt_inst|auto_generated|safe_q [6] & !\cl1|cnt_inst|auto_generated|counter_cella5~COUT )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\cl1|cnt_inst|auto_generated|safe_q [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cl1|cnt_inst|auto_generated|counter_cella5~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|cnt_inst|auto_generated|safe_q [6]),
	.cout(),
	.cout0(\cl1|cnt_inst|auto_generated|counter_cella6~COUT ),
	.cout1(\cl1|cnt_inst|auto_generated|counter_cella6~COUTCOUT1_1 ));
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|counter_cella6 .cin_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella6 .lut_mask = "c30c";
defparam \cl1|cnt_inst|auto_generated|counter_cella6 .operation_mode = "arithmetic";
defparam \cl1|cnt_inst|auto_generated|counter_cella6 .output_mode = "reg_only";
defparam \cl1|cnt_inst|auto_generated|counter_cella6 .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|counter_cella6 .sum_lutc_input = "cin";
defparam \cl1|cnt_inst|auto_generated|counter_cella6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N1
maxii_lcell \cl1|cnt_inst|auto_generated|counter_cella7 (
// Equation(s):
// \cl1|cnt_inst|auto_generated|safe_q [7] = DFFEAS((\cl1|cnt_inst|auto_generated|safe_q [7] $ (((!\cl1|cnt_inst|auto_generated|counter_cella5~COUT  & \cl1|cnt_inst|auto_generated|counter_cella6~COUT ) # (\cl1|cnt_inst|auto_generated|counter_cella5~COUT  & 
// \cl1|cnt_inst|auto_generated|counter_cella6~COUTCOUT1_1 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cl1|cnt_inst|auto_generated|counter_cella7~COUT  = CARRY(((!\cl1|cnt_inst|auto_generated|counter_cella6~COUT ) # (!\cl1|cnt_inst|auto_generated|safe_q [7])))
// \cl1|cnt_inst|auto_generated|counter_cella7~COUTCOUT1_1  = CARRY(((!\cl1|cnt_inst|auto_generated|counter_cella6~COUTCOUT1_1 ) # (!\cl1|cnt_inst|auto_generated|safe_q [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\cl1|cnt_inst|auto_generated|safe_q [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cl1|cnt_inst|auto_generated|counter_cella5~COUT ),
	.cin0(\cl1|cnt_inst|auto_generated|counter_cella6~COUT ),
	.cin1(\cl1|cnt_inst|auto_generated|counter_cella6~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|cnt_inst|auto_generated|safe_q [7]),
	.cout(),
	.cout0(\cl1|cnt_inst|auto_generated|counter_cella7~COUT ),
	.cout1(\cl1|cnt_inst|auto_generated|counter_cella7~COUTCOUT1_1 ));
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|counter_cella7 .cin0_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella7 .cin1_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella7 .cin_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella7 .lut_mask = "3c3f";
defparam \cl1|cnt_inst|auto_generated|counter_cella7 .operation_mode = "arithmetic";
defparam \cl1|cnt_inst|auto_generated|counter_cella7 .output_mode = "reg_only";
defparam \cl1|cnt_inst|auto_generated|counter_cella7 .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|counter_cella7 .sum_lutc_input = "cin";
defparam \cl1|cnt_inst|auto_generated|counter_cella7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N2
maxii_lcell \cl1|cnt_inst|auto_generated|counter_cella8 (
// Equation(s):
// \cl1|cnt_inst|auto_generated|safe_q [8] = DFFEAS((\cl1|cnt_inst|auto_generated|safe_q [8] $ ((!(!\cl1|cnt_inst|auto_generated|counter_cella5~COUT  & \cl1|cnt_inst|auto_generated|counter_cella7~COUT ) # (\cl1|cnt_inst|auto_generated|counter_cella5~COUT  & 
// \cl1|cnt_inst|auto_generated|counter_cella7~COUTCOUT1_1 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cl1|cnt_inst|auto_generated|counter_cella8~COUT  = CARRY(((\cl1|cnt_inst|auto_generated|safe_q [8] & !\cl1|cnt_inst|auto_generated|counter_cella7~COUT )))
// \cl1|cnt_inst|auto_generated|counter_cella8~COUTCOUT1_1  = CARRY(((\cl1|cnt_inst|auto_generated|safe_q [8] & !\cl1|cnt_inst|auto_generated|counter_cella7~COUTCOUT1_1 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\cl1|cnt_inst|auto_generated|safe_q [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cl1|cnt_inst|auto_generated|counter_cella5~COUT ),
	.cin0(\cl1|cnt_inst|auto_generated|counter_cella7~COUT ),
	.cin1(\cl1|cnt_inst|auto_generated|counter_cella7~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|cnt_inst|auto_generated|safe_q [8]),
	.cout(),
	.cout0(\cl1|cnt_inst|auto_generated|counter_cella8~COUT ),
	.cout1(\cl1|cnt_inst|auto_generated|counter_cella8~COUTCOUT1_1 ));
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|counter_cella8 .cin0_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella8 .cin1_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella8 .cin_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella8 .lut_mask = "c30c";
defparam \cl1|cnt_inst|auto_generated|counter_cella8 .operation_mode = "arithmetic";
defparam \cl1|cnt_inst|auto_generated|counter_cella8 .output_mode = "reg_only";
defparam \cl1|cnt_inst|auto_generated|counter_cella8 .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|counter_cella8 .sum_lutc_input = "cin";
defparam \cl1|cnt_inst|auto_generated|counter_cella8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N3
maxii_lcell \cl1|cnt_inst|auto_generated|counter_cella9 (
// Equation(s):
// \cl1|cnt_inst|auto_generated|safe_q [9] = DFFEAS(\cl1|cnt_inst|auto_generated|safe_q [9] $ (((((!\cl1|cnt_inst|auto_generated|counter_cella5~COUT  & \cl1|cnt_inst|auto_generated|counter_cella8~COUT ) # (\cl1|cnt_inst|auto_generated|counter_cella5~COUT  & 
// \cl1|cnt_inst|auto_generated|counter_cella8~COUTCOUT1_1 ))))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cl1|cnt_inst|auto_generated|counter_cella9~COUT  = CARRY(((!\cl1|cnt_inst|auto_generated|counter_cella8~COUT )) # (!\cl1|cnt_inst|auto_generated|safe_q [9]))
// \cl1|cnt_inst|auto_generated|counter_cella9~COUTCOUT1_1  = CARRY(((!\cl1|cnt_inst|auto_generated|counter_cella8~COUTCOUT1_1 )) # (!\cl1|cnt_inst|auto_generated|safe_q [9]))

	.clk(\clk~combout ),
	.dataa(\cl1|cnt_inst|auto_generated|safe_q [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cl1|cnt_inst|auto_generated|counter_cella5~COUT ),
	.cin0(\cl1|cnt_inst|auto_generated|counter_cella8~COUT ),
	.cin1(\cl1|cnt_inst|auto_generated|counter_cella8~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|cnt_inst|auto_generated|safe_q [9]),
	.cout(),
	.cout0(\cl1|cnt_inst|auto_generated|counter_cella9~COUT ),
	.cout1(\cl1|cnt_inst|auto_generated|counter_cella9~COUTCOUT1_1 ));
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|counter_cella9 .cin0_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella9 .cin1_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella9 .cin_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella9 .lut_mask = "5a5f";
defparam \cl1|cnt_inst|auto_generated|counter_cella9 .operation_mode = "arithmetic";
defparam \cl1|cnt_inst|auto_generated|counter_cella9 .output_mode = "reg_only";
defparam \cl1|cnt_inst|auto_generated|counter_cella9 .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|counter_cella9 .sum_lutc_input = "cin";
defparam \cl1|cnt_inst|auto_generated|counter_cella9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N4
maxii_lcell \cl1|cnt_inst|auto_generated|counter_cella10 (
// Equation(s):
// \cl1|cnt_inst|auto_generated|safe_q [10] = DFFEAS(\cl1|cnt_inst|auto_generated|safe_q [10] $ ((((!(!\cl1|cnt_inst|auto_generated|counter_cella5~COUT  & \cl1|cnt_inst|auto_generated|counter_cella9~COUT ) # (\cl1|cnt_inst|auto_generated|counter_cella5~COUT  
// & \cl1|cnt_inst|auto_generated|counter_cella9~COUTCOUT1_1 ))))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cl1|cnt_inst|auto_generated|counter_cella10~COUT  = CARRY((\cl1|cnt_inst|auto_generated|safe_q [10] & ((!\cl1|cnt_inst|auto_generated|counter_cella9~COUTCOUT1_1 ))))

	.clk(\clk~combout ),
	.dataa(\cl1|cnt_inst|auto_generated|safe_q [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cl1|cnt_inst|auto_generated|counter_cella5~COUT ),
	.cin0(\cl1|cnt_inst|auto_generated|counter_cella9~COUT ),
	.cin1(\cl1|cnt_inst|auto_generated|counter_cella9~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|cnt_inst|auto_generated|safe_q [10]),
	.cout(\cl1|cnt_inst|auto_generated|counter_cella10~COUT ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|counter_cella10 .cin0_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella10 .cin1_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella10 .cin_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella10 .lut_mask = "a50a";
defparam \cl1|cnt_inst|auto_generated|counter_cella10 .operation_mode = "arithmetic";
defparam \cl1|cnt_inst|auto_generated|counter_cella10 .output_mode = "reg_only";
defparam \cl1|cnt_inst|auto_generated|counter_cella10 .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|counter_cella10 .sum_lutc_input = "cin";
defparam \cl1|cnt_inst|auto_generated|counter_cella10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N5
maxii_lcell \cl1|cnt_inst|auto_generated|counter_cella11 (
// Equation(s):
// \cl1|cnt_inst|auto_generated|safe_q [11] = DFFEAS(\cl1|cnt_inst|auto_generated|safe_q [11] $ ((((\cl1|cnt_inst|auto_generated|counter_cella10~COUT )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cl1|cnt_inst|auto_generated|counter_cella11~COUT  = CARRY(((!\cl1|cnt_inst|auto_generated|counter_cella10~COUT )) # (!\cl1|cnt_inst|auto_generated|safe_q [11]))
// \cl1|cnt_inst|auto_generated|counter_cella11~COUTCOUT1_1  = CARRY(((!\cl1|cnt_inst|auto_generated|counter_cella10~COUT )) # (!\cl1|cnt_inst|auto_generated|safe_q [11]))

	.clk(\clk~combout ),
	.dataa(\cl1|cnt_inst|auto_generated|safe_q [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cl1|cnt_inst|auto_generated|counter_cella10~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|cnt_inst|auto_generated|safe_q [11]),
	.cout(),
	.cout0(\cl1|cnt_inst|auto_generated|counter_cella11~COUT ),
	.cout1(\cl1|cnt_inst|auto_generated|counter_cella11~COUTCOUT1_1 ));
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|counter_cella11 .cin_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella11 .lut_mask = "5a5f";
defparam \cl1|cnt_inst|auto_generated|counter_cella11 .operation_mode = "arithmetic";
defparam \cl1|cnt_inst|auto_generated|counter_cella11 .output_mode = "reg_only";
defparam \cl1|cnt_inst|auto_generated|counter_cella11 .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|counter_cella11 .sum_lutc_input = "cin";
defparam \cl1|cnt_inst|auto_generated|counter_cella11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N6
maxii_lcell \cl1|cnt_inst|auto_generated|counter_cella12 (
// Equation(s):
// \cl1|cnt_inst|auto_generated|safe_q [12] = DFFEAS(\cl1|cnt_inst|auto_generated|safe_q [12] $ ((((!(!\cl1|cnt_inst|auto_generated|counter_cella10~COUT  & \cl1|cnt_inst|auto_generated|counter_cella11~COUT ) # 
// (\cl1|cnt_inst|auto_generated|counter_cella10~COUT  & \cl1|cnt_inst|auto_generated|counter_cella11~COUTCOUT1_1 ))))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cl1|cnt_inst|auto_generated|counter_cella12~COUT  = CARRY((\cl1|cnt_inst|auto_generated|safe_q [12] & ((!\cl1|cnt_inst|auto_generated|counter_cella11~COUT ))))
// \cl1|cnt_inst|auto_generated|counter_cella12~COUTCOUT1_1  = CARRY((\cl1|cnt_inst|auto_generated|safe_q [12] & ((!\cl1|cnt_inst|auto_generated|counter_cella11~COUTCOUT1_1 ))))

	.clk(\clk~combout ),
	.dataa(\cl1|cnt_inst|auto_generated|safe_q [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cl1|cnt_inst|auto_generated|counter_cella10~COUT ),
	.cin0(\cl1|cnt_inst|auto_generated|counter_cella11~COUT ),
	.cin1(\cl1|cnt_inst|auto_generated|counter_cella11~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|cnt_inst|auto_generated|safe_q [12]),
	.cout(),
	.cout0(\cl1|cnt_inst|auto_generated|counter_cella12~COUT ),
	.cout1(\cl1|cnt_inst|auto_generated|counter_cella12~COUTCOUT1_1 ));
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|counter_cella12 .cin0_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella12 .cin1_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella12 .cin_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella12 .lut_mask = "a50a";
defparam \cl1|cnt_inst|auto_generated|counter_cella12 .operation_mode = "arithmetic";
defparam \cl1|cnt_inst|auto_generated|counter_cella12 .output_mode = "reg_only";
defparam \cl1|cnt_inst|auto_generated|counter_cella12 .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|counter_cella12 .sum_lutc_input = "cin";
defparam \cl1|cnt_inst|auto_generated|counter_cella12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N7
maxii_lcell \cl1|cnt_inst|auto_generated|counter_cella13 (
// Equation(s):
// \cl1|cnt_inst|auto_generated|safe_q [13] = DFFEAS((\cl1|cnt_inst|auto_generated|safe_q [13] $ (((!\cl1|cnt_inst|auto_generated|counter_cella10~COUT  & \cl1|cnt_inst|auto_generated|counter_cella12~COUT ) # (\cl1|cnt_inst|auto_generated|counter_cella10~COUT 
//  & \cl1|cnt_inst|auto_generated|counter_cella12~COUTCOUT1_1 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cl1|cnt_inst|auto_generated|counter_cella13~COUT  = CARRY(((!\cl1|cnt_inst|auto_generated|counter_cella12~COUT ) # (!\cl1|cnt_inst|auto_generated|safe_q [13])))
// \cl1|cnt_inst|auto_generated|counter_cella13~COUTCOUT1_1  = CARRY(((!\cl1|cnt_inst|auto_generated|counter_cella12~COUTCOUT1_1 ) # (!\cl1|cnt_inst|auto_generated|safe_q [13])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\cl1|cnt_inst|auto_generated|safe_q [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cl1|cnt_inst|auto_generated|counter_cella10~COUT ),
	.cin0(\cl1|cnt_inst|auto_generated|counter_cella12~COUT ),
	.cin1(\cl1|cnt_inst|auto_generated|counter_cella12~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|cnt_inst|auto_generated|safe_q [13]),
	.cout(),
	.cout0(\cl1|cnt_inst|auto_generated|counter_cella13~COUT ),
	.cout1(\cl1|cnt_inst|auto_generated|counter_cella13~COUTCOUT1_1 ));
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|counter_cella13 .cin0_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella13 .cin1_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella13 .cin_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella13 .lut_mask = "3c3f";
defparam \cl1|cnt_inst|auto_generated|counter_cella13 .operation_mode = "arithmetic";
defparam \cl1|cnt_inst|auto_generated|counter_cella13 .output_mode = "reg_only";
defparam \cl1|cnt_inst|auto_generated|counter_cella13 .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|counter_cella13 .sum_lutc_input = "cin";
defparam \cl1|cnt_inst|auto_generated|counter_cella13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N8
maxii_lcell \cl1|cnt_inst|auto_generated|counter_cella14 (
// Equation(s):
// \cl1|cnt_inst|auto_generated|safe_q [14] = DFFEAS(\cl1|cnt_inst|auto_generated|safe_q [14] $ ((((!(!\cl1|cnt_inst|auto_generated|counter_cella10~COUT  & \cl1|cnt_inst|auto_generated|counter_cella13~COUT ) # 
// (\cl1|cnt_inst|auto_generated|counter_cella10~COUT  & \cl1|cnt_inst|auto_generated|counter_cella13~COUTCOUT1_1 ))))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cl1|cnt_inst|auto_generated|counter_cella14~COUT  = CARRY((\cl1|cnt_inst|auto_generated|safe_q [14] & ((!\cl1|cnt_inst|auto_generated|counter_cella13~COUT ))))
// \cl1|cnt_inst|auto_generated|counter_cella14~COUTCOUT1_1  = CARRY((\cl1|cnt_inst|auto_generated|safe_q [14] & ((!\cl1|cnt_inst|auto_generated|counter_cella13~COUTCOUT1_1 ))))

	.clk(\clk~combout ),
	.dataa(\cl1|cnt_inst|auto_generated|safe_q [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cl1|cnt_inst|auto_generated|counter_cella10~COUT ),
	.cin0(\cl1|cnt_inst|auto_generated|counter_cella13~COUT ),
	.cin1(\cl1|cnt_inst|auto_generated|counter_cella13~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|cnt_inst|auto_generated|safe_q [14]),
	.cout(),
	.cout0(\cl1|cnt_inst|auto_generated|counter_cella14~COUT ),
	.cout1(\cl1|cnt_inst|auto_generated|counter_cella14~COUTCOUT1_1 ));
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|counter_cella14 .cin0_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella14 .cin1_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella14 .cin_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella14 .lut_mask = "a50a";
defparam \cl1|cnt_inst|auto_generated|counter_cella14 .operation_mode = "arithmetic";
defparam \cl1|cnt_inst|auto_generated|counter_cella14 .output_mode = "reg_only";
defparam \cl1|cnt_inst|auto_generated|counter_cella14 .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|counter_cella14 .sum_lutc_input = "cin";
defparam \cl1|cnt_inst|auto_generated|counter_cella14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N9
maxii_lcell \cl1|cnt_inst|auto_generated|counter_cella15 (
// Equation(s):
// \cl1|cnt_inst|auto_generated|safe_q [15] = DFFEAS((\cl1|cnt_inst|auto_generated|safe_q [15] $ (((!\cl1|cnt_inst|auto_generated|counter_cella10~COUT  & \cl1|cnt_inst|auto_generated|counter_cella14~COUT ) # (\cl1|cnt_inst|auto_generated|counter_cella10~COUT 
//  & \cl1|cnt_inst|auto_generated|counter_cella14~COUTCOUT1_1 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cl1|cnt_inst|auto_generated|counter_cella15~COUT  = CARRY(((!\cl1|cnt_inst|auto_generated|counter_cella14~COUTCOUT1_1 ) # (!\cl1|cnt_inst|auto_generated|safe_q [15])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\cl1|cnt_inst|auto_generated|safe_q [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cl1|cnt_inst|auto_generated|counter_cella10~COUT ),
	.cin0(\cl1|cnt_inst|auto_generated|counter_cella14~COUT ),
	.cin1(\cl1|cnt_inst|auto_generated|counter_cella14~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|cnt_inst|auto_generated|safe_q [15]),
	.cout(\cl1|cnt_inst|auto_generated|counter_cella15~COUT ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|counter_cella15 .cin0_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella15 .cin1_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella15 .cin_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella15 .lut_mask = "3c3f";
defparam \cl1|cnt_inst|auto_generated|counter_cella15 .operation_mode = "arithmetic";
defparam \cl1|cnt_inst|auto_generated|counter_cella15 .output_mode = "reg_only";
defparam \cl1|cnt_inst|auto_generated|counter_cella15 .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|counter_cella15 .sum_lutc_input = "cin";
defparam \cl1|cnt_inst|auto_generated|counter_cella15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N0
maxii_lcell \cl1|cnt_inst|auto_generated|counter_cella16 (
// Equation(s):
// \cl1|cnt_inst|auto_generated|safe_q [16] = DFFEAS((\cl1|cnt_inst|auto_generated|safe_q [16] $ ((!\cl1|cnt_inst|auto_generated|counter_cella15~COUT ))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cl1|cnt_inst|auto_generated|counter_cella16~COUT  = CARRY(((\cl1|cnt_inst|auto_generated|safe_q [16] & !\cl1|cnt_inst|auto_generated|counter_cella15~COUT )))
// \cl1|cnt_inst|auto_generated|counter_cella16~COUTCOUT1_1  = CARRY(((\cl1|cnt_inst|auto_generated|safe_q [16] & !\cl1|cnt_inst|auto_generated|counter_cella15~COUT )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\cl1|cnt_inst|auto_generated|safe_q [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cl1|cnt_inst|auto_generated|counter_cella15~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|cnt_inst|auto_generated|safe_q [16]),
	.cout(),
	.cout0(\cl1|cnt_inst|auto_generated|counter_cella16~COUT ),
	.cout1(\cl1|cnt_inst|auto_generated|counter_cella16~COUTCOUT1_1 ));
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|counter_cella16 .cin_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella16 .lut_mask = "c30c";
defparam \cl1|cnt_inst|auto_generated|counter_cella16 .operation_mode = "arithmetic";
defparam \cl1|cnt_inst|auto_generated|counter_cella16 .output_mode = "reg_only";
defparam \cl1|cnt_inst|auto_generated|counter_cella16 .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|counter_cella16 .sum_lutc_input = "cin";
defparam \cl1|cnt_inst|auto_generated|counter_cella16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N1
maxii_lcell \cl1|cnt_inst|auto_generated|counter_cella17 (
// Equation(s):
// \cl1|cnt_inst|auto_generated|safe_q [17] = DFFEAS((\cl1|cnt_inst|auto_generated|safe_q [17] $ (((!\cl1|cnt_inst|auto_generated|counter_cella15~COUT  & \cl1|cnt_inst|auto_generated|counter_cella16~COUT ) # (\cl1|cnt_inst|auto_generated|counter_cella15~COUT 
//  & \cl1|cnt_inst|auto_generated|counter_cella16~COUTCOUT1_1 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cl1|cnt_inst|auto_generated|counter_cella17~COUT  = CARRY(((!\cl1|cnt_inst|auto_generated|counter_cella16~COUT ) # (!\cl1|cnt_inst|auto_generated|safe_q [17])))
// \cl1|cnt_inst|auto_generated|counter_cella17~COUTCOUT1_1  = CARRY(((!\cl1|cnt_inst|auto_generated|counter_cella16~COUTCOUT1_1 ) # (!\cl1|cnt_inst|auto_generated|safe_q [17])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\cl1|cnt_inst|auto_generated|safe_q [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cl1|cnt_inst|auto_generated|counter_cella15~COUT ),
	.cin0(\cl1|cnt_inst|auto_generated|counter_cella16~COUT ),
	.cin1(\cl1|cnt_inst|auto_generated|counter_cella16~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|cnt_inst|auto_generated|safe_q [17]),
	.cout(),
	.cout0(\cl1|cnt_inst|auto_generated|counter_cella17~COUT ),
	.cout1(\cl1|cnt_inst|auto_generated|counter_cella17~COUTCOUT1_1 ));
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|counter_cella17 .cin0_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella17 .cin1_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella17 .cin_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella17 .lut_mask = "3c3f";
defparam \cl1|cnt_inst|auto_generated|counter_cella17 .operation_mode = "arithmetic";
defparam \cl1|cnt_inst|auto_generated|counter_cella17 .output_mode = "reg_only";
defparam \cl1|cnt_inst|auto_generated|counter_cella17 .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|counter_cella17 .sum_lutc_input = "cin";
defparam \cl1|cnt_inst|auto_generated|counter_cella17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N2
maxii_lcell \cl1|cnt_inst|auto_generated|counter_cella18 (
// Equation(s):
// \cl1|cnt_inst|auto_generated|safe_q [18] = DFFEAS((\cl1|cnt_inst|auto_generated|safe_q [18] $ ((!(!\cl1|cnt_inst|auto_generated|counter_cella15~COUT  & \cl1|cnt_inst|auto_generated|counter_cella17~COUT ) # 
// (\cl1|cnt_inst|auto_generated|counter_cella15~COUT  & \cl1|cnt_inst|auto_generated|counter_cella17~COUTCOUT1_1 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cl1|cnt_inst|auto_generated|counter_cella18~COUT  = CARRY(((\cl1|cnt_inst|auto_generated|safe_q [18] & !\cl1|cnt_inst|auto_generated|counter_cella17~COUT )))
// \cl1|cnt_inst|auto_generated|counter_cella18~COUTCOUT1_1  = CARRY(((\cl1|cnt_inst|auto_generated|safe_q [18] & !\cl1|cnt_inst|auto_generated|counter_cella17~COUTCOUT1_1 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\cl1|cnt_inst|auto_generated|safe_q [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cl1|cnt_inst|auto_generated|counter_cella15~COUT ),
	.cin0(\cl1|cnt_inst|auto_generated|counter_cella17~COUT ),
	.cin1(\cl1|cnt_inst|auto_generated|counter_cella17~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|cnt_inst|auto_generated|safe_q [18]),
	.cout(),
	.cout0(\cl1|cnt_inst|auto_generated|counter_cella18~COUT ),
	.cout1(\cl1|cnt_inst|auto_generated|counter_cella18~COUTCOUT1_1 ));
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|counter_cella18 .cin0_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella18 .cin1_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella18 .cin_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella18 .lut_mask = "c30c";
defparam \cl1|cnt_inst|auto_generated|counter_cella18 .operation_mode = "arithmetic";
defparam \cl1|cnt_inst|auto_generated|counter_cella18 .output_mode = "reg_only";
defparam \cl1|cnt_inst|auto_generated|counter_cella18 .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|counter_cella18 .sum_lutc_input = "cin";
defparam \cl1|cnt_inst|auto_generated|counter_cella18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N3
maxii_lcell \cl1|cnt_inst|auto_generated|counter_cella19 (
// Equation(s):
// \cl1|cnt_inst|auto_generated|safe_q [19] = DFFEAS(\cl1|cnt_inst|auto_generated|safe_q [19] $ (((((!\cl1|cnt_inst|auto_generated|counter_cella15~COUT  & \cl1|cnt_inst|auto_generated|counter_cella18~COUT ) # 
// (\cl1|cnt_inst|auto_generated|counter_cella15~COUT  & \cl1|cnt_inst|auto_generated|counter_cella18~COUTCOUT1_1 ))))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cl1|cnt_inst|auto_generated|counter_cella19~COUT  = CARRY(((!\cl1|cnt_inst|auto_generated|counter_cella18~COUT )) # (!\cl1|cnt_inst|auto_generated|safe_q [19]))
// \cl1|cnt_inst|auto_generated|counter_cella19~COUTCOUT1_1  = CARRY(((!\cl1|cnt_inst|auto_generated|counter_cella18~COUTCOUT1_1 )) # (!\cl1|cnt_inst|auto_generated|safe_q [19]))

	.clk(\clk~combout ),
	.dataa(\cl1|cnt_inst|auto_generated|safe_q [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cl1|cnt_inst|auto_generated|counter_cella15~COUT ),
	.cin0(\cl1|cnt_inst|auto_generated|counter_cella18~COUT ),
	.cin1(\cl1|cnt_inst|auto_generated|counter_cella18~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|cnt_inst|auto_generated|safe_q [19]),
	.cout(),
	.cout0(\cl1|cnt_inst|auto_generated|counter_cella19~COUT ),
	.cout1(\cl1|cnt_inst|auto_generated|counter_cella19~COUTCOUT1_1 ));
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|counter_cella19 .cin0_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella19 .cin1_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella19 .cin_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella19 .lut_mask = "5a5f";
defparam \cl1|cnt_inst|auto_generated|counter_cella19 .operation_mode = "arithmetic";
defparam \cl1|cnt_inst|auto_generated|counter_cella19 .output_mode = "reg_only";
defparam \cl1|cnt_inst|auto_generated|counter_cella19 .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|counter_cella19 .sum_lutc_input = "cin";
defparam \cl1|cnt_inst|auto_generated|counter_cella19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N4
maxii_lcell \cl1|cnt_inst|auto_generated|counter_cella20 (
// Equation(s):
// \cl1|cnt_inst|auto_generated|safe_q [20] = DFFEAS(\cl1|cnt_inst|auto_generated|safe_q [20] $ ((((!(!\cl1|cnt_inst|auto_generated|counter_cella15~COUT  & \cl1|cnt_inst|auto_generated|counter_cella19~COUT ) # 
// (\cl1|cnt_inst|auto_generated|counter_cella15~COUT  & \cl1|cnt_inst|auto_generated|counter_cella19~COUTCOUT1_1 ))))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cl1|cnt_inst|auto_generated|counter_cella20~COUT  = CARRY((\cl1|cnt_inst|auto_generated|safe_q [20] & ((!\cl1|cnt_inst|auto_generated|counter_cella19~COUTCOUT1_1 ))))

	.clk(\clk~combout ),
	.dataa(\cl1|cnt_inst|auto_generated|safe_q [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cl1|cnt_inst|auto_generated|counter_cella15~COUT ),
	.cin0(\cl1|cnt_inst|auto_generated|counter_cella19~COUT ),
	.cin1(\cl1|cnt_inst|auto_generated|counter_cella19~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|cnt_inst|auto_generated|safe_q [20]),
	.cout(\cl1|cnt_inst|auto_generated|counter_cella20~COUT ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|counter_cella20 .cin0_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella20 .cin1_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella20 .cin_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella20 .lut_mask = "a50a";
defparam \cl1|cnt_inst|auto_generated|counter_cella20 .operation_mode = "arithmetic";
defparam \cl1|cnt_inst|auto_generated|counter_cella20 .output_mode = "reg_only";
defparam \cl1|cnt_inst|auto_generated|counter_cella20 .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|counter_cella20 .sum_lutc_input = "cin";
defparam \cl1|cnt_inst|auto_generated|counter_cella20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N5
maxii_lcell \cl1|cnt_inst|auto_generated|counter_cella21 (
// Equation(s):
// \cl1|cnt_inst|auto_generated|safe_q [21] = DFFEAS(\cl1|cnt_inst|auto_generated|safe_q [21] $ ((((\cl1|cnt_inst|auto_generated|counter_cella20~COUT )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \cl1|cnt_inst|auto_generated|counter_cella21~COUT  = CARRY(((!\cl1|cnt_inst|auto_generated|counter_cella20~COUT )) # (!\cl1|cnt_inst|auto_generated|safe_q [21]))
// \cl1|cnt_inst|auto_generated|counter_cella21~COUTCOUT1_1  = CARRY(((!\cl1|cnt_inst|auto_generated|counter_cella20~COUT )) # (!\cl1|cnt_inst|auto_generated|safe_q [21]))

	.clk(\clk~combout ),
	.dataa(\cl1|cnt_inst|auto_generated|safe_q [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cl1|cnt_inst|auto_generated|counter_cella20~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|cnt_inst|auto_generated|safe_q [21]),
	.cout(),
	.cout0(\cl1|cnt_inst|auto_generated|counter_cella21~COUT ),
	.cout1(\cl1|cnt_inst|auto_generated|counter_cella21~COUTCOUT1_1 ));
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|counter_cella21 .cin_used = "true";
defparam \cl1|cnt_inst|auto_generated|counter_cella21 .lut_mask = "5a5f";
defparam \cl1|cnt_inst|auto_generated|counter_cella21 .operation_mode = "arithmetic";
defparam \cl1|cnt_inst|auto_generated|counter_cella21 .output_mode = "reg_only";
defparam \cl1|cnt_inst|auto_generated|counter_cella21 .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|counter_cella21 .sum_lutc_input = "cin";
defparam \cl1|cnt_inst|auto_generated|counter_cella21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N6
maxii_lcell \cl1|cnt_inst|auto_generated|cout_bit (
// Equation(s):
// \cl1|cnt_inst|auto_generated|cout  = (((!(!\cl1|cnt_inst|auto_generated|counter_cella20~COUT  & \cl1|cnt_inst|auto_generated|counter_cella21~COUT ) # (\cl1|cnt_inst|auto_generated|counter_cella20~COUT  & 
// \cl1|cnt_inst|auto_generated|counter_cella21~COUTCOUT1_1 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\cl1|cnt_inst|auto_generated|counter_cella20~COUT ),
	.cin0(\cl1|cnt_inst|auto_generated|counter_cella21~COUT ),
	.cin1(\cl1|cnt_inst|auto_generated|counter_cella21~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\cl1|cnt_inst|auto_generated|cout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cl1|cnt_inst|auto_generated|cout_bit .cin0_used = "true";
defparam \cl1|cnt_inst|auto_generated|cout_bit .cin1_used = "true";
defparam \cl1|cnt_inst|auto_generated|cout_bit .cin_used = "true";
defparam \cl1|cnt_inst|auto_generated|cout_bit .lut_mask = "0f0f";
defparam \cl1|cnt_inst|auto_generated|cout_bit .operation_mode = "normal";
defparam \cl1|cnt_inst|auto_generated|cout_bit .output_mode = "comb_only";
defparam \cl1|cnt_inst|auto_generated|cout_bit .register_cascade_mode = "off";
defparam \cl1|cnt_inst|auto_generated|cout_bit .sum_lutc_input = "cin";
defparam \cl1|cnt_inst|auto_generated|cout_bit .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N9
maxii_lcell \cl1|tffc[1] (
// Equation(s):
// \cl1|tffc [1] = DFFEAS((((!\cl1|tffc [1]))), \cl1|cnt_inst|auto_generated|cout , VCC, , , , , , )

	.clk(\cl1|cnt_inst|auto_generated|cout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cl1|tffc [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cl1|tffc [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cl1|tffc[1] .lut_mask = "00ff";
defparam \cl1|tffc[1] .operation_mode = "normal";
defparam \cl1|tffc[1] .output_mode = "reg_only";
defparam \cl1|tffc[1] .register_cascade_mode = "off";
defparam \cl1|tffc[1] .sum_lutc_input = "datac";
defparam \cl1|tffc[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N7
maxii_lcell lc1(
// Equation(s):
// \lc1~combout  = LCELL((((\cl1|tffc [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cl1|tffc [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\lc1~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam lc1.lut_mask = "ff00";
defparam lc1.operation_mode = "normal";
defparam lc1.output_mode = "comb_only";
defparam lc1.register_cascade_mode = "off";
defparam lc1.sum_lutc_input = "datac";
defparam lc1.synch_mode = "off";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \key[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\key~combout [4]),
	.padio(key[4]));
// synopsys translate_off
defparam \key[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y2_N3
maxii_lcell \db4|d1 (
// Equation(s):
// \db4|d1~regout  = DFFEAS((((!\key~combout [4]))), GLOBAL(\lc1~combout ), VCC, , , , , , )

	.clk(\lc1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\key~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\db4|d1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \db4|d1 .lut_mask = "00ff";
defparam \db4|d1 .operation_mode = "normal";
defparam \db4|d1 .output_mode = "reg_only";
defparam \db4|d1 .register_cascade_mode = "off";
defparam \db4|d1 .sum_lutc_input = "datac";
defparam \db4|d1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N1
maxii_lcell \inst10|srst (
// Equation(s):
// \inst10|srst~combout  = LCELL(((\inst10|_~0_combout ) # ((\db4|d1~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst10|_~0_combout ),
	.datac(vcc),
	.datad(\db4|d1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|srst~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|srst .lut_mask = "ffcc";
defparam \inst10|srst .operation_mode = "normal";
defparam \inst10|srst .output_mode = "comb_only";
defparam \inst10|srst .register_cascade_mode = "off";
defparam \inst10|srst .sum_lutc_input = "datac";
defparam \inst10|srst .synch_mode = "off";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \key[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\key~combout [3]),
	.padio(key[3]));
// synopsys translate_off
defparam \key[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y3_N6
maxii_lcell \db3|d1 (
// Equation(s):
// \db3|d1~regout  = DFFEAS((((!\key~combout [3]))), GLOBAL(\lc1~combout ), VCC, , , , , , )

	.clk(\lc1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\key~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\db3|d1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \db3|d1 .lut_mask = "00ff";
defparam \db3|d1 .operation_mode = "normal";
defparam \db3|d1 .output_mode = "reg_only";
defparam \db3|d1 .register_cascade_mode = "off";
defparam \db3|d1 .sum_lutc_input = "datac";
defparam \db3|d1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N2
maxii_lcell \cnt_dig|cnt[2] (
// Equation(s):
// \cnt_dig|cnt [2] = DFFEAS(((!\inst10|srst~combout  & (\cnt_dig|cnt [1] $ (\cnt_dig|cnt [2])))), GLOBAL(\db3|d1~regout ), !\inst10|srst~combout , , , , , , )

	.clk(\db3|d1~regout ),
	.dataa(\cnt_dig|cnt [1]),
	.datab(vcc),
	.datac(\cnt_dig|cnt [2]),
	.datad(\inst10|srst~combout ),
	.aclr(\inst10|srst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cnt_dig|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt_dig|cnt[2] .lut_mask = "005a";
defparam \cnt_dig|cnt[2] .operation_mode = "normal";
defparam \cnt_dig|cnt[2] .output_mode = "reg_only";
defparam \cnt_dig|cnt[2] .register_cascade_mode = "off";
defparam \cnt_dig|cnt[2] .sum_lutc_input = "datac";
defparam \cnt_dig|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N7
maxii_lcell \cnt_dig|cnt[1] (
// Equation(s):
// \cnt_dig|cnt [1] = DFFEAS((!\cnt_dig|cnt [1] & (!\inst10|srst~combout  & ((\cnt_dig|cnt [2]) # (!\cnt_dig|cnt [3])))), GLOBAL(\db3|d1~regout ), !\inst10|srst~combout , , , , , , )

	.clk(\db3|d1~regout ),
	.dataa(\cnt_dig|cnt [1]),
	.datab(\cnt_dig|cnt [3]),
	.datac(\cnt_dig|cnt [2]),
	.datad(\inst10|srst~combout ),
	.aclr(\inst10|srst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cnt_dig|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt_dig|cnt[1] .lut_mask = "0051";
defparam \cnt_dig|cnt[1] .operation_mode = "normal";
defparam \cnt_dig|cnt[1] .output_mode = "reg_only";
defparam \cnt_dig|cnt[1] .register_cascade_mode = "off";
defparam \cnt_dig|cnt[1] .sum_lutc_input = "datac";
defparam \cnt_dig|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N0
maxii_lcell \cnt_dig|cnt[3] (
// Equation(s):
// \cnt_dig|cnt [3] = DFFEAS((!\inst10|srst~combout  & ((\cnt_dig|cnt [1] & (\cnt_dig|cnt [3] $ (\cnt_dig|cnt [2]))) # (!\cnt_dig|cnt [1] & (\cnt_dig|cnt [3] & \cnt_dig|cnt [2])))), GLOBAL(\db3|d1~regout ), !\inst10|srst~combout , , , , , , )

	.clk(\db3|d1~regout ),
	.dataa(\cnt_dig|cnt [1]),
	.datab(\cnt_dig|cnt [3]),
	.datac(\cnt_dig|cnt [2]),
	.datad(\inst10|srst~combout ),
	.aclr(\inst10|srst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\cnt_dig|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt_dig|cnt[3] .lut_mask = "0068";
defparam \cnt_dig|cnt[3] .operation_mode = "normal";
defparam \cnt_dig|cnt[3] .output_mode = "reg_only";
defparam \cnt_dig|cnt[3] .register_cascade_mode = "off";
defparam \cnt_dig|cnt[3] .sum_lutc_input = "datac";
defparam \cnt_dig|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \key[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\key~combout [5]),
	.padio(key[5]));
// synopsys translate_off
defparam \key[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y2_N4
maxii_lcell \db5|d1 (
// Equation(s):
// \db5|d1~regout  = DFFEAS((((!\key~combout [5]))), GLOBAL(\lc1~combout ), VCC, , , , , , )

	.clk(\lc1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\key~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\db5|d1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \db5|d1 .lut_mask = "00ff";
defparam \db5|d1 .operation_mode = "normal";
defparam \db5|d1 .output_mode = "reg_only";
defparam \db5|d1 .register_cascade_mode = "off";
defparam \db5|d1 .sum_lutc_input = "datac";
defparam \db5|d1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N8
maxii_lcell \cnt_dig|_~0 (
// Equation(s):
// \cnt_dig|_~0_combout  = (((!\cnt_dig|cnt [1] & !\cnt_dig|cnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\cnt_dig|cnt [1]),
	.datad(\cnt_dig|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\cnt_dig|_~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt_dig|_~0 .lut_mask = "000f";
defparam \cnt_dig|_~0 .operation_mode = "normal";
defparam \cnt_dig|_~0 .output_mode = "comb_only";
defparam \cnt_dig|_~0 .register_cascade_mode = "off";
defparam \cnt_dig|_~0 .sum_lutc_input = "datac";
defparam \cnt_dig|_~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N9
maxii_lcell \inst10|_~0 (
// Equation(s):
// \inst10|_~0_combout  = (\db5|d1~regout ) # ((!\inst10|srst~combout  & (\cnt_dig|cnt [3] & \cnt_dig|_~0_combout )))

	.clk(gnd),
	.dataa(\inst10|srst~combout ),
	.datab(\cnt_dig|cnt [3]),
	.datac(\db5|d1~regout ),
	.datad(\cnt_dig|_~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|_~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|_~0 .lut_mask = "f4f0";
defparam \inst10|_~0 .operation_mode = "normal";
defparam \inst10|_~0 .output_mode = "comb_only";
defparam \inst10|_~0 .register_cascade_mode = "off";
defparam \inst10|_~0 .sum_lutc_input = "datac";
defparam \inst10|_~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N3
maxii_lcell tff2(
// Equation(s):
// \tff2~regout  = DFFEAS((((!\tff2~regout ))), \db4|d1~regout , !\inst10|_~0_combout , , , , , , )

	.clk(\db4|d1~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tff2~regout ),
	.aclr(\inst10|_~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\tff2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam tff2.lut_mask = "00ff";
defparam tff2.operation_mode = "normal";
defparam tff2.output_mode = "reg_only";
defparam tff2.register_cascade_mode = "off";
defparam tff2.sum_lutc_input = "datac";
defparam tff2.synch_mode = "off";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \key[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\key~combout [1]),
	.padio(key[1]));
// synopsys translate_off
defparam \key[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y3_N2
maxii_lcell \db1|d1 (
// Equation(s):
// \db1|d1~regout  = DFFEAS((((!\key~combout [1]))), GLOBAL(\lc1~combout ), VCC, , , , , , )

	.clk(\lc1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\key~combout [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\db1|d1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \db1|d1 .lut_mask = "0f0f";
defparam \db1|d1 .operation_mode = "normal";
defparam \db1|d1 .output_mode = "reg_only";
defparam \db1|d1 .register_cascade_mode = "off";
defparam \db1|d1 .sum_lutc_input = "datac";
defparam \db1|d1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \key[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\key~combout [2]),
	.padio(key[2]));
// synopsys translate_off
defparam \key[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y3_N4
maxii_lcell \db2|d1 (
// Equation(s):
// \db2|d1~regout  = DFFEAS((((!\key~combout [2]))), GLOBAL(\lc1~combout ), VCC, , , , , , )

	.clk(\lc1~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\key~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\db2|d1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \db2|d1 .lut_mask = "00ff";
defparam \db2|d1 .operation_mode = "normal";
defparam \db2|d1 .output_mode = "reg_only";
defparam \db2|d1 .register_cascade_mode = "off";
defparam \db2|d1 .sum_lutc_input = "datac";
defparam \db2|d1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N8
maxii_lcell \ud1|cnt[4]~0 (
// Equation(s):
// \ud1|cnt[4]~0_combout  = LCELL(((\db1|d1~regout ) # ((\db2|d1~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\db1|d1~regout ),
	.datac(\db2|d1~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ud1|cnt[4]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ud1|cnt[4]~0 .lut_mask = "fcfc";
defparam \ud1|cnt[4]~0 .operation_mode = "normal";
defparam \ud1|cnt[4]~0 .output_mode = "comb_only";
defparam \ud1|cnt[4]~0 .register_cascade_mode = "off";
defparam \ud1|cnt[4]~0 .sum_lutc_input = "datac";
defparam \ud1|cnt[4]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N4
maxii_lcell \ud1|cnt[1]~9 (
// Equation(s):
// \ud1|cnt[1]~9_combout  = (\db2|d1~regout  & (((\ud1|_~0_combout )) # (!\ud1|cnt [1]))) # (!\db2|d1~regout  & (\ud1|cnt [1] $ ((\ud1|_~3_combout ))))

	.clk(gnd),
	.dataa(\db2|d1~regout ),
	.datab(\ud1|cnt [1]),
	.datac(\ud1|_~3_combout ),
	.datad(\ud1|_~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ud1|cnt[1]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ud1|cnt[1]~9 .lut_mask = "be36";
defparam \ud1|cnt[1]~9 .operation_mode = "normal";
defparam \ud1|cnt[1]~9 .output_mode = "comb_only";
defparam \ud1|cnt[1]~9 .register_cascade_mode = "off";
defparam \ud1|cnt[1]~9 .sum_lutc_input = "datac";
defparam \ud1|cnt[1]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N7
maxii_lcell \inst10|$00001 (
// Equation(s):
// \inst10|$00001~combout  = LCELL((((\db3|d1~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\db3|d1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|$00001~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|$00001 .lut_mask = "ff00";
defparam \inst10|$00001 .operation_mode = "normal";
defparam \inst10|$00001 .output_mode = "comb_only";
defparam \inst10|$00001 .register_cascade_mode = "off";
defparam \inst10|$00001 .sum_lutc_input = "datac";
defparam \inst10|$00001 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N3
maxii_lcell \inst10|$00002 (
// Equation(s):
// \inst10|$00002~combout  = LCELL((((\inst10|srst~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|srst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|$00002~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|$00002 .lut_mask = "ff00";
defparam \inst10|$00002 .operation_mode = "normal";
defparam \inst10|$00002 .output_mode = "comb_only";
defparam \inst10|$00002 .register_cascade_mode = "off";
defparam \inst10|$00002 .sum_lutc_input = "datac";
defparam \inst10|$00002 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N0
maxii_lcell \ud1|_~1 (
// Equation(s):
// \ud1|_~1_combout  = (!\ud1|cnt [3] & (\ud1|cnt [4] & (!\ud1|cnt [2] & \ud1|cnt [1])))

	.clk(gnd),
	.dataa(\ud1|cnt [3]),
	.datab(\ud1|cnt [4]),
	.datac(\ud1|cnt [2]),
	.datad(\ud1|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ud1|_~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ud1|_~1 .lut_mask = "0400";
defparam \ud1|_~1 .operation_mode = "normal";
defparam \ud1|_~1 .output_mode = "comb_only";
defparam \ud1|_~1 .register_cascade_mode = "off";
defparam \ud1|_~1 .sum_lutc_input = "datac";
defparam \ud1|_~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N1
maxii_lcell \ud1|_~2 (
// Equation(s):
// \ud1|_~2_combout  = (\inst10|$00001~combout ) # ((\inst10|$00002~combout ) # ((\db1|d1~regout  & \ud1|_~1_combout )))

	.clk(gnd),
	.dataa(\inst10|$00001~combout ),
	.datab(\db1|d1~regout ),
	.datac(\inst10|$00002~combout ),
	.datad(\ud1|_~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ud1|_~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ud1|_~2 .lut_mask = "fefa";
defparam \ud1|_~2 .operation_mode = "normal";
defparam \ud1|_~2 .output_mode = "comb_only";
defparam \ud1|_~2 .register_cascade_mode = "off";
defparam \ud1|_~2 .sum_lutc_input = "datac";
defparam \ud1|_~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N1
maxii_lcell \inst10|udrst (
// Equation(s):
// \inst10|udrst~combout  = (((\inst10|$00001~combout ) # (\inst10|$00002~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst10|$00001~combout ),
	.datad(\inst10|$00002~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|udrst~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|udrst .lut_mask = "fff0";
defparam \inst10|udrst .operation_mode = "normal";
defparam \inst10|udrst .output_mode = "comb_only";
defparam \inst10|udrst .register_cascade_mode = "off";
defparam \inst10|udrst .sum_lutc_input = "datac";
defparam \inst10|udrst .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N3
maxii_lcell \ud1|cnt[1] (
// Equation(s):
// \ud1|cnt [1] = DFFEAS((((\ud1|cnt[1]~9_combout  & !\ud1|_~2_combout ))), GLOBAL(\ud1|cnt[4]~0_combout ), !\inst10|udrst~combout , , , , , , )

	.clk(\ud1|cnt[4]~0_combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ud1|cnt[1]~9_combout ),
	.datad(\ud1|_~2_combout ),
	.aclr(\inst10|udrst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ud1|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ud1|cnt[1] .lut_mask = "00f0";
defparam \ud1|cnt[1] .operation_mode = "normal";
defparam \ud1|cnt[1] .output_mode = "reg_only";
defparam \ud1|cnt[1] .register_cascade_mode = "off";
defparam \ud1|cnt[1] .sum_lutc_input = "datac";
defparam \ud1|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N9
maxii_lcell \ud1|cnt[2]~7 (
// Equation(s):
// \ud1|cnt[2]~7_combout  = (\db2|d1~regout  & (!\ud1|_~0_combout  & (\ud1|cnt [1] $ (!\ud1|cnt [2])))) # (!\db2|d1~regout  & (((\ud1|cnt [2]))))

	.clk(gnd),
	.dataa(\db2|d1~regout ),
	.datab(\ud1|cnt [1]),
	.datac(\ud1|cnt [2]),
	.datad(\ud1|_~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ud1|cnt[2]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ud1|cnt[2]~7 .lut_mask = "50d2";
defparam \ud1|cnt[2]~7 .operation_mode = "normal";
defparam \ud1|cnt[2]~7 .output_mode = "comb_only";
defparam \ud1|cnt[2]~7 .register_cascade_mode = "off";
defparam \ud1|cnt[2]~7 .sum_lutc_input = "datac";
defparam \ud1|cnt[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N6
maxii_lcell \ud1|op_4~1 (
// Equation(s):
// \ud1|op_4~1_combout  = ((\ud1|cnt [2] $ (\ud1|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ud1|cnt [2]),
	.datad(\ud1|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ud1|op_4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ud1|op_4~1 .lut_mask = "0ff0";
defparam \ud1|op_4~1 .operation_mode = "normal";
defparam \ud1|op_4~1 .output_mode = "comb_only";
defparam \ud1|op_4~1 .register_cascade_mode = "off";
defparam \ud1|op_4~1 .sum_lutc_input = "datac";
defparam \ud1|op_4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N4
maxii_lcell \ud1|cnt[3]~4 (
// Equation(s):
// \ud1|cnt[3]~4_combout  = ((!\ud1|_~2_combout  & ((!\db2|d1~regout ) # (!\ud1|_~0_combout ))))

	.clk(gnd),
	.dataa(\ud1|_~0_combout ),
	.datab(vcc),
	.datac(\db2|d1~regout ),
	.datad(\ud1|_~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ud1|cnt[3]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ud1|cnt[3]~4 .lut_mask = "005f";
defparam \ud1|cnt[3]~4 .operation_mode = "normal";
defparam \ud1|cnt[3]~4 .output_mode = "comb_only";
defparam \ud1|cnt[3]~4 .register_cascade_mode = "off";
defparam \ud1|cnt[3]~4 .sum_lutc_input = "datac";
defparam \ud1|cnt[3]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N5
maxii_lcell \ud1|cnt[2] (
// Equation(s):
// \ud1|cnt [2] = DFFEAS((\ud1|cnt[3]~4_combout  & ((\ud1|_~3_combout  & ((\ud1|op_4~1_combout ))) # (!\ud1|_~3_combout  & (\ud1|cnt[2]~7_combout )))), GLOBAL(\ud1|cnt[4]~0_combout ), !\inst10|udrst~combout , , , , , , )

	.clk(\ud1|cnt[4]~0_combout ),
	.dataa(\ud1|_~3_combout ),
	.datab(\ud1|cnt[2]~7_combout ),
	.datac(\ud1|op_4~1_combout ),
	.datad(\ud1|cnt[3]~4_combout ),
	.aclr(\inst10|udrst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ud1|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ud1|cnt[2] .lut_mask = "e400";
defparam \ud1|cnt[2] .operation_mode = "normal";
defparam \ud1|cnt[2] .output_mode = "reg_only";
defparam \ud1|cnt[2] .register_cascade_mode = "off";
defparam \ud1|cnt[2] .sum_lutc_input = "datac";
defparam \ud1|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N5
maxii_lcell \ud1|_~3 (
// Equation(s):
// \ud1|_~3_combout  = (\db1|d1~regout  & (((!\ud1|cnt [3] & !\ud1|cnt [2])) # (!\ud1|cnt [4])))

	.clk(gnd),
	.dataa(\db1|d1~regout ),
	.datab(\ud1|cnt [4]),
	.datac(\ud1|cnt [3]),
	.datad(\ud1|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ud1|_~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ud1|_~3 .lut_mask = "222a";
defparam \ud1|_~3 .operation_mode = "normal";
defparam \ud1|_~3 .output_mode = "comb_only";
defparam \ud1|_~3 .register_cascade_mode = "off";
defparam \ud1|_~3 .sum_lutc_input = "datac";
defparam \ud1|_~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N7
maxii_lcell \ud1|op_2~0 (
// Equation(s):
// \ud1|op_2~0_combout  = (\ud1|cnt [3] $ (((\ud1|cnt [2] & \ud1|cnt [1]))))

	.clk(gnd),
	.dataa(\ud1|cnt [2]),
	.datab(vcc),
	.datac(\ud1|cnt [3]),
	.datad(\ud1|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ud1|op_2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ud1|op_2~0 .lut_mask = "5af0";
defparam \ud1|op_2~0 .operation_mode = "normal";
defparam \ud1|op_2~0 .output_mode = "comb_only";
defparam \ud1|op_2~0 .register_cascade_mode = "off";
defparam \ud1|op_2~0 .sum_lutc_input = "datac";
defparam \ud1|op_2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N9
maxii_lcell \ud1|op_4~0 (
// Equation(s):
// \ud1|op_4~0_combout  = (((\ud1|cnt [1]) # (\ud1|cnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ud1|cnt [1]),
	.datad(\ud1|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ud1|op_4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ud1|op_4~0 .lut_mask = "fff0";
defparam \ud1|op_4~0 .operation_mode = "normal";
defparam \ud1|op_4~0 .output_mode = "comb_only";
defparam \ud1|op_4~0 .register_cascade_mode = "off";
defparam \ud1|op_4~0 .sum_lutc_input = "datac";
defparam \ud1|op_4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N0
maxii_lcell \ud1|cnt[3]~5 (
// Equation(s):
// \ud1|cnt[3]~5_combout  = (\db2|d1~regout  & (!\ud1|_~0_combout  & (\ud1|cnt [3] $ (!\ud1|op_4~0_combout )))) # (!\db2|d1~regout  & (\ud1|cnt [3]))

	.clk(gnd),
	.dataa(\ud1|cnt [3]),
	.datab(\db2|d1~regout ),
	.datac(\ud1|op_4~0_combout ),
	.datad(\ud1|_~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ud1|cnt[3]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ud1|cnt[3]~5 .lut_mask = "22a6";
defparam \ud1|cnt[3]~5 .operation_mode = "normal";
defparam \ud1|cnt[3]~5 .output_mode = "comb_only";
defparam \ud1|cnt[3]~5 .register_cascade_mode = "off";
defparam \ud1|cnt[3]~5 .sum_lutc_input = "datac";
defparam \ud1|cnt[3]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N3
maxii_lcell \ud1|cnt[3] (
// Equation(s):
// \ud1|cnt [3] = DFFEAS((\ud1|cnt[3]~4_combout  & ((\ud1|_~3_combout  & (\ud1|op_2~0_combout )) # (!\ud1|_~3_combout  & ((\ud1|cnt[3]~5_combout ))))), GLOBAL(\ud1|cnt[4]~0_combout ), !\inst10|udrst~combout , , , , , , )

	.clk(\ud1|cnt[4]~0_combout ),
	.dataa(\ud1|_~3_combout ),
	.datab(\ud1|op_2~0_combout ),
	.datac(\ud1|cnt[3]~4_combout ),
	.datad(\ud1|cnt[3]~5_combout ),
	.aclr(\inst10|udrst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ud1|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ud1|cnt[3] .lut_mask = "d080";
defparam \ud1|cnt[3] .operation_mode = "normal";
defparam \ud1|cnt[3] .output_mode = "reg_only";
defparam \ud1|cnt[3] .register_cascade_mode = "off";
defparam \ud1|cnt[3] .sum_lutc_input = "datac";
defparam \ud1|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N8
maxii_lcell \ud1|_~0 (
// Equation(s):
// \ud1|_~0_combout  = (!\ud1|cnt [3] & (!\ud1|cnt [4] & (!\ud1|cnt [2] & !\ud1|cnt [1])))

	.clk(gnd),
	.dataa(\ud1|cnt [3]),
	.datab(\ud1|cnt [4]),
	.datac(\ud1|cnt [2]),
	.datad(\ud1|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ud1|_~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ud1|_~0 .lut_mask = "0001";
defparam \ud1|_~0 .operation_mode = "normal";
defparam \ud1|_~0 .output_mode = "comb_only";
defparam \ud1|_~0 .register_cascade_mode = "off";
defparam \ud1|_~0 .sum_lutc_input = "datac";
defparam \ud1|_~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N6
maxii_lcell \ud1|cnt[4]~1 (
// Equation(s):
// \ud1|cnt[4]~1_combout  = (\ud1|cnt [3] & (\ud1|cnt [2] & (\ud1|cnt [1] & \ud1|_~3_combout ))) # (!\ud1|cnt [3] & ((\ud1|cnt [2]) # ((\ud1|cnt [1]) # (\ud1|_~3_combout ))))

	.clk(gnd),
	.dataa(\ud1|cnt [3]),
	.datab(\ud1|cnt [2]),
	.datac(\ud1|cnt [1]),
	.datad(\ud1|_~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ud1|cnt[4]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ud1|cnt[4]~1 .lut_mask = "d554";
defparam \ud1|cnt[4]~1 .operation_mode = "normal";
defparam \ud1|cnt[4]~1 .output_mode = "comb_only";
defparam \ud1|cnt[4]~1 .register_cascade_mode = "off";
defparam \ud1|cnt[4]~1 .sum_lutc_input = "datac";
defparam \ud1|cnt[4]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N7
maxii_lcell \ud1|cnt[4]~2 (
// Equation(s):
// \ud1|cnt[4]~2_combout  = (\ud1|cnt [3] & (\ud1|cnt [4] $ (((\ud1|cnt[4]~1_combout ))))) # (!\ud1|cnt [3] & (\ud1|cnt [4] & ((\ud1|cnt[4]~1_combout ) # (!\db2|d1~regout ))))

	.clk(gnd),
	.dataa(\ud1|cnt [3]),
	.datab(\ud1|cnt [4]),
	.datac(\db2|d1~regout ),
	.datad(\ud1|cnt[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ud1|cnt[4]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ud1|cnt[4]~2 .lut_mask = "668c";
defparam \ud1|cnt[4]~2 .operation_mode = "normal";
defparam \ud1|cnt[4]~2 .output_mode = "comb_only";
defparam \ud1|cnt[4]~2 .register_cascade_mode = "off";
defparam \ud1|cnt[4]~2 .sum_lutc_input = "datac";
defparam \ud1|cnt[4]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxii_lcell \ud1|cnt[4] (
// Equation(s):
// \ud1|cnt [4] = DFFEAS((!\ud1|_~2_combout  & ((\ud1|cnt[4]~2_combout ) # ((\ud1|_~0_combout  & \db2|d1~regout )))), GLOBAL(\ud1|cnt[4]~0_combout ), !\inst10|udrst~combout , , , , , , )

	.clk(\ud1|cnt[4]~0_combout ),
	.dataa(\ud1|_~0_combout ),
	.datab(\ud1|_~2_combout ),
	.datac(\db2|d1~regout ),
	.datad(\ud1|cnt[4]~2_combout ),
	.aclr(\inst10|udrst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ud1|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ud1|cnt[4] .lut_mask = "3320";
defparam \ud1|cnt[4] .operation_mode = "normal";
defparam \ud1|cnt[4] .output_mode = "reg_only";
defparam \ud1|cnt[4] .register_cascade_mode = "off";
defparam \ud1|cnt[4] .sum_lutc_input = "datac";
defparam \ud1|cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N1
maxii_lcell \ram_pass|ram|_~3 (
// Equation(s):
// \ram_pass|ram|_~3_combout  = (\cnt_dig|cnt [1] & (((\cnt_dig|cnt [2] & \tff2~regout ))))

	.clk(gnd),
	.dataa(\cnt_dig|cnt [1]),
	.datab(vcc),
	.datac(\cnt_dig|cnt [2]),
	.datad(\tff2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_pass|ram|_~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_pass|ram|_~3 .lut_mask = "a000";
defparam \ram_pass|ram|_~3 .operation_mode = "normal";
defparam \ram_pass|ram|_~3 .output_mode = "comb_only";
defparam \ram_pass|ram|_~3 .register_cascade_mode = "off";
defparam \ram_pass|ram|_~3 .sum_lutc_input = "datac";
defparam \ram_pass|ram|_~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N2
maxii_lcell \ram_pass|ram|data[4][4] (
// Equation(s):
// \ram_pass|ram|data[4][4]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !\db5|d1~regout , , \ram_pass|ram|_~3_combout , \ud1|cnt [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ud1|cnt [4]),
	.datad(vcc),
	.aclr(\db5|d1~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_pass|ram|_~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_pass|ram|data[4][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_pass|ram|data[4][4] .lut_mask = "0000";
defparam \ram_pass|ram|data[4][4] .operation_mode = "normal";
defparam \ram_pass|ram|data[4][4] .output_mode = "reg_only";
defparam \ram_pass|ram|data[4][4] .register_cascade_mode = "off";
defparam \ram_pass|ram|data[4][4] .sum_lutc_input = "datac";
defparam \ram_pass|ram|data[4][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N3
maxii_lcell \ram_pass|ram|_~2 (
// Equation(s):
// \ram_pass|ram|_~2_combout  = (!\cnt_dig|cnt [1] & (((!\cnt_dig|cnt [2] & \tff2~regout ))))

	.clk(gnd),
	.dataa(\cnt_dig|cnt [1]),
	.datab(vcc),
	.datac(\cnt_dig|cnt [2]),
	.datad(\tff2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_pass|ram|_~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_pass|ram|_~2 .lut_mask = "0500";
defparam \ram_pass|ram|_~2 .operation_mode = "normal";
defparam \ram_pass|ram|_~2 .output_mode = "comb_only";
defparam \ram_pass|ram|_~2 .register_cascade_mode = "off";
defparam \ram_pass|ram|_~2 .sum_lutc_input = "datac";
defparam \ram_pass|ram|_~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N9
maxii_lcell \ram_pass|ram|data[1][4] (
// Equation(s):
// \ram_pass|ram|data[1][4]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !\db5|d1~regout , , \ram_pass|ram|_~2_combout , \ud1|cnt [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ud1|cnt [4]),
	.datad(vcc),
	.aclr(\db5|d1~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_pass|ram|_~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_pass|ram|data[1][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_pass|ram|data[1][4] .lut_mask = "0000";
defparam \ram_pass|ram|data[1][4] .operation_mode = "normal";
defparam \ram_pass|ram|data[1][4] .output_mode = "reg_only";
defparam \ram_pass|ram|data[1][4] .register_cascade_mode = "off";
defparam \ram_pass|ram|data[1][4] .sum_lutc_input = "datac";
defparam \ram_pass|ram|data[1][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y2_N6
maxii_lcell \ram_pass|ram|_~1 (
// Equation(s):
// \ram_pass|ram|_~1_combout  = ((\cnt_dig|cnt [1] & (\tff2~regout  & !\cnt_dig|cnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\cnt_dig|cnt [1]),
	.datac(\tff2~regout ),
	.datad(\cnt_dig|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_pass|ram|_~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_pass|ram|_~1 .lut_mask = "00c0";
defparam \ram_pass|ram|_~1 .operation_mode = "normal";
defparam \ram_pass|ram|_~1 .output_mode = "comb_only";
defparam \ram_pass|ram|_~1 .register_cascade_mode = "off";
defparam \ram_pass|ram|_~1 .sum_lutc_input = "datac";
defparam \ram_pass|ram|_~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N2
maxii_lcell \ram_pass|ram|data[2][4] (
// Equation(s):
// \ram_pass|mux[2]|auto_generated|result_node[3]~0  = (\cnt_dig|cnt [2] & (((\cnt_dig|cnt [1])))) # (!\cnt_dig|cnt [2] & ((\cnt_dig|cnt [1] & ((S1_data[2][4]))) # (!\cnt_dig|cnt [1] & (\ram_pass|ram|data[1][4]~regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_pass|ram|data[1][4]~regout ),
	.datab(\cnt_dig|cnt [2]),
	.datac(\ud1|cnt [4]),
	.datad(\cnt_dig|cnt [1]),
	.aclr(\db5|d1~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_pass|ram|_~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_pass|mux[2]|auto_generated|result_node[3]~0 ),
	.regout(\ram_pass|ram|data[2][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_pass|ram|data[2][4] .lut_mask = "fc22";
defparam \ram_pass|ram|data[2][4] .operation_mode = "normal";
defparam \ram_pass|ram|data[2][4] .output_mode = "comb_only";
defparam \ram_pass|ram|data[2][4] .register_cascade_mode = "off";
defparam \ram_pass|ram|data[2][4] .sum_lutc_input = "qfbk";
defparam \ram_pass|ram|data[2][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N8
maxii_lcell \ram_pass|ram|_~0 (
// Equation(s):
// \ram_pass|ram|_~0_combout  = (\tff2~regout  & (((!\cnt_dig|cnt [1] & \cnt_dig|cnt [2]))))

	.clk(gnd),
	.dataa(\tff2~regout ),
	.datab(vcc),
	.datac(\cnt_dig|cnt [1]),
	.datad(\cnt_dig|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_pass|ram|_~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_pass|ram|_~0 .lut_mask = "0a00";
defparam \ram_pass|ram|_~0 .operation_mode = "normal";
defparam \ram_pass|ram|_~0 .output_mode = "comb_only";
defparam \ram_pass|ram|_~0 .register_cascade_mode = "off";
defparam \ram_pass|ram|_~0 .sum_lutc_input = "datac";
defparam \ram_pass|ram|_~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N6
maxii_lcell \ram_pass|ram|data[3][4] (
// Equation(s):
// \ram_pass|mux[2]|auto_generated|result_node[3]~1  = (\cnt_dig|cnt [2] & ((\ram_pass|mux[2]|auto_generated|result_node[3]~0  & (\ram_pass|ram|data[4][4]~regout )) # (!\ram_pass|mux[2]|auto_generated|result_node[3]~0  & ((S1_data[3][4]))))) # (!\cnt_dig|cnt 
// [2] & (((\ram_pass|mux[2]|auto_generated|result_node[3]~0 ))))

	.clk(\clk~combout ),
	.dataa(\cnt_dig|cnt [2]),
	.datab(\ram_pass|ram|data[4][4]~regout ),
	.datac(\ud1|cnt [4]),
	.datad(\ram_pass|mux[2]|auto_generated|result_node[3]~0 ),
	.aclr(\db5|d1~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_pass|ram|_~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_pass|mux[2]|auto_generated|result_node[3]~1 ),
	.regout(\ram_pass|ram|data[3][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_pass|ram|data[3][4] .lut_mask = "dda0";
defparam \ram_pass|ram|data[3][4] .operation_mode = "normal";
defparam \ram_pass|ram|data[3][4] .output_mode = "comb_only";
defparam \ram_pass|ram|data[3][4] .register_cascade_mode = "off";
defparam \ram_pass|ram|data[3][4] .sum_lutc_input = "qfbk";
defparam \ram_pass|ram|data[3][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N0
maxii_lcell \ram_pass|ram|data[4][3] (
// Equation(s):
// \ram_pass|ram|data[4][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !\db5|d1~regout , , \ram_pass|ram|_~3_combout , \ud1|cnt [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ud1|cnt [3]),
	.datad(vcc),
	.aclr(\db5|d1~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_pass|ram|_~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_pass|ram|data[4][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_pass|ram|data[4][3] .lut_mask = "0000";
defparam \ram_pass|ram|data[4][3] .operation_mode = "normal";
defparam \ram_pass|ram|data[4][3] .output_mode = "reg_only";
defparam \ram_pass|ram|data[4][3] .register_cascade_mode = "off";
defparam \ram_pass|ram|data[4][3] .sum_lutc_input = "datac";
defparam \ram_pass|ram|data[4][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N8
maxii_lcell \ram_pass|ram|data[1][3] (
// Equation(s):
// \ram_pass|ram|data[1][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !\db5|d1~regout , , \ram_pass|ram|_~2_combout , \ud1|cnt [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ud1|cnt [3]),
	.datad(vcc),
	.aclr(\db5|d1~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_pass|ram|_~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_pass|ram|data[1][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_pass|ram|data[1][3] .lut_mask = "0000";
defparam \ram_pass|ram|data[1][3] .operation_mode = "normal";
defparam \ram_pass|ram|data[1][3] .output_mode = "reg_only";
defparam \ram_pass|ram|data[1][3] .register_cascade_mode = "off";
defparam \ram_pass|ram|data[1][3] .sum_lutc_input = "datac";
defparam \ram_pass|ram|data[1][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N5
maxii_lcell \ram_pass|ram|data[3][3] (
// Equation(s):
// \ram_pass|mux[2]|auto_generated|result_node[2]~2  = (\cnt_dig|cnt [2] & ((\cnt_dig|cnt [1]) # ((S1_data[3][3])))) # (!\cnt_dig|cnt [2] & (!\cnt_dig|cnt [1] & ((\ram_pass|ram|data[1][3]~regout ))))

	.clk(\clk~combout ),
	.dataa(\cnt_dig|cnt [2]),
	.datab(\cnt_dig|cnt [1]),
	.datac(\ud1|cnt [3]),
	.datad(\ram_pass|ram|data[1][3]~regout ),
	.aclr(\db5|d1~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_pass|ram|_~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_pass|mux[2]|auto_generated|result_node[2]~2 ),
	.regout(\ram_pass|ram|data[3][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_pass|ram|data[3][3] .lut_mask = "b9a8";
defparam \ram_pass|ram|data[3][3] .operation_mode = "normal";
defparam \ram_pass|ram|data[3][3] .output_mode = "comb_only";
defparam \ram_pass|ram|data[3][3] .register_cascade_mode = "off";
defparam \ram_pass|ram|data[3][3] .sum_lutc_input = "qfbk";
defparam \ram_pass|ram|data[3][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y2_N8
maxii_lcell \ram_pass|ram|data[2][3] (
// Equation(s):
// \ram_pass|mux[2]|auto_generated|result_node[2]~3  = (\ram_pass|mux[2]|auto_generated|result_node[2]~2  & ((\ram_pass|ram|data[4][3]~regout ) # ((!\cnt_dig|cnt [1])))) # (!\ram_pass|mux[2]|auto_generated|result_node[2]~2  & (((S1_data[2][3] & \cnt_dig|cnt 
// [1]))))

	.clk(\clk~combout ),
	.dataa(\ram_pass|ram|data[4][3]~regout ),
	.datab(\ram_pass|mux[2]|auto_generated|result_node[2]~2 ),
	.datac(\ud1|cnt [3]),
	.datad(\cnt_dig|cnt [1]),
	.aclr(\db5|d1~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_pass|ram|_~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_pass|mux[2]|auto_generated|result_node[2]~3 ),
	.regout(\ram_pass|ram|data[2][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_pass|ram|data[2][3] .lut_mask = "b8cc";
defparam \ram_pass|ram|data[2][3] .operation_mode = "normal";
defparam \ram_pass|ram|data[2][3] .output_mode = "comb_only";
defparam \ram_pass|ram|data[2][3] .register_cascade_mode = "off";
defparam \ram_pass|ram|data[2][3] .sum_lutc_input = "qfbk";
defparam \ram_pass|ram|data[2][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N4
maxii_lcell \ram_pass|ram|data[1][2] (
// Equation(s):
// \ram_pass|ram|data[1][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !\db5|d1~regout , , \ram_pass|ram|_~2_combout , \ud1|cnt [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ud1|cnt [2]),
	.datad(vcc),
	.aclr(\db5|d1~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_pass|ram|_~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_pass|ram|data[1][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_pass|ram|data[1][2] .lut_mask = "0000";
defparam \ram_pass|ram|data[1][2] .operation_mode = "normal";
defparam \ram_pass|ram|data[1][2] .output_mode = "reg_only";
defparam \ram_pass|ram|data[1][2] .register_cascade_mode = "off";
defparam \ram_pass|ram|data[1][2] .sum_lutc_input = "datac";
defparam \ram_pass|ram|data[1][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y2_N7
maxii_lcell \ram_pass|ram|data[2][2] (
// Equation(s):
// \ram_pass|mux[2]|auto_generated|result_node[1]~4  = (\cnt_dig|cnt [2] & (((\cnt_dig|cnt [1])))) # (!\cnt_dig|cnt [2] & ((\cnt_dig|cnt [1] & ((S1_data[2][2]))) # (!\cnt_dig|cnt [1] & (\ram_pass|ram|data[1][2]~regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_pass|ram|data[1][2]~regout ),
	.datab(\cnt_dig|cnt [2]),
	.datac(\ud1|cnt [2]),
	.datad(\cnt_dig|cnt [1]),
	.aclr(\db5|d1~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_pass|ram|_~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_pass|mux[2]|auto_generated|result_node[1]~4 ),
	.regout(\ram_pass|ram|data[2][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_pass|ram|data[2][2] .lut_mask = "fc22";
defparam \ram_pass|ram|data[2][2] .operation_mode = "normal";
defparam \ram_pass|ram|data[2][2] .output_mode = "comb_only";
defparam \ram_pass|ram|data[2][2] .register_cascade_mode = "off";
defparam \ram_pass|ram|data[2][2] .sum_lutc_input = "qfbk";
defparam \ram_pass|ram|data[2][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N7
maxii_lcell \ram_pass|ram|data[4][2] (
// Equation(s):
// \ram_pass|ram|data[4][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !\db5|d1~regout , , \ram_pass|ram|_~3_combout , \ud1|cnt [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ud1|cnt [2]),
	.datad(vcc),
	.aclr(\db5|d1~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_pass|ram|_~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_pass|ram|data[4][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_pass|ram|data[4][2] .lut_mask = "0000";
defparam \ram_pass|ram|data[4][2] .operation_mode = "normal";
defparam \ram_pass|ram|data[4][2] .output_mode = "reg_only";
defparam \ram_pass|ram|data[4][2] .register_cascade_mode = "off";
defparam \ram_pass|ram|data[4][2] .sum_lutc_input = "datac";
defparam \ram_pass|ram|data[4][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N9
maxii_lcell \ram_pass|ram|data[3][2] (
// Equation(s):
// \ram_pass|mux[2]|auto_generated|result_node[1]~5  = (\cnt_dig|cnt [2] & ((\ram_pass|mux[2]|auto_generated|result_node[1]~4  & ((\ram_pass|ram|data[4][2]~regout ))) # (!\ram_pass|mux[2]|auto_generated|result_node[1]~4  & (S1_data[3][2])))) # (!\cnt_dig|cnt 
// [2] & (\ram_pass|mux[2]|auto_generated|result_node[1]~4 ))

	.clk(\clk~combout ),
	.dataa(\cnt_dig|cnt [2]),
	.datab(\ram_pass|mux[2]|auto_generated|result_node[1]~4 ),
	.datac(\ud1|cnt [2]),
	.datad(\ram_pass|ram|data[4][2]~regout ),
	.aclr(\db5|d1~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_pass|ram|_~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_pass|mux[2]|auto_generated|result_node[1]~5 ),
	.regout(\ram_pass|ram|data[3][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_pass|ram|data[3][2] .lut_mask = "ec64";
defparam \ram_pass|ram|data[3][2] .operation_mode = "normal";
defparam \ram_pass|ram|data[3][2] .output_mode = "comb_only";
defparam \ram_pass|ram|data[3][2] .register_cascade_mode = "off";
defparam \ram_pass|ram|data[3][2] .sum_lutc_input = "qfbk";
defparam \ram_pass|ram|data[3][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N5
maxii_lcell \ram_pass|ram|data[1][1] (
// Equation(s):
// \ram_pass|ram|data[1][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !\db5|d1~regout , , \ram_pass|ram|_~2_combout , \ud1|cnt [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ud1|cnt [1]),
	.datad(vcc),
	.aclr(\db5|d1~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_pass|ram|_~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_pass|ram|data[1][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_pass|ram|data[1][1] .lut_mask = "0000";
defparam \ram_pass|ram|data[1][1] .operation_mode = "normal";
defparam \ram_pass|ram|data[1][1] .output_mode = "reg_only";
defparam \ram_pass|ram|data[1][1] .register_cascade_mode = "off";
defparam \ram_pass|ram|data[1][1] .sum_lutc_input = "datac";
defparam \ram_pass|ram|data[1][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N7
maxii_lcell \ram_pass|ram|data[3][1] (
// Equation(s):
// \ram_pass|mux[2]|auto_generated|result_node[0]~6  = (\cnt_dig|cnt [2] & ((\cnt_dig|cnt [1]) # ((S1_data[3][1])))) # (!\cnt_dig|cnt [2] & (!\cnt_dig|cnt [1] & ((\ram_pass|ram|data[1][1]~regout ))))

	.clk(\clk~combout ),
	.dataa(\cnt_dig|cnt [2]),
	.datab(\cnt_dig|cnt [1]),
	.datac(\ud1|cnt [1]),
	.datad(\ram_pass|ram|data[1][1]~regout ),
	.aclr(\db5|d1~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_pass|ram|_~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_pass|mux[2]|auto_generated|result_node[0]~6 ),
	.regout(\ram_pass|ram|data[3][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_pass|ram|data[3][1] .lut_mask = "b9a8";
defparam \ram_pass|ram|data[3][1] .operation_mode = "normal";
defparam \ram_pass|ram|data[3][1] .output_mode = "comb_only";
defparam \ram_pass|ram|data[3][1] .register_cascade_mode = "off";
defparam \ram_pass|ram|data[3][1] .sum_lutc_input = "qfbk";
defparam \ram_pass|ram|data[3][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N6
maxii_lcell \ram_pass|ram|data[4][1] (
// Equation(s):
// \ram_pass|ram|data[4][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !\db5|d1~regout , , \ram_pass|ram|_~3_combout , \ud1|cnt [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ud1|cnt [1]),
	.datad(vcc),
	.aclr(\db5|d1~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_pass|ram|_~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_pass|ram|data[4][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_pass|ram|data[4][1] .lut_mask = "0000";
defparam \ram_pass|ram|data[4][1] .operation_mode = "normal";
defparam \ram_pass|ram|data[4][1] .output_mode = "reg_only";
defparam \ram_pass|ram|data[4][1] .register_cascade_mode = "off";
defparam \ram_pass|ram|data[4][1] .sum_lutc_input = "datac";
defparam \ram_pass|ram|data[4][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y2_N5
maxii_lcell \ram_pass|ram|data[2][1] (
// Equation(s):
// \ram_pass|mux[2]|auto_generated|result_node[0]~7  = (\ram_pass|mux[2]|auto_generated|result_node[0]~6  & ((\ram_pass|ram|data[4][1]~regout ) # ((!\cnt_dig|cnt [1])))) # (!\ram_pass|mux[2]|auto_generated|result_node[0]~6  & (((S1_data[2][1] & \cnt_dig|cnt 
// [1]))))

	.clk(\clk~combout ),
	.dataa(\ram_pass|mux[2]|auto_generated|result_node[0]~6 ),
	.datab(\ram_pass|ram|data[4][1]~regout ),
	.datac(\ud1|cnt [1]),
	.datad(\cnt_dig|cnt [1]),
	.aclr(\db5|d1~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_pass|ram|_~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_pass|mux[2]|auto_generated|result_node[0]~7 ),
	.regout(\ram_pass|ram|data[2][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_pass|ram|data[2][1] .lut_mask = "d8aa";
defparam \ram_pass|ram|data[2][1] .operation_mode = "normal";
defparam \ram_pass|ram|data[2][1] .output_mode = "comb_only";
defparam \ram_pass|ram|data[2][1] .register_cascade_mode = "off";
defparam \ram_pass|ram|data[2][1] .sum_lutc_input = "qfbk";
defparam \ram_pass|ram|data[2][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N9
maxii_lcell \inst11|_~0 (
// Equation(s):
// \inst11|_~0_combout  = (\cnt_dig|cnt [1] & ((\cnt_dig|cnt [2] $ (\inst8|dspl_sel|cnt_mod4|cnt [2])) # (!\inst8|dspl_sel|cnt_mod4|cnt [1]))) # (!\cnt_dig|cnt [1] & ((\inst8|dspl_sel|cnt_mod4|cnt [1]) # (\cnt_dig|cnt [2] $ (\inst8|dspl_sel|cnt_mod4|cnt 
// [2]))))

	.clk(gnd),
	.dataa(\cnt_dig|cnt [1]),
	.datab(\cnt_dig|cnt [2]),
	.datac(\inst8|dspl_sel|cnt_mod4|cnt [1]),
	.datad(\inst8|dspl_sel|cnt_mod4|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|_~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|_~0 .lut_mask = "7bde";
defparam \inst11|_~0 .operation_mode = "normal";
defparam \inst11|_~0 .output_mode = "comb_only";
defparam \inst11|_~0 .register_cascade_mode = "off";
defparam \inst11|_~0 .sum_lutc_input = "datac";
defparam \inst11|_~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N5
maxii_lcell \ram_show|ram|data[1][2] (
// Equation(s):
// \ram_show|ram|data[1][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !\inst10|srst~combout , , \cnt_dig|_~0_combout , \ud1|cnt [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ud1|cnt [2]),
	.datad(vcc),
	.aclr(\inst10|srst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cnt_dig|_~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_show|ram|data[1][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_show|ram|data[1][2] .lut_mask = "0000";
defparam \ram_show|ram|data[1][2] .operation_mode = "normal";
defparam \ram_show|ram|data[1][2] .output_mode = "reg_only";
defparam \ram_show|ram|data[1][2] .register_cascade_mode = "off";
defparam \ram_show|ram|data[1][2] .sum_lutc_input = "datac";
defparam \ram_show|ram|data[1][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N3
maxii_lcell \ram_show|ram|_~1 (
// Equation(s):
// \ram_show|ram|_~1_combout  = (((!\cnt_dig|cnt [1] & \cnt_dig|cnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\cnt_dig|cnt [1]),
	.datad(\cnt_dig|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_show|ram|_~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_show|ram|_~1 .lut_mask = "0f00";
defparam \ram_show|ram|_~1 .operation_mode = "normal";
defparam \ram_show|ram|_~1 .output_mode = "comb_only";
defparam \ram_show|ram|_~1 .register_cascade_mode = "off";
defparam \ram_show|ram|_~1 .sum_lutc_input = "datac";
defparam \ram_show|ram|_~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N9
maxii_lcell \ram_show|ram|data[3][2] (
// Equation(s):
// \ram_show|mux[1]|auto_generated|result_node[1]~3  = (\inst8|dspl_sel|cnt_mod4|cnt [1] & (\inst8|dspl_sel|cnt_mod4|cnt [2])) # (!\inst8|dspl_sel|cnt_mod4|cnt [1] & ((\inst8|dspl_sel|cnt_mod4|cnt [2] & (!S2_data[3][2])) # (!\inst8|dspl_sel|cnt_mod4|cnt [2] 
// & ((!\ram_show|ram|data[1][2]~regout )))))

	.clk(\clk~combout ),
	.dataa(\inst8|dspl_sel|cnt_mod4|cnt [1]),
	.datab(\inst8|dspl_sel|cnt_mod4|cnt [2]),
	.datac(\ud1|cnt [2]),
	.datad(\ram_show|ram|data[1][2]~regout ),
	.aclr(\inst10|srst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_show|ram|_~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_show|mux[1]|auto_generated|result_node[1]~3 ),
	.regout(\ram_show|ram|data[3][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_show|ram|data[3][2] .lut_mask = "8c9d";
defparam \ram_show|ram|data[3][2] .operation_mode = "normal";
defparam \ram_show|ram|data[3][2] .output_mode = "comb_only";
defparam \ram_show|ram|data[3][2] .register_cascade_mode = "off";
defparam \ram_show|ram|data[3][2] .sum_lutc_input = "qfbk";
defparam \ram_show|ram|data[3][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N6
maxii_lcell \ram_show|ram|_~2 (
// Equation(s):
// \ram_show|ram|_~2_combout  = ((\cnt_dig|cnt [2] & ((\cnt_dig|cnt [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\cnt_dig|cnt [2]),
	.datac(vcc),
	.datad(\cnt_dig|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_show|ram|_~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_show|ram|_~2 .lut_mask = "cc00";
defparam \ram_show|ram|_~2 .operation_mode = "normal";
defparam \ram_show|ram|_~2 .output_mode = "comb_only";
defparam \ram_show|ram|_~2 .register_cascade_mode = "off";
defparam \ram_show|ram|_~2 .sum_lutc_input = "datac";
defparam \ram_show|ram|_~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N3
maxii_lcell \ram_show|ram|data[4][2] (
// Equation(s):
// \ram_show|ram|data[4][2]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !\inst10|srst~combout , , \ram_show|ram|_~2_combout , \ud1|cnt [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ud1|cnt [2]),
	.datad(vcc),
	.aclr(\inst10|srst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_show|ram|_~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_show|ram|data[4][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_show|ram|data[4][2] .lut_mask = "0000";
defparam \ram_show|ram|data[4][2] .operation_mode = "normal";
defparam \ram_show|ram|data[4][2] .output_mode = "reg_only";
defparam \ram_show|ram|data[4][2] .register_cascade_mode = "off";
defparam \ram_show|ram|data[4][2] .sum_lutc_input = "datac";
defparam \ram_show|ram|data[4][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N5
maxii_lcell \ram_show|ram|_~0 (
// Equation(s):
// \ram_show|ram|_~0_combout  = (((\cnt_dig|cnt [1] & !\cnt_dig|cnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\cnt_dig|cnt [1]),
	.datad(\cnt_dig|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_show|ram|_~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_show|ram|_~0 .lut_mask = "00f0";
defparam \ram_show|ram|_~0 .operation_mode = "normal";
defparam \ram_show|ram|_~0 .output_mode = "comb_only";
defparam \ram_show|ram|_~0 .register_cascade_mode = "off";
defparam \ram_show|ram|_~0 .sum_lutc_input = "datac";
defparam \ram_show|ram|_~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N2
maxii_lcell \ram_show|ram|data[2][2] (
// Equation(s):
// \ram_show|mux[1]|auto_generated|result_node[1]~4  = (\inst8|dspl_sel|cnt_mod4|cnt [1] & ((\ram_show|mux[1]|auto_generated|result_node[1]~3  & ((!\ram_show|ram|data[4][2]~regout ))) # (!\ram_show|mux[1]|auto_generated|result_node[1]~3  & 
// (!S2_data[2][2])))) # (!\inst8|dspl_sel|cnt_mod4|cnt [1] & (\ram_show|mux[1]|auto_generated|result_node[1]~3 ))

	.clk(\clk~combout ),
	.dataa(\inst8|dspl_sel|cnt_mod4|cnt [1]),
	.datab(\ram_show|mux[1]|auto_generated|result_node[1]~3 ),
	.datac(\ud1|cnt [2]),
	.datad(\ram_show|ram|data[4][2]~regout ),
	.aclr(\inst10|srst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_show|ram|_~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_show|mux[1]|auto_generated|result_node[1]~4 ),
	.regout(\ram_show|ram|data[2][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_show|ram|data[2][2] .lut_mask = "46ce";
defparam \ram_show|ram|data[2][2] .operation_mode = "normal";
defparam \ram_show|ram|data[2][2] .output_mode = "comb_only";
defparam \ram_show|ram|data[2][2] .register_cascade_mode = "off";
defparam \ram_show|ram|data[2][2] .sum_lutc_input = "qfbk";
defparam \ram_show|ram|data[2][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N7
maxii_lcell \ram_show|ram|data[2][4] (
// Equation(s):
// \ram_show|mux[1]|auto_generated|result_node[3]~8  = (\inst8|dspl_sel|cnt_mod4|cnt [1] & (((S2_data[2][4] & !\inst8|dspl_sel|cnt_mod4|cnt [2]))))

	.clk(\clk~combout ),
	.dataa(\inst8|dspl_sel|cnt_mod4|cnt [1]),
	.datab(vcc),
	.datac(\ud1|cnt [4]),
	.datad(\inst8|dspl_sel|cnt_mod4|cnt [2]),
	.aclr(\inst10|srst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_show|ram|_~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_show|mux[1]|auto_generated|result_node[3]~8 ),
	.regout(\ram_show|ram|data[2][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_show|ram|data[2][4] .lut_mask = "00a0";
defparam \ram_show|ram|data[2][4] .operation_mode = "normal";
defparam \ram_show|ram|data[2][4] .output_mode = "comb_only";
defparam \ram_show|ram|data[2][4] .register_cascade_mode = "off";
defparam \ram_show|ram|data[2][4] .sum_lutc_input = "qfbk";
defparam \ram_show|ram|data[2][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N1
maxii_lcell \ram_show|ram|data[2][3] (
// Equation(s):
// \inst11|seg[3]~16  = (\ram_show|mux[1]|auto_generated|result_node[1]~4  & ((\ram_show|mux[1]|auto_generated|result_node[3]~8  & ((!S2_data[2][3]))) # (!\ram_show|mux[1]|auto_generated|result_node[3]~8  & (!\ram_show|mux[1]|auto_generated|result_node[2]~6 
// ))))
// \ram_show|ram|data[2][3]~regout  = DFFEAS(\inst11|seg[3]~16 , GLOBAL(\clk~combout ), !\inst10|srst~combout , , \ram_show|ram|_~0_combout , \ud1|cnt [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ram_show|mux[1]|auto_generated|result_node[2]~6 ),
	.datab(\ram_show|mux[1]|auto_generated|result_node[3]~8 ),
	.datac(\ud1|cnt [3]),
	.datad(\ram_show|mux[1]|auto_generated|result_node[1]~4 ),
	.aclr(\inst10|srst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_show|ram|_~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|seg[3]~16 ),
	.regout(\ram_show|ram|data[2][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_show|ram|data[2][3] .lut_mask = "1d00";
defparam \ram_show|ram|data[2][3] .operation_mode = "normal";
defparam \ram_show|ram|data[2][3] .output_mode = "reg_and_comb";
defparam \ram_show|ram|data[2][3] .register_cascade_mode = "off";
defparam \ram_show|ram|data[2][3] .sum_lutc_input = "qfbk";
defparam \ram_show|ram|data[2][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N0
maxii_lcell \ram_show|ram|data[4][3] (
// Equation(s):
// \ram_show|mux[1]|auto_generated|result_node[2]~5  = (\inst8|dspl_sel|cnt_mod4|cnt [1] & ((\inst8|dspl_sel|cnt_mod4|cnt [2] & (S2_data[4][3])) # (!\inst8|dspl_sel|cnt_mod4|cnt [2] & ((\ram_show|ram|data[2][3]~regout ))))) # (!\inst8|dspl_sel|cnt_mod4|cnt 
// [1] & (\inst8|dspl_sel|cnt_mod4|cnt [2]))

	.clk(\clk~combout ),
	.dataa(\inst8|dspl_sel|cnt_mod4|cnt [1]),
	.datab(\inst8|dspl_sel|cnt_mod4|cnt [2]),
	.datac(\ud1|cnt [3]),
	.datad(\ram_show|ram|data[2][3]~regout ),
	.aclr(\inst10|srst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_show|ram|_~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_show|mux[1]|auto_generated|result_node[2]~5 ),
	.regout(\ram_show|ram|data[4][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_show|ram|data[4][3] .lut_mask = "e6c4";
defparam \ram_show|ram|data[4][3] .operation_mode = "normal";
defparam \ram_show|ram|data[4][3] .output_mode = "comb_only";
defparam \ram_show|ram|data[4][3] .register_cascade_mode = "off";
defparam \ram_show|ram|data[4][3] .sum_lutc_input = "qfbk";
defparam \ram_show|ram|data[4][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N8
maxii_lcell \ram_show|ram|data[1][3] (
// Equation(s):
// \ram_show|ram|data[1][3]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !\inst10|srst~combout , , \cnt_dig|_~0_combout , \ud1|cnt [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ud1|cnt [3]),
	.datad(vcc),
	.aclr(\inst10|srst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cnt_dig|_~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_show|ram|data[1][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_show|ram|data[1][3] .lut_mask = "0000";
defparam \ram_show|ram|data[1][3] .operation_mode = "normal";
defparam \ram_show|ram|data[1][3] .output_mode = "reg_only";
defparam \ram_show|ram|data[1][3] .register_cascade_mode = "off";
defparam \ram_show|ram|data[1][3] .sum_lutc_input = "datac";
defparam \ram_show|ram|data[1][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N5
maxii_lcell \ram_show|ram|data[3][3] (
// Equation(s):
// \ram_show|mux[1]|auto_generated|result_node[2]~6  = (\inst8|dspl_sel|cnt_mod4|cnt [1] & (\ram_show|mux[1]|auto_generated|result_node[2]~5 )) # (!\inst8|dspl_sel|cnt_mod4|cnt [1] & ((\ram_show|mux[1]|auto_generated|result_node[2]~5  & (S2_data[3][3])) # 
// (!\ram_show|mux[1]|auto_generated|result_node[2]~5  & ((\ram_show|ram|data[1][3]~regout )))))

	.clk(\clk~combout ),
	.dataa(\inst8|dspl_sel|cnt_mod4|cnt [1]),
	.datab(\ram_show|mux[1]|auto_generated|result_node[2]~5 ),
	.datac(\ud1|cnt [3]),
	.datad(\ram_show|ram|data[1][3]~regout ),
	.aclr(\inst10|srst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_show|ram|_~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_show|mux[1]|auto_generated|result_node[2]~6 ),
	.regout(\ram_show|ram|data[3][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_show|ram|data[3][3] .lut_mask = "d9c8";
defparam \ram_show|ram|data[3][3] .operation_mode = "normal";
defparam \ram_show|ram|data[3][3] .output_mode = "comb_only";
defparam \ram_show|ram|data[3][3] .register_cascade_mode = "off";
defparam \ram_show|ram|data[3][3] .sum_lutc_input = "qfbk";
defparam \ram_show|ram|data[3][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N6
maxii_lcell \ram_show|ram|data[3][4] (
// Equation(s):
// \ram_show|ram|data[3][4]~regout  = DFFEAS((((\ud1|cnt [4]))), GLOBAL(\clk~combout ), !\inst10|srst~combout , , \ram_show|ram|_~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ud1|cnt [4]),
	.aclr(\inst10|srst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_show|ram|_~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_show|ram|data[3][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_show|ram|data[3][4] .lut_mask = "ff00";
defparam \ram_show|ram|data[3][4] .operation_mode = "normal";
defparam \ram_show|ram|data[3][4] .output_mode = "reg_only";
defparam \ram_show|ram|data[3][4] .register_cascade_mode = "off";
defparam \ram_show|ram|data[3][4] .sum_lutc_input = "datac";
defparam \ram_show|ram|data[3][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N9
maxii_lcell \ram_show|ram|data[4][4] (
// Equation(s):
// \ram_show|mux[1]|auto_generated|result_node[3]~7  = (\inst8|dspl_sel|cnt_mod4|cnt [2] & ((\inst8|dspl_sel|cnt_mod4|cnt [1] & (S2_data[4][4])) # (!\inst8|dspl_sel|cnt_mod4|cnt [1] & ((\ram_show|ram|data[3][4]~regout )))))

	.clk(\clk~combout ),
	.dataa(\inst8|dspl_sel|cnt_mod4|cnt [1]),
	.datab(\inst8|dspl_sel|cnt_mod4|cnt [2]),
	.datac(\ud1|cnt [4]),
	.datad(\ram_show|ram|data[3][4]~regout ),
	.aclr(\inst10|srst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_show|ram|_~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_show|mux[1]|auto_generated|result_node[3]~7 ),
	.regout(\ram_show|ram|data[4][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_show|ram|data[4][4] .lut_mask = "c480";
defparam \ram_show|ram|data[4][4] .operation_mode = "normal";
defparam \ram_show|ram|data[4][4] .output_mode = "comb_only";
defparam \ram_show|ram|data[4][4] .register_cascade_mode = "off";
defparam \ram_show|ram|data[4][4] .sum_lutc_input = "qfbk";
defparam \ram_show|ram|data[4][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N1
maxii_lcell \ram_show|ram|data[1][4] (
// Equation(s):
// \ram_show|mux[1]|auto_generated|result_node [3] = (\ram_show|mux[1]|auto_generated|result_node[3]~7 ) # ((\ram_show|mux[1]|auto_generated|result_node[3]~8 ) # ((\ram_show|mux[1]|auto_generated|result_node[3]~0_combout  & S2_data[1][4])))

	.clk(\clk~combout ),
	.dataa(\ram_show|mux[1]|auto_generated|result_node[3]~0_combout ),
	.datab(\ram_show|mux[1]|auto_generated|result_node[3]~7 ),
	.datac(\ud1|cnt [4]),
	.datad(\ram_show|mux[1]|auto_generated|result_node[3]~8 ),
	.aclr(\inst10|srst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cnt_dig|_~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_show|mux[1]|auto_generated|result_node [3]),
	.regout(\ram_show|ram|data[1][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_show|ram|data[1][4] .lut_mask = "ffec";
defparam \ram_show|ram|data[1][4] .operation_mode = "normal";
defparam \ram_show|ram|data[1][4] .output_mode = "comb_only";
defparam \ram_show|ram|data[1][4] .register_cascade_mode = "off";
defparam \ram_show|ram|data[1][4] .sum_lutc_input = "qfbk";
defparam \ram_show|ram|data[1][4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N2
maxii_lcell \ram_show|ram|data[1][1] (
// Equation(s):
// \ram_show|ram|data[1][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !\inst10|srst~combout , , \cnt_dig|_~0_combout , \ud1|cnt [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ud1|cnt [1]),
	.datad(vcc),
	.aclr(\inst10|srst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cnt_dig|_~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_show|ram|data[1][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_show|ram|data[1][1] .lut_mask = "0000";
defparam \ram_show|ram|data[1][1] .operation_mode = "normal";
defparam \ram_show|ram|data[1][1] .output_mode = "reg_only";
defparam \ram_show|ram|data[1][1] .register_cascade_mode = "off";
defparam \ram_show|ram|data[1][1] .sum_lutc_input = "datac";
defparam \ram_show|ram|data[1][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N0
maxii_lcell \ram_show|ram|data[3][1] (
// Equation(s):
// \ram_show|mux[1]|auto_generated|result_node[0]~1  = (\inst8|dspl_sel|cnt_mod4|cnt [1] & (\inst8|dspl_sel|cnt_mod4|cnt [2])) # (!\inst8|dspl_sel|cnt_mod4|cnt [1] & ((\inst8|dspl_sel|cnt_mod4|cnt [2] & (S2_data[3][1])) # (!\inst8|dspl_sel|cnt_mod4|cnt [2] & 
// ((\ram_show|ram|data[1][1]~regout )))))

	.clk(\clk~combout ),
	.dataa(\inst8|dspl_sel|cnt_mod4|cnt [1]),
	.datab(\inst8|dspl_sel|cnt_mod4|cnt [2]),
	.datac(\ud1|cnt [1]),
	.datad(\ram_show|ram|data[1][1]~regout ),
	.aclr(\inst10|srst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_show|ram|_~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_show|mux[1]|auto_generated|result_node[0]~1 ),
	.regout(\ram_show|ram|data[3][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_show|ram|data[3][1] .lut_mask = "d9c8";
defparam \ram_show|ram|data[3][1] .operation_mode = "normal";
defparam \ram_show|ram|data[3][1] .output_mode = "comb_only";
defparam \ram_show|ram|data[3][1] .register_cascade_mode = "off";
defparam \ram_show|ram|data[3][1] .sum_lutc_input = "qfbk";
defparam \ram_show|ram|data[3][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N7
maxii_lcell \ram_show|ram|data[4][1] (
// Equation(s):
// \ram_show|ram|data[4][1]~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), !\inst10|srst~combout , , \ram_show|ram|_~2_combout , \ud1|cnt [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ud1|cnt [1]),
	.datad(vcc),
	.aclr(\inst10|srst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_show|ram|_~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_show|ram|data[4][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_show|ram|data[4][1] .lut_mask = "0000";
defparam \ram_show|ram|data[4][1] .operation_mode = "normal";
defparam \ram_show|ram|data[4][1] .output_mode = "reg_only";
defparam \ram_show|ram|data[4][1] .register_cascade_mode = "off";
defparam \ram_show|ram|data[4][1] .sum_lutc_input = "datac";
defparam \ram_show|ram|data[4][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N8
maxii_lcell \ram_show|ram|data[2][1] (
// Equation(s):
// \ram_show|mux[1]|auto_generated|result_node[0]~2  = (\inst8|dspl_sel|cnt_mod4|cnt [1] & ((\ram_show|mux[1]|auto_generated|result_node[0]~1  & ((\ram_show|ram|data[4][1]~regout ))) # (!\ram_show|mux[1]|auto_generated|result_node[0]~1  & (S2_data[2][1])))) 
// # (!\inst8|dspl_sel|cnt_mod4|cnt [1] & (\ram_show|mux[1]|auto_generated|result_node[0]~1 ))

	.clk(\clk~combout ),
	.dataa(\inst8|dspl_sel|cnt_mod4|cnt [1]),
	.datab(\ram_show|mux[1]|auto_generated|result_node[0]~1 ),
	.datac(\ud1|cnt [1]),
	.datad(\ram_show|ram|data[4][1]~regout ),
	.aclr(\inst10|srst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_show|ram|_~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_show|mux[1]|auto_generated|result_node[0]~2 ),
	.regout(\ram_show|ram|data[2][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_show|ram|data[2][1] .lut_mask = "ec64";
defparam \ram_show|ram|data[2][1] .operation_mode = "normal";
defparam \ram_show|ram|data[2][1] .output_mode = "comb_only";
defparam \ram_show|ram|data[2][1] .register_cascade_mode = "off";
defparam \ram_show|ram|data[2][1] .sum_lutc_input = "qfbk";
defparam \ram_show|ram|data[2][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \inst11|seg[7]~11 (
// Equation(s):
// \inst11|seg[7]~11_combout  = (!\ram_show|mux[1]|auto_generated|result_node [3] & ((\ram_show|mux[1]|auto_generated|result_node[1]~4  & (!\ram_show|mux[1]|auto_generated|result_node[2]~6 )) # (!\ram_show|mux[1]|auto_generated|result_node[1]~4  & 
// (\ram_show|mux[1]|auto_generated|result_node[2]~6  & \ram_show|mux[1]|auto_generated|result_node[0]~2 ))))

	.clk(gnd),
	.dataa(\ram_show|mux[1]|auto_generated|result_node[1]~4 ),
	.datab(\ram_show|mux[1]|auto_generated|result_node[2]~6 ),
	.datac(\ram_show|mux[1]|auto_generated|result_node [3]),
	.datad(\ram_show|mux[1]|auto_generated|result_node[0]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|seg[7]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|seg[7]~11 .lut_mask = "0602";
defparam \inst11|seg[7]~11 .operation_mode = "normal";
defparam \inst11|seg[7]~11 .output_mode = "comb_only";
defparam \inst11|seg[7]~11 .register_cascade_mode = "off";
defparam \inst11|seg[7]~11 .sum_lutc_input = "datac";
defparam \inst11|seg[7]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \inst11|seg[6]~12 (
// Equation(s):
// \inst11|seg[6]~12_combout  = (!\ram_show|mux[1]|auto_generated|result_node [3] & ((\ram_show|mux[1]|auto_generated|result_node[1]~4  & (!\ram_show|mux[1]|auto_generated|result_node[2]~6  & \ram_show|mux[1]|auto_generated|result_node[0]~2 )) # 
// (!\ram_show|mux[1]|auto_generated|result_node[1]~4  & ((\ram_show|mux[1]|auto_generated|result_node[0]~2 ) # (!\ram_show|mux[1]|auto_generated|result_node[2]~6 )))))

	.clk(gnd),
	.dataa(\ram_show|mux[1]|auto_generated|result_node[1]~4 ),
	.datab(\ram_show|mux[1]|auto_generated|result_node[2]~6 ),
	.datac(\ram_show|mux[1]|auto_generated|result_node [3]),
	.datad(\ram_show|mux[1]|auto_generated|result_node[0]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|seg[6]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|seg[6]~12 .lut_mask = "0701";
defparam \inst11|seg[6]~12 .operation_mode = "normal";
defparam \inst11|seg[6]~12 .output_mode = "comb_only";
defparam \inst11|seg[6]~12 .register_cascade_mode = "off";
defparam \inst11|seg[6]~12 .sum_lutc_input = "datac";
defparam \inst11|seg[6]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \inst11|seg[5]~13 (
// Equation(s):
// \inst11|seg[5]~13_combout  = (\ram_show|mux[1]|auto_generated|result_node[1]~4  & ((\ram_show|mux[1]|auto_generated|result_node[2]~6  & (!\ram_show|mux[1]|auto_generated|result_node [3])) # (!\ram_show|mux[1]|auto_generated|result_node[2]~6  & 
// ((\ram_show|mux[1]|auto_generated|result_node[0]~2 ))))) # (!\ram_show|mux[1]|auto_generated|result_node[1]~4  & (((!\ram_show|mux[1]|auto_generated|result_node [3] & \ram_show|mux[1]|auto_generated|result_node[0]~2 ))))

	.clk(gnd),
	.dataa(\ram_show|mux[1]|auto_generated|result_node[1]~4 ),
	.datab(\ram_show|mux[1]|auto_generated|result_node[2]~6 ),
	.datac(\ram_show|mux[1]|auto_generated|result_node [3]),
	.datad(\ram_show|mux[1]|auto_generated|result_node[0]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|seg[5]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|seg[5]~13 .lut_mask = "2f08";
defparam \inst11|seg[5]~13 .operation_mode = "normal";
defparam \inst11|seg[5]~13 .output_mode = "comb_only";
defparam \inst11|seg[5]~13 .register_cascade_mode = "off";
defparam \inst11|seg[5]~13 .sum_lutc_input = "datac";
defparam \inst11|seg[5]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \inst11|seg[4]~14 (
// Equation(s):
// \inst11|seg[4]~14_combout  = (!\ram_show|mux[1]|auto_generated|result_node [3] & ((\ram_show|mux[1]|auto_generated|result_node[1]~4  & (\ram_show|mux[1]|auto_generated|result_node[2]~6  $ (\ram_show|mux[1]|auto_generated|result_node[0]~2 ))) # 
// (!\ram_show|mux[1]|auto_generated|result_node[1]~4  & (\ram_show|mux[1]|auto_generated|result_node[2]~6  & \ram_show|mux[1]|auto_generated|result_node[0]~2 ))))

	.clk(gnd),
	.dataa(\ram_show|mux[1]|auto_generated|result_node[1]~4 ),
	.datab(\ram_show|mux[1]|auto_generated|result_node[2]~6 ),
	.datac(\ram_show|mux[1]|auto_generated|result_node [3]),
	.datad(\ram_show|mux[1]|auto_generated|result_node[0]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|seg[4]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|seg[4]~14 .lut_mask = "0608";
defparam \inst11|seg[4]~14 .operation_mode = "normal";
defparam \inst11|seg[4]~14 .output_mode = "comb_only";
defparam \inst11|seg[4]~14 .register_cascade_mode = "off";
defparam \inst11|seg[4]~14 .sum_lutc_input = "datac";
defparam \inst11|seg[4]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \inst11|seg[6]~15 (
// Equation(s):
// \inst11|seg[6]~15_combout  = (!\ram_show|mux[1]|auto_generated|result_node[1]~4  & (((!\ram_show|mux[1]|auto_generated|result_node [3] & !\ram_show|mux[1]|auto_generated|result_node[0]~2 ))))

	.clk(gnd),
	.dataa(\ram_show|mux[1]|auto_generated|result_node[1]~4 ),
	.datab(vcc),
	.datac(\ram_show|mux[1]|auto_generated|result_node [3]),
	.datad(\ram_show|mux[1]|auto_generated|result_node[0]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|seg[6]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|seg[6]~15 .lut_mask = "0005";
defparam \inst11|seg[6]~15 .operation_mode = "normal";
defparam \inst11|seg[6]~15 .output_mode = "comb_only";
defparam \inst11|seg[6]~15 .register_cascade_mode = "off";
defparam \inst11|seg[6]~15 .sum_lutc_input = "datac";
defparam \inst11|seg[6]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \inst11|seg[3] (
// Equation(s):
// \inst11|seg [3] = (\inst11|seg[6]~15_combout  & (((!\inst11|seg[3]~16  & \ram_show|mux[1]|auto_generated|result_node [3])) # (!\ram_show|mux[1]|auto_generated|result_node[2]~6 ))) # (!\inst11|seg[6]~15_combout  & (!\inst11|seg[3]~16  & 
// (\ram_show|mux[1]|auto_generated|result_node [3])))

	.clk(gnd),
	.dataa(\inst11|seg[6]~15_combout ),
	.datab(\inst11|seg[3]~16 ),
	.datac(\ram_show|mux[1]|auto_generated|result_node [3]),
	.datad(\ram_show|mux[1]|auto_generated|result_node[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|seg [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|seg[3] .lut_mask = "30ba";
defparam \inst11|seg[3] .operation_mode = "normal";
defparam \inst11|seg[3] .output_mode = "comb_only";
defparam \inst11|seg[3] .register_cascade_mode = "off";
defparam \inst11|seg[3] .sum_lutc_input = "datac";
defparam \inst11|seg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \inst11|seg[2]~17 (
// Equation(s):
// \inst11|seg[2]~17_combout  = \ram_show|mux[1]|auto_generated|result_node[1]~4  $ ((((!\ram_show|mux[1]|auto_generated|result_node[0]~2 ))))

	.clk(gnd),
	.dataa(\ram_show|mux[1]|auto_generated|result_node[1]~4 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ram_show|mux[1]|auto_generated|result_node[0]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|seg[2]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|seg[2]~17 .lut_mask = "aa55";
defparam \inst11|seg[2]~17 .operation_mode = "normal";
defparam \inst11|seg[2]~17 .output_mode = "comb_only";
defparam \inst11|seg[2]~17 .register_cascade_mode = "off";
defparam \inst11|seg[2]~17 .sum_lutc_input = "datac";
defparam \inst11|seg[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \inst11|seg[2]~18 (
// Equation(s):
// \inst11|seg[2]~18_combout  = (\ram_show|mux[1]|auto_generated|result_node [3] & (((!\inst11|seg[3]~16 )))) # (!\ram_show|mux[1]|auto_generated|result_node [3] & (\inst11|seg[2]~17_combout  & ((\ram_show|mux[1]|auto_generated|result_node[2]~6 ))))

	.clk(gnd),
	.dataa(\inst11|seg[2]~17_combout ),
	.datab(\inst11|seg[3]~16 ),
	.datac(\ram_show|mux[1]|auto_generated|result_node [3]),
	.datad(\ram_show|mux[1]|auto_generated|result_node[2]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|seg[2]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|seg[2]~18 .lut_mask = "3a30";
defparam \inst11|seg[2]~18 .operation_mode = "normal";
defparam \inst11|seg[2]~18 .output_mode = "comb_only";
defparam \inst11|seg[2]~18 .register_cascade_mode = "off";
defparam \inst11|seg[2]~18 .sum_lutc_input = "datac";
defparam \inst11|seg[2]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \inst11|seg[1]~19 (
// Equation(s):
// \inst11|seg[1]~19_combout  = (\ram_show|mux[1]|auto_generated|result_node[1]~4  & (!\ram_show|mux[1]|auto_generated|result_node [3] & (\ram_show|mux[1]|auto_generated|result_node[2]~6  $ (\ram_show|mux[1]|auto_generated|result_node[0]~2 ))))

	.clk(gnd),
	.dataa(\ram_show|mux[1]|auto_generated|result_node[1]~4 ),
	.datab(\ram_show|mux[1]|auto_generated|result_node[2]~6 ),
	.datac(\ram_show|mux[1]|auto_generated|result_node [3]),
	.datad(\ram_show|mux[1]|auto_generated|result_node[0]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|seg[1]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|seg[1]~19 .lut_mask = "0208";
defparam \inst11|seg[1]~19 .operation_mode = "normal";
defparam \inst11|seg[1]~19 .output_mode = "comb_only";
defparam \inst11|seg[1]~19 .register_cascade_mode = "off";
defparam \inst11|seg[1]~19 .sum_lutc_input = "datac";
defparam \inst11|seg[1]~19 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \dig[4]~I (
	.datain(!\inst8|decode|auto_generated|w_anode15w[2]~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(dig[4]));
// synopsys translate_off
defparam \dig[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \dig[3]~I (
	.datain(!\inst8|decode|auto_generated|w_anode15w[2]~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(dig[3]));
// synopsys translate_off
defparam \dig[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \dig[2]~I (
	.datain(!\inst8|decode|auto_generated|w_anode15w[2]~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(dig[2]));
// synopsys translate_off
defparam \dig[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \dig[1]~I (
	.datain(!\ram_show|mux[1]|auto_generated|result_node[3]~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(dig[1]));
// synopsys translate_off
defparam \dig[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[5]~I (
	.datain(!\tff2~regout ),
	.oe(vcc),
	.combout(),
	.padio(led[5]));
// synopsys translate_off
defparam \led[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[4]~I (
	.datain(\ram_pass|mux[2]|auto_generated|result_node[3]~1 ),
	.oe(vcc),
	.combout(),
	.padio(led[4]));
// synopsys translate_off
defparam \led[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[3]~I (
	.datain(\ram_pass|mux[2]|auto_generated|result_node[2]~3 ),
	.oe(vcc),
	.combout(),
	.padio(led[3]));
// synopsys translate_off
defparam \led[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[2]~I (
	.datain(\ram_pass|mux[2]|auto_generated|result_node[1]~5 ),
	.oe(vcc),
	.combout(),
	.padio(led[2]));
// synopsys translate_off
defparam \led[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[1]~I (
	.datain(\ram_pass|mux[2]|auto_generated|result_node[0]~7 ),
	.oe(vcc),
	.combout(),
	.padio(led[1]));
// synopsys translate_off
defparam \led[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[8]~I (
	.datain(\inst11|_~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(seg[8]));
// synopsys translate_off
defparam \seg[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[7]~I (
	.datain(\inst11|seg[7]~11_combout ),
	.oe(vcc),
	.combout(),
	.padio(seg[7]));
// synopsys translate_off
defparam \seg[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[6]~I (
	.datain(\inst11|seg[6]~12_combout ),
	.oe(vcc),
	.combout(),
	.padio(seg[6]));
// synopsys translate_off
defparam \seg[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[5]~I (
	.datain(\inst11|seg[5]~13_combout ),
	.oe(vcc),
	.combout(),
	.padio(seg[5]));
// synopsys translate_off
defparam \seg[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[4]~I (
	.datain(\inst11|seg[4]~14_combout ),
	.oe(vcc),
	.combout(),
	.padio(seg[4]));
// synopsys translate_off
defparam \seg[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[3]~I (
	.datain(\inst11|seg [3]),
	.oe(vcc),
	.combout(),
	.padio(seg[3]));
// synopsys translate_off
defparam \seg[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[2]~I (
	.datain(\inst11|seg[2]~18_combout ),
	.oe(vcc),
	.combout(),
	.padio(seg[2]));
// synopsys translate_off
defparam \seg[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg[1]~I (
	.datain(\inst11|seg[1]~19_combout ),
	.oe(vcc),
	.combout(),
	.padio(seg[1]));
// synopsys translate_off
defparam \seg[1]~I .operation_mode = "output";
// synopsys translate_on

endmodule
