Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 39db591cbbed42d28ef3ad1bbaaf930e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_0429_uart_behav xil_defaultlib.tb_0429_uart xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_tick_gen_default
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.TOP_UART
Compiling module xil_defaultlib.fifo_ram
Compiling module xil_defaultlib.fifo_control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.APB_SlaveIntf_DualFIFO
Compiling module xil_defaultlib.uart_fifo
Compiling module xil_defaultlib.tb_0429_uart
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_0429_uart_behav
