// Seed: 2354717963
module module_0 (
    input  tri1  id_0,
    output wand  id_1,
    output tri0  id_2,
    input  wor   id_3,
    output uwire id_4,
    input  wand  id_5,
    output tri1  id_6,
    output tri0  id_7
);
  tri0 id_9 = (-1 || 1 || id_0) ^ -1 * id_9.id_3 - id_0;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd37
) (
    output tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input wor _id_3,
    input tri id_4,
    input wire id_5,
    input supply1 id_6
);
  wor id_8;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0,
      id_2,
      id_0,
      id_4,
      id_0,
      id_0
  );
  assign id_8 = -1;
  assign id_8 = (-1'b0 | id_4 | id_5 | id_5) ? id_2 == 1 : -1 < id_2;
  logic [-1 : id_3] id_9;
  ;
endmodule
