version 3








0




CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
/Testclock_selfcheck_beh/clk
/Testclock_selfcheck_beh/mclk
/Testclock_selfcheck_beh/ready
/Testclock_selfcheck_beh/ioready
/Testclock_selfcheck_beh/resetin
/Testclock_selfcheck_beh/resetout
/Testclock_selfcheck_beh/tx_error
/Testclock_selfcheck_beh/UUT/count
/Testclock_selfcheck_beh/UUT/up
/Testclock_selfcheck_beh/UUT/resetcount
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
/Testclock_selfcheck_beh/clk
2
0
/Testclock_selfcheck_beh/mclk
2
0
/Testclock_selfcheck_beh/ready
2
0
/Testclock_selfcheck_beh/ioready
2
0
/Testclock_selfcheck_beh/resetin
2
0
/Testclock_selfcheck_beh/resetout
2
0
/Testclock_selfcheck_beh/tx_error
2
0
/Testclock_selfcheck_beh/UUT/count
2
2
/Testclock_selfcheck_beh/UUT/up
2
2
/Testclock_selfcheck_beh/UUT/resetcount
2
2
SIGPROPS_END
