

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Sun Nov 14 10:25:03 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.367|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   31|   31|   31|   31|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   30|   30|        10|          -|          -|     3|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|      40|    637|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     280|    252|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    146|    -|
|Register         |        -|      -|     526|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     846|   1035|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |                  Instance                 |                Module               | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |myproject_axi_lshr_32ns_32ns_32_2_1_U2945  |myproject_axi_lshr_32ns_32ns_32_2_1  |        0|      0|  140|  126|    0|
    |myproject_axi_shl_64ns_32ns_64_2_1_U2946   |myproject_axi_shl_64ns_32ns_64_2_1   |        0|      0|  140|  126|    0|
    +-------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |Total                                      |                                     |        0|      0|  280|  252|    0|
    +-------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+----+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+----+----+------------+------------+
    |add_ln949_fu_303_p2          |     +    |      0|   0|  23|           6|          16|
    |add_ln958_fu_270_p2          |     +    |      0|   0|  39|           6|          32|
    |add_ln964_fu_411_p2          |     +    |      0|   0|   8|           8|           8|
    |j_fu_145_p2                  |     +    |      0|   0|  10|           2|           1|
    |lsb_index_fu_235_p2          |     +    |      0|   0|  39|           6|          32|
    |m_2_fu_372_p2                |     +    |      0|   0|  71|          64|          64|
    |sub_ln944_fu_216_p2          |     -    |      0|   0|  39|           5|          32|
    |sub_ln947_fu_229_p2          |     -    |      0|   0|  15|           4|           5|
    |sub_ln958_fu_275_p2          |     -    |      0|   0|  39|           5|          32|
    |sub_ln964_fu_406_p2          |     -    |      0|   0|   8|           3|           8|
    |tmp_V_fu_170_p2              |     -    |      0|   0|  23|           1|          16|
    |a_fu_285_p2                  |    and   |      0|   0|   2|           1|           1|
    |and_ln949_fu_315_p2          |    and   |      0|   0|   2|           1|           1|
    |last_fu_157_p2               |    and   |      0|   0|   2|           1|           1|
    |out_data_1_load_A            |    and   |      0|   0|   2|           1|           1|
    |out_data_1_load_B            |    and   |      0|   0|   2|           1|           1|
    |out_last_V_1_load_A          |    and   |      0|   0|   2|           1|           1|
    |out_last_V_1_load_B          |    and   |      0|   0|   2|           1|           1|
    |p_Result_10_fu_259_p2        |    and   |      0|   0|  16|          16|          16|
    |l_fu_204_p3                  |   cttz   |      0|  40|  36|          32|           0|
    |icmp_ln37_fu_139_p2          |   icmp   |      0|   0|   8|           2|           2|
    |icmp_ln38_fu_151_p2          |   icmp   |      0|   0|   9|           2|           3|
    |icmp_ln935_fu_176_p2         |   icmp   |      0|   0|  13|          16|           1|
    |icmp_ln947_1_fu_264_p2       |   icmp   |      0|   0|  13|          16|           1|
    |icmp_ln947_fu_280_p2         |   icmp   |      0|   0|  18|          31|           1|
    |icmp_ln958_fu_341_p2         |   icmp   |      0|   0|  18|          32|           1|
    |out_data_1_state_cmp_full    |   icmp   |      0|   0|   8|           2|           1|
    |out_last_V_1_state_cmp_full  |   icmp   |      0|   0|   8|           2|           1|
    |lshr_ln947_fu_253_p2         |   lshr   |      0|   0|  35|           2|          16|
    |ap_block_state1              |    or    |      0|   0|   2|           1|           1|
    |ap_block_state2              |    or    |      0|   0|   2|           1|           1|
    |or_ln949_fu_321_p2           |    or    |      0|   0|   2|           1|           1|
    |m_1_fu_363_p3                |  select  |      0|   0|  64|           1|          64|
    |select_ln935_fu_443_p3       |  select  |      0|   0|  32|           1|           1|
    |select_ln964_fu_396_p3       |  select  |      0|   0|   7|           1|           7|
    |tmp_V_4_fu_181_p3            |  select  |      0|   0|  16|           1|          16|
    |xor_ln949_fu_297_p2          |    xor   |      0|   0|   2|           1|           2|
    +-----------------------------+----------+-------+----+----+------------+------------+
    |Total                        |          |      0|  40| 637|         278|         389|
    +-----------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  53|         12|    1|         12|
    |ap_done                |   9|          2|    1|          2|
    |is_last_0_i_loc_blk_n  |   9|          2|    1|          2|
    |j3_0_i_i_reg_128       |   9|          2|    2|          4|
    |out_data_1_data_out    |   9|          2|   32|         64|
    |out_data_1_state       |  15|          3|    2|          6|
    |out_last_V_1_data_out  |   9|          2|    1|          2|
    |out_last_V_1_state     |  15|          3|    2|          6|
    |out_r_TDATA_blk_n      |   9|          2|    1|          2|
    |tmp_data_V_blk_n       |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 146|         32|   44|        102|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln958_reg_542             |  32|   0|   32|          0|
    |ap_CS_fsm                     |  11|   0|   11|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |icmp_ln935_reg_486            |   1|   0|    1|          0|
    |icmp_ln947_1_reg_537          |   1|   0|    1|          0|
    |icmp_ln958_reg_567            |   1|   0|    1|          0|
    |is_last_0_i_loc_read_reg_451  |   1|   0|    1|          0|
    |j3_0_i_i_reg_128              |   2|   0|    2|          0|
    |j_reg_459                     |   2|   0|    2|          0|
    |l_reg_499                     |  32|   0|   32|          0|
    |last_reg_464                  |   1|   0|    1|          0|
    |lsb_index_reg_526             |  32|   0|   32|          0|
    |lshr_ln958_reg_577            |  32|   0|   32|          0|
    |m_5_reg_587                   |  63|   0|   63|          0|
    |or_ln_i_i_reg_552             |   1|   0|   32|         31|
    |out_data_1_payload_A          |  32|   0|   32|          0|
    |out_data_1_payload_B          |  32|   0|   32|          0|
    |out_data_1_sel_rd             |   1|   0|    1|          0|
    |out_data_1_sel_wr             |   1|   0|    1|          0|
    |out_data_1_state              |   2|   0|    2|          0|
    |out_last_V_1_payload_A        |   1|   0|    1|          0|
    |out_last_V_1_payload_B        |   1|   0|    1|          0|
    |out_last_V_1_sel_rd           |   1|   0|    1|          0|
    |out_last_V_1_sel_wr           |   1|   0|    1|          0|
    |out_last_V_1_state            |   2|   0|    2|          0|
    |p_Result_12_reg_475           |   1|   0|    1|          0|
    |select_ln964_reg_597          |   1|   0|    8|          7|
    |shl_ln958_reg_582             |  64|   0|   64|          0|
    |sub_ln944_reg_509             |  32|   0|   32|          0|
    |sub_ln947_reg_521             |   5|   0|    5|          0|
    |sub_ln958_reg_547             |  32|   0|   32|          0|
    |tmp_296_reg_592               |   1|   0|    1|          0|
    |tmp_V_3_reg_469               |  16|   0|   16|          0|
    |tmp_V_4_reg_491               |  16|   0|   16|          0|
    |tmp_V_reg_481                 |  16|   0|   16|          0|
    |tmp_reg_532                   |  31|   0|   31|          0|
    |trunc_ln943_reg_504           |   8|   0|    8|          0|
    |trunc_ln944_reg_516           |  16|   0|   16|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 526|   0|  564|         38|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   Loop_2_proc   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   Loop_2_proc   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   Loop_2_proc   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   Loop_2_proc   | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |   Loop_2_proc   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   Loop_2_proc   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   Loop_2_proc   | return value |
|out_r_TDATA              | out |   32|    axis    |     out_data    |    pointer   |
|out_r_TVALID             | out |    1|    axis    |    out_last_V   |    pointer   |
|out_r_TREADY             |  in |    1|    axis    |    out_last_V   |    pointer   |
|out_r_TLAST              | out |    1|    axis    |    out_last_V   |    pointer   |
|is_last_0_i_loc_dout     |  in |    1|   ap_fifo  | is_last_0_i_loc |    pointer   |
|is_last_0_i_loc_empty_n  |  in |    1|   ap_fifo  | is_last_0_i_loc |    pointer   |
|is_last_0_i_loc_read     | out |    1|   ap_fifo  | is_last_0_i_loc |    pointer   |
|tmp_data_V_dout          |  in |   16|   ap_fifo  |    tmp_data_V   |    pointer   |
|tmp_data_V_empty_n       |  in |    1|   ap_fifo  |    tmp_data_V   |    pointer   |
|tmp_data_V_read          | out |    1|   ap_fifo  |    tmp_data_V   |    pointer   |
+-------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_last_V, float* %out_data, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %tmp_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %is_last_0_i_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.18ns)   --->   "%is_last_0_i_loc_read = call i1 @_ssdm_op_Read.ap_fifo.i1P(i1* %is_last_0_i_loc)"   --->   Operation 15 'read' 'is_last_0_i_loc_read' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %"operator=.exit.i.i""   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.26>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%j3_0_i_i = phi i2 [ %j, %._crit_edge.i.i_ifconv ], [ 0, %entry ]"   --->   Operation 17 'phi' 'j3_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.95ns)   --->   "%icmp_ln37 = icmp eq i2 %j3_0_i_i, -1" [firmware/myproject_axi.cpp:37]   --->   Operation 18 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.56ns)   --->   "%j = add i2 %j3_0_i_i, 1" [firmware/myproject_axi.cpp:37]   --->   Operation 20 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %.exit, label %._crit_edge.i.i_ifconv" [firmware/myproject_axi.cpp:37]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.95ns)   --->   "%icmp_ln38 = icmp eq i2 %j3_0_i_i, -2" [firmware/myproject_axi.cpp:38]   --->   Operation 22 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.97ns)   --->   "%last = and i1 %is_last_0_i_loc_read, %icmp_ln38" [firmware/myproject_axi.cpp:38]   --->   Operation 23 'and' 'last' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.18ns)   --->   "%tmp_V_3 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %tmp_data_V)" [firmware/myproject_axi.cpp:39]   --->   Operation 24 'read' 'tmp_V_3' <Predicate = (!icmp_ln37)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_3, i32 15)" [firmware/myproject_axi.cpp:39]   --->   Operation 25 'bitselect' 'p_Result_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.07ns)   --->   "%tmp_V = sub i16 0, %tmp_V_3" [firmware/myproject_axi.cpp:39]   --->   Operation 26 'sub' 'tmp_V' <Predicate = (!icmp_ln37)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 27 'ret' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.20>
ST_3 : Operation 28 [1/1] (2.42ns)   --->   "%icmp_ln935 = icmp eq i16 %tmp_V_3, 0" [firmware/myproject_axi.cpp:39]   --->   Operation 28 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.80ns)   --->   "%tmp_V_4 = select i1 %p_Result_12, i16 %tmp_V, i16 %tmp_V_3" [firmware/myproject_axi.cpp:39]   --->   Operation 29 'select' 'tmp_V_4' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @llvm.part.select.i16(i16 %tmp_V_4, i32 15, i32 0) nounwind" [firmware/myproject_axi.cpp:39]   --->   Operation 30 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_13 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_s)" [firmware/myproject_axi.cpp:39]   --->   Operation 31 'bitconcatenate' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_13, i1 true) nounwind" [firmware/myproject_axi.cpp:39]   --->   Operation 32 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [firmware/myproject_axi.cpp:39]   --->   Operation 33 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 34 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 16, %l" [firmware/myproject_axi.cpp:39]   --->   Operation 34 'sub' 'sub_ln944' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i16" [firmware/myproject_axi.cpp:39]   --->   Operation 35 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [firmware/myproject_axi.cpp:39]   --->   Operation 36 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.78ns)   --->   "%sub_ln947 = sub i5 9, %trunc_ln947" [firmware/myproject_axi.cpp:39]   --->   Operation 37 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 38 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [firmware/myproject_axi.cpp:39]   --->   Operation 38 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [firmware/myproject_axi.cpp:39]   --->   Operation 39 'partselect' 'tmp' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i16" [firmware/myproject_axi.cpp:39]   --->   Operation 40 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i16 -1, %zext_ln947" [firmware/myproject_axi.cpp:39]   --->   Operation 41 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_10 = and i16 %tmp_V_4, %lshr_ln947" [firmware/myproject_axi.cpp:39]   --->   Operation 42 'and' 'p_Result_10' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i16 %p_Result_10, 0" [firmware/myproject_axi.cpp:39]   --->   Operation 43 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [firmware/myproject_axi.cpp:39]   --->   Operation 44 'add' 'add_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [firmware/myproject_axi.cpp:39]   --->   Operation 45 'sub' 'sub_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.60>
ST_6 : Operation 46 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp, 0" [firmware/myproject_axi.cpp:39]   --->   Operation 46 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i_i)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [firmware/myproject_axi.cpp:39]   --->   Operation 47 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i_i)   --->   "%tmp_295 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [firmware/myproject_axi.cpp:39]   --->   Operation 48 'bitselect' 'tmp_295' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i_i)   --->   "%xor_ln949 = xor i1 %tmp_295, true" [firmware/myproject_axi.cpp:39]   --->   Operation 49 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (2.07ns)   --->   "%add_ln949 = add i16 -24, %trunc_ln944" [firmware/myproject_axi.cpp:39]   --->   Operation 50 'add' 'add_ln949' <Predicate = (!icmp_ln935)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i_i)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_4, i16 %add_ln949)" [firmware/myproject_axi.cpp:39]   --->   Operation 51 'bitselect' 'p_Result_7' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i_i)   --->   "%and_ln949 = and i1 %p_Result_7, %xor_ln949" [firmware/myproject_axi.cpp:39]   --->   Operation 52 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i_i)   --->   "%or_ln949 = or i1 %and_ln949, %a" [firmware/myproject_axi.cpp:39]   --->   Operation 53 'or' 'or_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln_i_i = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [firmware/myproject_axi.cpp:39]   --->   Operation 54 'bitconcatenate' 'or_ln_i_i' <Predicate = (!icmp_ln935)> <Delay = 0.97>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%m = zext i16 %tmp_V_4 to i64" [firmware/myproject_axi.cpp:39]   --->   Operation 55 'zext' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln957_1 = zext i16 %tmp_V_4 to i32" [firmware/myproject_axi.cpp:39]   --->   Operation 56 'zext' 'zext_ln957_1' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [firmware/myproject_axi.cpp:39]   --->   Operation 57 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [2/2] (3.60ns)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_1, %add_ln958" [firmware/myproject_axi.cpp:39]   --->   Operation 58 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln958_1 = zext i32 %sub_ln958 to i64" [firmware/myproject_axi.cpp:39]   --->   Operation 59 'zext' 'zext_ln958_1' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 60 [2/2] (3.60ns)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_1" [firmware/myproject_axi.cpp:39]   --->   Operation 60 'shl' 'shl_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.60>
ST_7 : Operation 61 [1/2] (3.60ns)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_1, %add_ln958" [firmware/myproject_axi.cpp:39]   --->   Operation 61 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/2] (3.60ns)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_1" [firmware/myproject_axi.cpp:39]   --->   Operation 62 'shl' 'shl_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.52>
ST_8 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [firmware/myproject_axi.cpp:39]   --->   Operation 63 'zext' 'zext_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [firmware/myproject_axi.cpp:39]   --->   Operation 64 'select' 'm_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln961 = zext i32 %or_ln_i_i to i64" [firmware/myproject_axi.cpp:39]   --->   Operation 65 'zext' 'zext_ln961' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (3.52ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln961, %m_1" [firmware/myproject_axi.cpp:39]   --->   Operation 66 'add' 'm_2' <Predicate = (!icmp_ln935)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [firmware/myproject_axi.cpp:39]   --->   Operation 67 'partselect' 'm_5' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 25)" [firmware/myproject_axi.cpp:39]   --->   Operation 68 'bitselect' 'tmp_296' <Predicate = (!icmp_ln935)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.24>
ST_9 : Operation 69 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_296, i8 127, i8 126" [firmware/myproject_axi.cpp:39]   --->   Operation 69 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.36>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [firmware/myproject_axi.cpp:39]   --->   Operation 70 'zext' 'm_6' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 6, %trunc_ln943" [firmware/myproject_axi.cpp:39]   --->   Operation 71 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 72 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [firmware/myproject_axi.cpp:39]   --->   Operation 72 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_518_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_12, i8 %add_ln964)" [firmware/myproject_axi.cpp:39]   --->   Operation 73 'bitconcatenate' 'tmp_518_i_i' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_14 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_6, i9 %tmp_518_i_i, i32 23, i32 31)" [firmware/myproject_axi.cpp:39]   --->   Operation 74 'partset' 'p_Result_14' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_14 to i32" [firmware/myproject_axi.cpp:39]   --->   Operation 75 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [firmware/myproject_axi.cpp:39]   --->   Operation 76 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [firmware/myproject_axi.cpp:39]   --->   Operation 77 'select' 'select_ln935' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 78 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.floatP(i1* %out_last_V, float* %out_data, i1 %last, float %select_ln935)" [firmware/myproject_axi.h:23->firmware/myproject_axi.cpp:39]   --->   Operation 78 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 79 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.floatP(i1* %out_last_V, float* %out_data, i1 %last, float %select_ln935)" [firmware/myproject_axi.h:23->firmware/myproject_axi.cpp:39]   --->   Operation 79 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "br label %"operator=.exit.i.i"" [firmware/myproject_axi.cpp:37]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ is_last_0_i_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tmp_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000]
is_last_0_i_loc_read (read             ) [ 001111111111]
br_ln0               (br               ) [ 011111111111]
j3_0_i_i             (phi              ) [ 001000000000]
icmp_ln37            (icmp             ) [ 001111111111]
empty                (speclooptripcount) [ 000000000000]
j                    (add              ) [ 011111111111]
br_ln37              (br               ) [ 000000000000]
icmp_ln38            (icmp             ) [ 000000000000]
last                 (and              ) [ 000111111111]
tmp_V_3              (read             ) [ 000100000000]
p_Result_12          (bitselect        ) [ 000111111110]
tmp_V                (sub              ) [ 000100000000]
ret_ln0              (ret              ) [ 000000000000]
icmp_ln935           (icmp             ) [ 000011111110]
tmp_V_4              (select           ) [ 000011100000]
p_Result_s           (partselect       ) [ 000000000000]
p_Result_13          (bitconcatenate   ) [ 000000000000]
l                    (cttz             ) [ 000010000000]
trunc_ln943          (trunc            ) [ 000011111110]
sub_ln944            (sub              ) [ 000001000000]
trunc_ln944          (trunc            ) [ 000001100000]
trunc_ln947          (trunc            ) [ 000000000000]
sub_ln947            (sub              ) [ 000001000000]
lsb_index            (add              ) [ 000000100000]
tmp                  (partselect       ) [ 000000100000]
zext_ln947           (zext             ) [ 000000000000]
lshr_ln947           (lshr             ) [ 000000000000]
p_Result_10          (and              ) [ 000000000000]
icmp_ln947_1         (icmp             ) [ 000000100000]
add_ln958            (add              ) [ 000000110000]
sub_ln958            (sub              ) [ 000000100000]
icmp_ln947           (icmp             ) [ 000000000000]
a                    (and              ) [ 000000000000]
tmp_295              (bitselect        ) [ 000000000000]
xor_ln949            (xor              ) [ 000000000000]
add_ln949            (add              ) [ 000000000000]
p_Result_7           (bitselect        ) [ 000000000000]
and_ln949            (and              ) [ 000000000000]
or_ln949             (or               ) [ 000000000000]
or_ln_i_i            (bitconcatenate   ) [ 000000011000]
m                    (zext             ) [ 000000010000]
zext_ln957_1         (zext             ) [ 000000010000]
icmp_ln958           (icmp             ) [ 000000011000]
zext_ln958_1         (zext             ) [ 000000010000]
lshr_ln958           (lshr             ) [ 000000001000]
shl_ln958            (shl              ) [ 000000001000]
zext_ln958           (zext             ) [ 000000000000]
m_1                  (select           ) [ 000000000000]
zext_ln961           (zext             ) [ 000000000000]
m_2                  (add              ) [ 000000000000]
m_5                  (partselect       ) [ 000000000110]
tmp_296              (bitselect        ) [ 000000000100]
select_ln964         (select           ) [ 000000000010]
m_6                  (zext             ) [ 000000000000]
sub_ln964            (sub              ) [ 000000000000]
add_ln964            (add              ) [ 000000000000]
tmp_518_i_i          (bitconcatenate   ) [ 000000000000]
p_Result_14          (partset          ) [ 000000000000]
trunc_ln738          (trunc            ) [ 000000000000]
bitcast_ln739        (bitcast          ) [ 000000000000]
select_ln935         (select           ) [ 000000000001]
write_ln23           (write            ) [ 000000000000]
br_ln37              (br               ) [ 011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="is_last_0_i_loc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="is_last_0_i_loc"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i1P.floatP"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="is_last_0_i_loc_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="is_last_0_i_loc_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_V_3_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_3/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="0" index="3" bw="1" slack="8"/>
<pin id="123" dir="0" index="4" bw="32" slack="0"/>
<pin id="124" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln23/10 "/>
</bind>
</comp>

<comp id="128" class="1005" name="j3_0_i_i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="1"/>
<pin id="130" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j3_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="j3_0_i_i_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0_i_i/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln37_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="0" index="1" bw="2" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="j_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln38_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="0" index="1" bw="2" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="last_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="last/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_Result_12_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln935_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="1"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_V_4_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="16" slack="1"/>
<pin id="184" dir="0" index="2" bw="16" slack="1"/>
<pin id="185" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_Result_s_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="0" index="2" bw="5" slack="0"/>
<pin id="190" dir="0" index="3" bw="1" slack="0"/>
<pin id="191" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_Result_13_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="16" slack="0"/>
<pin id="200" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="l_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="trunc_ln943_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sub_ln944_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="trunc_ln944_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="trunc_ln947_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sub_ln947_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="0" index="1" bw="5" slack="0"/>
<pin id="232" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="lsb_index_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="1"/>
<pin id="238" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="31" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="0" index="3" bw="6" slack="0"/>
<pin id="245" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln947_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="1"/>
<pin id="252" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="lshr_ln947_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="5" slack="0"/>
<pin id="256" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_Result_10_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="2"/>
<pin id="261" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_10/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln947_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln958_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="1"/>
<pin id="273" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sub_ln958_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="1"/>
<pin id="278" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln947_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="31" slack="1"/>
<pin id="282" dir="0" index="1" bw="31" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="a_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="1"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_295_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="1"/>
<pin id="293" dir="0" index="2" bw="6" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_295/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="xor_ln949_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln949_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="0" index="1" bw="16" slack="2"/>
<pin id="306" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_Result_7_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="3"/>
<pin id="311" dir="0" index="2" bw="16" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="and_ln949_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="or_ln949_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="or_ln_i_i_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_i_i/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="m_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="3"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln957_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="3"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln957_1/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln958_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="1"/>
<pin id="349" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln958_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958_1/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln958_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958/8 "/>
</bind>
</comp>

<comp id="363" class="1004" name="m_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="2"/>
<pin id="365" dir="0" index="1" bw="64" slack="0"/>
<pin id="366" dir="0" index="2" bw="64" slack="1"/>
<pin id="367" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/8 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln961_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="2"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/8 "/>
</bind>
</comp>

<comp id="372" class="1004" name="m_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="64" slack="0"/>
<pin id="375" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/8 "/>
</bind>
</comp>

<comp id="378" class="1004" name="m_5_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="63" slack="0"/>
<pin id="380" dir="0" index="1" bw="64" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="0" index="3" bw="7" slack="0"/>
<pin id="383" dir="1" index="4" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/8 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_296_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="64" slack="0"/>
<pin id="391" dir="0" index="2" bw="6" slack="0"/>
<pin id="392" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_296/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="select_ln964_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="0" index="1" bw="8" slack="0"/>
<pin id="399" dir="0" index="2" bw="8" slack="0"/>
<pin id="400" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/9 "/>
</bind>
</comp>

<comp id="403" class="1004" name="m_6_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="63" slack="2"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/10 "/>
</bind>
</comp>

<comp id="406" class="1004" name="sub_ln964_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="7"/>
<pin id="409" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/10 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln964_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="1"/>
<pin id="414" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/10 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_518_i_i_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="9" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="8"/>
<pin id="419" dir="0" index="2" bw="8" slack="0"/>
<pin id="420" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_518_i_i/10 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_Result_14_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="0"/>
<pin id="425" dir="0" index="1" bw="63" slack="0"/>
<pin id="426" dir="0" index="2" bw="9" slack="0"/>
<pin id="427" dir="0" index="3" bw="6" slack="0"/>
<pin id="428" dir="0" index="4" bw="6" slack="0"/>
<pin id="429" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_14/10 "/>
</bind>
</comp>

<comp id="435" class="1004" name="trunc_ln738_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="0"/>
<pin id="437" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln738/10 "/>
</bind>
</comp>

<comp id="439" class="1004" name="bitcast_ln739_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/10 "/>
</bind>
</comp>

<comp id="443" class="1004" name="select_ln935_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="7"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="0" index="2" bw="32" slack="0"/>
<pin id="447" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935/10 "/>
</bind>
</comp>

<comp id="451" class="1005" name="is_last_0_i_loc_read_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="is_last_0_i_loc_read "/>
</bind>
</comp>

<comp id="459" class="1005" name="j_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="0"/>
<pin id="461" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="464" class="1005" name="last_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="8"/>
<pin id="466" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="469" class="1005" name="tmp_V_3_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="1"/>
<pin id="471" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="475" class="1005" name="p_Result_12_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="481" class="1005" name="tmp_V_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="1"/>
<pin id="483" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="486" class="1005" name="icmp_ln935_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="1"/>
<pin id="488" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_V_4_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="2"/>
<pin id="493" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="499" class="1005" name="l_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="504" class="1005" name="trunc_ln943_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="7"/>
<pin id="506" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="509" class="1005" name="sub_ln944_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="516" class="1005" name="trunc_ln944_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="2"/>
<pin id="518" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln944 "/>
</bind>
</comp>

<comp id="521" class="1005" name="sub_ln947_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="1"/>
<pin id="523" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln947 "/>
</bind>
</comp>

<comp id="526" class="1005" name="lsb_index_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lsb_index "/>
</bind>
</comp>

<comp id="532" class="1005" name="tmp_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="31" slack="1"/>
<pin id="534" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="537" class="1005" name="icmp_ln947_1_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln947_1 "/>
</bind>
</comp>

<comp id="542" class="1005" name="add_ln958_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln958 "/>
</bind>
</comp>

<comp id="547" class="1005" name="sub_ln958_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln958 "/>
</bind>
</comp>

<comp id="552" class="1005" name="or_ln_i_i_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="2"/>
<pin id="554" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="or_ln_i_i "/>
</bind>
</comp>

<comp id="557" class="1005" name="m_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="1"/>
<pin id="559" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="562" class="1005" name="zext_ln957_1_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln957_1 "/>
</bind>
</comp>

<comp id="567" class="1005" name="icmp_ln958_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="2"/>
<pin id="569" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln958 "/>
</bind>
</comp>

<comp id="572" class="1005" name="zext_ln958_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="1"/>
<pin id="574" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln958_1 "/>
</bind>
</comp>

<comp id="577" class="1005" name="lshr_ln958_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln958 "/>
</bind>
</comp>

<comp id="582" class="1005" name="shl_ln958_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="1"/>
<pin id="584" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln958 "/>
</bind>
</comp>

<comp id="587" class="1005" name="m_5_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="63" slack="2"/>
<pin id="589" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="m_5 "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_296_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_296 "/>
</bind>
</comp>

<comp id="597" class="1005" name="select_ln964_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="1"/>
<pin id="599" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln964 "/>
</bind>
</comp>

<comp id="602" class="1005" name="select_ln935_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln935 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="125"><net_src comp="104" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="132" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="132" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="132" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="42" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="151" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="112" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="112" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="192"><net_src comp="52" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="48" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="201"><net_src comp="54" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="56" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="186" pin="4"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="58" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="196" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="60" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="216" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="216" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="62" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="225" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="64" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="66" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="235" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="12" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="68" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="257"><net_src comp="56" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="50" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="70" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="72" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="74" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="76" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="68" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="60" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="78" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="80" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="303" pin="2"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="308" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="297" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="285" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="82" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="74" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="321" pin="2"/><net_sink comp="327" pin=2"/></net>

<net id="345"><net_src comp="16" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="338" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="358"><net_src comp="335" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="376"><net_src comp="369" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="363" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="384"><net_src comp="84" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="12" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="86" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="393"><net_src comp="88" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="372" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="72" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="401"><net_src comp="90" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="402"><net_src comp="92" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="410"><net_src comp="94" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="406" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="96" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="411" pin="2"/><net_sink comp="416" pin=2"/></net>

<net id="430"><net_src comp="98" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="403" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="416" pin="3"/><net_sink comp="423" pin=2"/></net>

<net id="433"><net_src comp="100" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="434"><net_src comp="68" pin="0"/><net_sink comp="423" pin=4"/></net>

<net id="438"><net_src comp="423" pin="5"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="102" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="450"><net_src comp="443" pin="3"/><net_sink comp="118" pin=4"/></net>

<net id="454"><net_src comp="106" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="462"><net_src comp="145" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="467"><net_src comp="157" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="118" pin=3"/></net>

<net id="472"><net_src comp="112" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="478"><net_src comp="162" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="484"><net_src comp="170" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="489"><net_src comp="176" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="494"><net_src comp="181" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="497"><net_src comp="491" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="498"><net_src comp="491" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="502"><net_src comp="204" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="507"><net_src comp="212" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="512"><net_src comp="216" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="515"><net_src comp="509" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="519"><net_src comp="221" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="524"><net_src comp="229" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="529"><net_src comp="235" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="535"><net_src comp="240" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="540"><net_src comp="264" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="545"><net_src comp="270" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="550"><net_src comp="275" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="555"><net_src comp="327" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="560"><net_src comp="335" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="565"><net_src comp="338" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="570"><net_src comp="341" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="575"><net_src comp="351" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="580"><net_src comp="346" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="585"><net_src comp="354" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="590"><net_src comp="378" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="595"><net_src comp="388" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="600"><net_src comp="396" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="605"><net_src comp="443" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="118" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data | {11 }
	Port: out_last_V | {11 }
 - Input state : 
	Port: Loop_2_proc : out_data | {}
	Port: Loop_2_proc : out_last_V | {}
	Port: Loop_2_proc : is_last_0_i_loc | {1 }
	Port: Loop_2_proc : tmp_data_V | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln37 : 1
		j : 1
		br_ln37 : 2
		icmp_ln38 : 1
		last : 2
	State 3
		p_Result_s : 1
		p_Result_13 : 2
		l : 3
		trunc_ln943 : 4
	State 4
		trunc_ln944 : 1
		trunc_ln947 : 1
		sub_ln947 : 2
	State 5
		tmp : 1
		lshr_ln947 : 1
		p_Result_10 : 2
		icmp_ln947_1 : 2
	State 6
		a : 1
		xor_ln949 : 1
		p_Result_7 : 1
		and_ln949 : 2
		or_ln949 : 2
		or_ln_i_i : 2
		lshr_ln958 : 1
		shl_ln958 : 1
	State 7
	State 8
		m_1 : 1
		m_2 : 2
		m_5 : 3
		tmp_296 : 3
	State 9
	State 10
		add_ln964 : 1
		tmp_518_i_i : 2
		p_Result_14 : 3
		trunc_ln738 : 4
		bitcast_ln739 : 5
		select_ln935 : 6
		write_ln23 : 7
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|   lshr   |         lshr_ln947_fu_253        |    0    |    12   |
|          |            grp_fu_346            |   140   |   126   |
|----------|----------------------------------|---------|---------|
|    shl   |            grp_fu_354            |   140   |   126   |
|----------|----------------------------------|---------|---------|
|          |             j_fu_145             |    0    |    10   |
|          |         lsb_index_fu_235         |    0    |    39   |
|    add   |         add_ln958_fu_270         |    0    |    39   |
|          |         add_ln949_fu_303         |    0    |    23   |
|          |            m_2_fu_372            |    0    |    71   |
|          |         add_ln964_fu_411         |    0    |    8    |
|----------|----------------------------------|---------|---------|
|          |           tmp_V_fu_170           |    0    |    23   |
|          |         sub_ln944_fu_216         |    0    |    39   |
|    sub   |         sub_ln947_fu_229         |    0    |    15   |
|          |         sub_ln958_fu_275         |    0    |    39   |
|          |         sub_ln964_fu_406         |    0    |    8    |
|----------|----------------------------------|---------|---------|
|          |          tmp_V_4_fu_181          |    0    |    16   |
|  select  |            m_1_fu_363            |    0    |    64   |
|          |        select_ln964_fu_396       |    0    |    8    |
|          |        select_ln935_fu_443       |    0    |    32   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln37_fu_139         |    0    |    8    |
|          |         icmp_ln38_fu_151         |    0    |    8    |
|   icmp   |         icmp_ln935_fu_176        |    0    |    13   |
|          |        icmp_ln947_1_fu_264       |    0    |    13   |
|          |         icmp_ln947_fu_280        |    0    |    18   |
|          |         icmp_ln958_fu_341        |    0    |    18   |
|----------|----------------------------------|---------|---------|
|   cttz   |             l_fu_204             |    40   |    36   |
|----------|----------------------------------|---------|---------|
|          |            last_fu_157           |    0    |    2    |
|    and   |        p_Result_10_fu_259        |    0    |    16   |
|          |             a_fu_285             |    0    |    2    |
|          |         and_ln949_fu_315         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    xor   |         xor_ln949_fu_297         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    or    |          or_ln949_fu_321         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|   read   | is_last_0_i_loc_read_read_fu_106 |    0    |    0    |
|          |        tmp_V_3_read_fu_112       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |         grp_write_fu_118         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        p_Result_12_fu_162        |    0    |    0    |
| bitselect|          tmp_295_fu_290          |    0    |    0    |
|          |         p_Result_7_fu_308        |    0    |    0    |
|          |          tmp_296_fu_388          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         p_Result_s_fu_186        |    0    |    0    |
|partselect|            tmp_fu_240            |    0    |    0    |
|          |            m_5_fu_378            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        p_Result_13_fu_196        |    0    |    0    |
|bitconcatenate|         or_ln_i_i_fu_327         |    0    |    0    |
|          |        tmp_518_i_i_fu_416        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        trunc_ln943_fu_212        |    0    |    0    |
|   trunc  |        trunc_ln944_fu_221        |    0    |    0    |
|          |        trunc_ln947_fu_225        |    0    |    0    |
|          |        trunc_ln738_fu_435        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         zext_ln947_fu_250        |    0    |    0    |
|          |             m_fu_335             |    0    |    0    |
|          |        zext_ln957_1_fu_338       |    0    |    0    |
|   zext   |        zext_ln958_1_fu_351       |    0    |    0    |
|          |         zext_ln958_fu_360        |    0    |    0    |
|          |         zext_ln961_fu_369        |    0    |    0    |
|          |            m_6_fu_403            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|  partset |        p_Result_14_fu_423        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |   320   |   838   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln958_reg_542     |   32   |
|     icmp_ln935_reg_486     |    1   |
|    icmp_ln947_1_reg_537    |    1   |
|     icmp_ln958_reg_567     |    1   |
|is_last_0_i_loc_read_reg_451|    1   |
|      j3_0_i_i_reg_128      |    2   |
|          j_reg_459         |    2   |
|          l_reg_499         |   32   |
|        last_reg_464        |    1   |
|      lsb_index_reg_526     |   32   |
|     lshr_ln958_reg_577     |   32   |
|         m_5_reg_587        |   63   |
|          m_reg_557         |   64   |
|      or_ln_i_i_reg_552     |   32   |
|     p_Result_12_reg_475    |    1   |
|    select_ln935_reg_602    |   32   |
|    select_ln964_reg_597    |    8   |
|      shl_ln958_reg_582     |   64   |
|      sub_ln944_reg_509     |   32   |
|      sub_ln947_reg_521     |    5   |
|      sub_ln958_reg_547     |   32   |
|       tmp_296_reg_592      |    1   |
|       tmp_V_3_reg_469      |   16   |
|       tmp_V_4_reg_491      |   16   |
|        tmp_V_reg_481       |   16   |
|         tmp_reg_532        |   31   |
|     trunc_ln943_reg_504    |    8   |
|     trunc_ln944_reg_516    |   16   |
|    zext_ln957_1_reg_562    |   32   |
|    zext_ln958_1_reg_572    |   64   |
+----------------------------+--------+
|            Total           |   670  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_118 |  p4  |   2  |  32  |   64   ||    9    |
|    grp_fu_346    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_354    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_354    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   192  ||  7.076  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   320  |   838  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |   670  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   990  |   874  |
+-----------+--------+--------+--------+
