
IS1300Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c90  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  08007e20  08007e20  00008e20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f80  08007f80  00009060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007f80  08007f80  00008f80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f88  08007f88  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f88  08007f88  00008f88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007f8c  08007f8c  00008f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08007f90  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000020b8  20000060  08007ff0  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002118  08007ff0  00009118  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e4e5  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004350  00000000  00000000  00027575  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001988  00000000  00000000  0002b8c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013c9  00000000  00000000  0002d250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a2bc  00000000  00000000  0002e619  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001db87  00000000  00000000  000588d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ff559  00000000  00000000  0007645c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001759b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e14  00000000  00000000  001759f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  0017c80c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007e08 	.word	0x08007e08

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08007e08 	.word	0x08007e08

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
  eventGroup = xEventGroupCreate();
 8000500:	f004 fb40 	bl	8004b84 <xEventGroupCreate>
 8000504:	4603      	mov	r3, r0
 8000506:	4a23      	ldr	r2, [pc, #140]	@ (8000594 <MX_FREERTOS_Init+0x98>)
 8000508:	6013      	str	r3, [r2, #0]
  doBlink1 = false;
 800050a:	4b23      	ldr	r3, [pc, #140]	@ (8000598 <MX_FREERTOS_Init+0x9c>)
 800050c:	2200      	movs	r2, #0
 800050e:	701a      	strb	r2, [r3, #0]
  doBlink2 = false;
 8000510:	4b22      	ldr	r3, [pc, #136]	@ (800059c <MX_FREERTOS_Init+0xa0>)
 8000512:	2200      	movs	r2, #0
 8000514:	701a      	strb	r2, [r3, #0]
  blinkState = false;
 8000516:	4b22      	ldr	r3, [pc, #136]	@ (80005a0 <MX_FREERTOS_Init+0xa4>)
 8000518:	2200      	movs	r2, #0
 800051a:	701a      	strb	r2, [r3, #0]

  HAL_GPIO_WritePin(SR_Reset_GPIO_Port, SR_Reset_Pin, GPIO_PIN_SET);
 800051c:	2201      	movs	r2, #1
 800051e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000522:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000526:	f001 faed 	bl	8001b04 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SR_Enable_GPIO_Port, SR_Enable_Pin, GPIO_PIN_RESET);
 800052a:	2200      	movs	r2, #0
 800052c:	2180      	movs	r1, #128	@ 0x80
 800052e:	481d      	ldr	r0, [pc, #116]	@ (80005a4 <MX_FREERTOS_Init+0xa8>)
 8000530:	f001 fae8 	bl	8001b04 <HAL_GPIO_WritePin>
  /* USER CODE END Init */

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  lightMutex = xSemaphoreCreateMutex();
 8000534:	2001      	movs	r0, #1
 8000536:	f004 ff0c 	bl	8005352 <xQueueCreateMutex>
 800053a:	4603      	mov	r3, r0
 800053c:	4a1a      	ldr	r2, [pc, #104]	@ (80005a8 <MX_FREERTOS_Init+0xac>)
 800053e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000540:	4a1a      	ldr	r2, [pc, #104]	@ (80005ac <MX_FREERTOS_Init+0xb0>)
 8000542:	2100      	movs	r1, #0
 8000544:	481a      	ldr	r0, [pc, #104]	@ (80005b0 <MX_FREERTOS_Init+0xb4>)
 8000546:	f004 fa3b 	bl	80049c0 <osThreadNew>
 800054a:	4603      	mov	r3, r0
 800054c:	4a19      	ldr	r2, [pc, #100]	@ (80005b4 <MX_FREERTOS_Init+0xb8>)
 800054e:	6013      	str	r3, [r2, #0]

  /* creation of TLHandlerTask */
  TLHandlerTaskHandle = osThreadNew(TLHandler, NULL, &TLHandlerTask_attributes);
 8000550:	4a19      	ldr	r2, [pc, #100]	@ (80005b8 <MX_FREERTOS_Init+0xbc>)
 8000552:	2100      	movs	r1, #0
 8000554:	4819      	ldr	r0, [pc, #100]	@ (80005bc <MX_FREERTOS_Init+0xc0>)
 8000556:	f004 fa33 	bl	80049c0 <osThreadNew>
 800055a:	4603      	mov	r3, r0
 800055c:	4a18      	ldr	r2, [pc, #96]	@ (80005c0 <MX_FREERTOS_Init+0xc4>)
 800055e:	6013      	str	r3, [r2, #0]

  /* creation of PLHandlerTask */
  PLHandlerTaskHandle = osThreadNew(PLHandler, NULL, &PLHandlerTask_attributes);
 8000560:	4a18      	ldr	r2, [pc, #96]	@ (80005c4 <MX_FREERTOS_Init+0xc8>)
 8000562:	2100      	movs	r1, #0
 8000564:	4818      	ldr	r0, [pc, #96]	@ (80005c8 <MX_FREERTOS_Init+0xcc>)
 8000566:	f004 fa2b 	bl	80049c0 <osThreadNew>
 800056a:	4603      	mov	r3, r0
 800056c:	4a17      	ldr	r2, [pc, #92]	@ (80005cc <MX_FREERTOS_Init+0xd0>)
 800056e:	6013      	str	r3, [r2, #0]

  /* creation of InHandlerTask */
  InHandlerTaskHandle = osThreadNew(InHandler, NULL, &InHandlerTask_attributes);
 8000570:	4a17      	ldr	r2, [pc, #92]	@ (80005d0 <MX_FREERTOS_Init+0xd4>)
 8000572:	2100      	movs	r1, #0
 8000574:	4817      	ldr	r0, [pc, #92]	@ (80005d4 <MX_FREERTOS_Init+0xd8>)
 8000576:	f004 fa23 	bl	80049c0 <osThreadNew>
 800057a:	4603      	mov	r3, r0
 800057c:	4a16      	ldr	r2, [pc, #88]	@ (80005d8 <MX_FREERTOS_Init+0xdc>)
 800057e:	6013      	str	r3, [r2, #0]

  /* creation of blinkTaskHandle */
  blinkTaskHandleHandle = osThreadNew(blinkTask, NULL, &blinkTaskHandle_attributes);
 8000580:	4a16      	ldr	r2, [pc, #88]	@ (80005dc <MX_FREERTOS_Init+0xe0>)
 8000582:	2100      	movs	r1, #0
 8000584:	4816      	ldr	r0, [pc, #88]	@ (80005e0 <MX_FREERTOS_Init+0xe4>)
 8000586:	f004 fa1b 	bl	80049c0 <osThreadNew>
 800058a:	4603      	mov	r3, r0
 800058c:	4a15      	ldr	r2, [pc, #84]	@ (80005e4 <MX_FREERTOS_Init+0xe8>)
 800058e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000590:	bf00      	nop
 8000592:	bd80      	pop	{r7, pc}
 8000594:	2000007c 	.word	0x2000007c
 8000598:	20000084 	.word	0x20000084
 800059c:	20000085 	.word	0x20000085
 80005a0:	20000086 	.word	0x20000086
 80005a4:	48000800 	.word	0x48000800
 80005a8:	20000088 	.word	0x20000088
 80005ac:	08007e84 	.word	0x08007e84
 80005b0:	080005e9 	.word	0x080005e9
 80005b4:	2000008c 	.word	0x2000008c
 80005b8:	08007ea8 	.word	0x08007ea8
 80005bc:	080005f9 	.word	0x080005f9
 80005c0:	20000090 	.word	0x20000090
 80005c4:	08007ecc 	.word	0x08007ecc
 80005c8:	080009cd 	.word	0x080009cd
 80005cc:	20000094 	.word	0x20000094
 80005d0:	08007ef0 	.word	0x08007ef0
 80005d4:	08000a41 	.word	0x08000a41
 80005d8:	20000098 	.word	0x20000098
 80005dc:	08007f14 	.word	0x08007f14
 80005e0:	08000b59 	.word	0x08000b59
 80005e4:	2000009c 	.word	0x2000009c

080005e8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80005f0:	2001      	movs	r0, #1
 80005f2:	f004 fa77 	bl	8004ae4 <osDelay>
 80005f6:	e7fb      	b.n	80005f0 <StartDefaultTask+0x8>

080005f8 <TLHandler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TLHandler */
void TLHandler(void *argument)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b08a      	sub	sp, #40	@ 0x28
 80005fc:	af02      	add	r7, sp, #8
 80005fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TLHandler */
  /* Infinite loop */
	static states State, NextState;
  for(;;)
  {
    State = NSG_EWR;
 8000600:	4ba8      	ldr	r3, [pc, #672]	@ (80008a4 <TLHandler+0x2ac>)
 8000602:	2200      	movs	r2, #0
 8000604:	701a      	strb	r2, [r3, #0]
    NextState = NSG_EWR;
 8000606:	4ba8      	ldr	r3, [pc, #672]	@ (80008a8 <TLHandler+0x2b0>)
 8000608:	2200      	movs	r2, #0
 800060a:	701a      	strb	r2, [r3, #0]
    uint32_t instruction, elapsedTime;
    bool toGreen = false; // decide whether to go from yellow to red or yellow to green 
 800060c:	2300      	movs	r3, #0
 800060e:	77fb      	strb	r3, [r7, #31]
    EventBits_t receivedBits;
    TickType_t xStartTimer, xEndTimer, elapsedTicks;
    instruction = PL1_Green | PL2_Red;
 8000610:	f44f 2301 	mov.w	r3, #528384	@ 0x81000
 8000614:	61bb      	str	r3, [r7, #24]
    current_instruction = update_instruction(current_instruction, instruction, PL);
 8000616:	4ba5      	ldr	r3, [pc, #660]	@ (80008ac <TLHandler+0x2b4>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	2201      	movs	r2, #1
 800061c:	69b9      	ldr	r1, [r7, #24]
 800061e:	4618      	mov	r0, r3
 8000620:	f000 fea4 	bl	800136c <update_instruction>
 8000624:	4603      	mov	r3, r0
 8000626:	4aa1      	ldr	r2, [pc, #644]	@ (80008ac <TLHandler+0x2b4>)
 8000628:	6013      	str	r3, [r2, #0]
    while (1) {
        State = NextState;
 800062a:	4b9f      	ldr	r3, [pc, #636]	@ (80008a8 <TLHandler+0x2b0>)
 800062c:	781a      	ldrb	r2, [r3, #0]
 800062e:	4b9d      	ldr	r3, [pc, #628]	@ (80008a4 <TLHandler+0x2ac>)
 8000630:	701a      	strb	r2, [r3, #0]
        switch(State) {
 8000632:	4b9c      	ldr	r3, [pc, #624]	@ (80008a4 <TLHandler+0x2ac>)
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	2b03      	cmp	r3, #3
 8000638:	d8f7      	bhi.n	800062a <TLHandler+0x32>
 800063a:	a201      	add	r2, pc, #4	@ (adr r2, 8000640 <TLHandler+0x48>)
 800063c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000640:	08000651 	.word	0x08000651
 8000644:	0800073d 	.word	0x0800073d
 8000648:	080007f1 	.word	0x080007f1
 800064c:	080008c9 	.word	0x080008c9
        case NSG_EWR:
            instruction = TL_NS_Green | TL_EW_Red;
 8000650:	4b97      	ldr	r3, [pc, #604]	@ (80008b0 <TLHandler+0x2b8>)
 8000652:	61bb      	str	r3, [r7, #24]
            current_instruction = update_instruction(current_instruction, instruction, TL);
 8000654:	4b95      	ldr	r3, [pc, #596]	@ (80008ac <TLHandler+0x2b4>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	2200      	movs	r2, #0
 800065a:	69b9      	ldr	r1, [r7, #24]
 800065c:	4618      	mov	r0, r3
 800065e:	f000 fe85 	bl	800136c <update_instruction>
 8000662:	4603      	mov	r3, r0
 8000664:	4a91      	ldr	r2, [pc, #580]	@ (80008ac <TLHandler+0x2b4>)
 8000666:	6013      	str	r3, [r2, #0]
            // check if the PL2 is pressed, or there is a car by TL1 or TL3
            xStartTimer = xTaskGetTickCount();
 8000668:	f005 fd8c 	bl	8006184 <xTaskGetTickCount>
 800066c:	6178      	str	r0, [r7, #20]
            receivedBits = xEventGroupWaitBits(eventGroup, Event_PL2 | Event_TL1_Switch | Event_TL3_Switch | Event_TL2_Switch | Event_TL4_Switch | Event_PL2_Pressed_Yellow, pdTRUE, pdFALSE, greenDelay);
 800066e:	4b91      	ldr	r3, [pc, #580]	@ (80008b4 <TLHandler+0x2bc>)
 8000670:	6818      	ldr	r0, [r3, #0]
 8000672:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000676:	9300      	str	r3, [sp, #0]
 8000678:	2300      	movs	r3, #0
 800067a:	2201      	movs	r2, #1
 800067c:	f240 213e 	movw	r1, #574	@ 0x23e
 8000680:	f004 fa9a 	bl	8004bb8 <xEventGroupWaitBits>
 8000684:	6138      	str	r0, [r7, #16]
            xEndTimer = xTaskGetTickCount();
 8000686:	f005 fd7d 	bl	8006184 <xTaskGetTickCount>
 800068a:	60f8      	str	r0, [r7, #12]
            elapsedTime = xEndTimer - xStartTimer;
 800068c:	68fa      	ldr	r2, [r7, #12]
 800068e:	697b      	ldr	r3, [r7, #20]
 8000690:	1ad3      	subs	r3, r2, r3
 8000692:	60bb      	str	r3, [r7, #8]
            if(receivedBits & Event_PL2 || receivedBits & Event_PL2_Pressed_Yellow) {
 8000694:	693b      	ldr	r3, [r7, #16]
 8000696:	f003 0302 	and.w	r3, r3, #2
 800069a:	2b00      	cmp	r3, #0
 800069c:	d104      	bne.n	80006a8 <TLHandler+0xb0>
 800069e:	693b      	ldr	r3, [r7, #16]
 80006a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d015      	beq.n	80006d4 <TLHandler+0xdc>
              doBlink2 = true;
 80006a8:	4b83      	ldr	r3, [pc, #524]	@ (80008b8 <TLHandler+0x2c0>)
 80006aa:	2201      	movs	r2, #1
 80006ac:	701a      	strb	r2, [r3, #0]
              vTaskDelay(greenDelay - elapsedTime < pedestrianDelay ? (greenDelay - elapsedTime) : pedestrianDelay - yellowDelay);
 80006ae:	68bb      	ldr	r3, [r7, #8]
 80006b0:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 80006b4:	3310      	adds	r3, #16
 80006b6:	f641 3257 	movw	r2, #6999	@ 0x1b57
 80006ba:	4293      	cmp	r3, r2
 80006bc:	d804      	bhi.n	80006c8 <TLHandler+0xd0>
 80006be:	68bb      	ldr	r3, [r7, #8]
 80006c0:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 80006c4:	3310      	adds	r3, #16
 80006c6:	e001      	b.n	80006cc <TLHandler+0xd4>
 80006c8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80006cc:	4618      	mov	r0, r3
 80006ce:	f005 fc07 	bl	8005ee0 <vTaskDelay>
 80006d2:	e02d      	b.n	8000730 <TLHandler+0x138>
            } else if((receivedBits & Event_TL2_Switch || receivedBits & Event_TL4_Switch) && !(receivedBits & Event_TL1_Switch || receivedBits & Event_TL3_Switch)) {
 80006d4:	693b      	ldr	r3, [r7, #16]
 80006d6:	f003 0308 	and.w	r3, r3, #8
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d104      	bne.n	80006e8 <TLHandler+0xf0>
 80006de:	693b      	ldr	r3, [r7, #16]
 80006e0:	f003 0320 	and.w	r3, r3, #32
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d00d      	beq.n	8000704 <TLHandler+0x10c>
 80006e8:	693b      	ldr	r3, [r7, #16]
 80006ea:	f003 0304 	and.w	r3, r3, #4
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d108      	bne.n	8000704 <TLHandler+0x10c>
 80006f2:	693b      	ldr	r3, [r7, #16]
 80006f4:	f003 0310 	and.w	r3, r3, #16
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d103      	bne.n	8000704 <TLHandler+0x10c>
              NextState = NSG_EWR;
 80006fc:	4b6a      	ldr	r3, [pc, #424]	@ (80008a8 <TLHandler+0x2b0>)
 80006fe:	2200      	movs	r2, #0
 8000700:	701a      	strb	r2, [r3, #0]
              break;
 8000702:	e158      	b.n	80009b6 <TLHandler+0x3be>
            } else if(receivedBits & Event_TL1_Switch || receivedBits & Event_TL3_Switch ) {
 8000704:	693b      	ldr	r3, [r7, #16]
 8000706:	f003 0304 	and.w	r3, r3, #4
 800070a:	2b00      	cmp	r3, #0
 800070c:	d104      	bne.n	8000718 <TLHandler+0x120>
 800070e:	693b      	ldr	r3, [r7, #16]
 8000710:	f003 0310 	and.w	r3, r3, #16
 8000714:	2b00      	cmp	r3, #0
 8000716:	d00b      	beq.n	8000730 <TLHandler+0x138>
              vTaskDelay(greenDelay - elapsedTime < redDelayMax ? (greenDelay - elapsedTime) : redDelayMax);
 8000718:	68bb      	ldr	r3, [r7, #8]
 800071a:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 800071e:	3310      	adds	r3, #16
 8000720:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000724:	bf28      	it	cs
 8000726:	f44f 737a 	movcs.w	r3, #1000	@ 0x3e8
 800072a:	4618      	mov	r0, r3
 800072c:	f005 fbd8 	bl	8005ee0 <vTaskDelay>
            }
            NextState = NSY_EWR;
 8000730:	4b5d      	ldr	r3, [pc, #372]	@ (80008a8 <TLHandler+0x2b0>)
 8000732:	2201      	movs	r2, #1
 8000734:	701a      	strb	r2, [r3, #0]
            toGreen = false;
 8000736:	2300      	movs	r3, #0
 8000738:	77fb      	strb	r3, [r7, #31]
            break;
 800073a:	e13c      	b.n	80009b6 <TLHandler+0x3be>
        case NSY_EWR:
            instruction = TL_NS_Yellow | TL_EW_Red;
 800073c:	4b5f      	ldr	r3, [pc, #380]	@ (80008bc <TLHandler+0x2c4>)
 800073e:	61bb      	str	r3, [r7, #24]
            current_instruction = update_instruction(current_instruction, instruction, TL);
 8000740:	4b5a      	ldr	r3, [pc, #360]	@ (80008ac <TLHandler+0x2b4>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	2200      	movs	r2, #0
 8000746:	69b9      	ldr	r1, [r7, #24]
 8000748:	4618      	mov	r0, r3
 800074a:	f000 fe0f 	bl	800136c <update_instruction>
 800074e:	4603      	mov	r3, r0
 8000750:	4a56      	ldr	r2, [pc, #344]	@ (80008ac <TLHandler+0x2b4>)
 8000752:	6013      	str	r3, [r2, #0]
            if (toGreen) {
 8000754:	7ffb      	ldrb	r3, [r7, #31]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d02d      	beq.n	80007b6 <TLHandler+0x1be>
              xStartTimer = xTaskGetTickCount();
 800075a:	f005 fd13 	bl	8006184 <xTaskGetTickCount>
 800075e:	6178      	str	r0, [r7, #20]
              receivedBits = xEventGroupWaitBits(eventGroup, Event_PL2, pdTRUE, pdFALSE, yellowDelay);
 8000760:	4b54      	ldr	r3, [pc, #336]	@ (80008b4 <TLHandler+0x2bc>)
 8000762:	6818      	ldr	r0, [r3, #0]
 8000764:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000768:	9300      	str	r3, [sp, #0]
 800076a:	2300      	movs	r3, #0
 800076c:	2201      	movs	r2, #1
 800076e:	2102      	movs	r1, #2
 8000770:	f004 fa22 	bl	8004bb8 <xEventGroupWaitBits>
 8000774:	6138      	str	r0, [r7, #16]
              xEndTimer = xTaskGetTickCount();
 8000776:	f005 fd05 	bl	8006184 <xTaskGetTickCount>
 800077a:	60f8      	str	r0, [r7, #12]
              elapsedTime = xEndTimer - xStartTimer;
 800077c:	68fa      	ldr	r2, [r7, #12]
 800077e:	697b      	ldr	r3, [r7, #20]
 8000780:	1ad3      	subs	r3, r2, r3
 8000782:	60bb      	str	r3, [r7, #8]
              if(receivedBits & Event_PL2) {
 8000784:	693b      	ldr	r3, [r7, #16]
 8000786:	f003 0302 	and.w	r3, r3, #2
 800078a:	2b00      	cmp	r3, #0
 800078c:	d00f      	beq.n	80007ae <TLHandler+0x1b6>
                doBlink2 = true;
 800078e:	4b4a      	ldr	r3, [pc, #296]	@ (80008b8 <TLHandler+0x2c0>)
 8000790:	2201      	movs	r2, #1
 8000792:	701a      	strb	r2, [r3, #0]
                xEventGroupSetBits(eventGroup, Event_PL2_Pressed_Yellow);
 8000794:	4b47      	ldr	r3, [pc, #284]	@ (80008b4 <TLHandler+0x2bc>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800079c:	4618      	mov	r0, r3
 800079e:	f004 fb16 	bl	8004dce <xEventGroupSetBits>
                vTaskDelay(yellowDelay - elapsedTime);
 80007a2:	68bb      	ldr	r3, [r7, #8]
 80007a4:	f5c3 63fa 	rsb	r3, r3, #2000	@ 0x7d0
 80007a8:	4618      	mov	r0, r3
 80007aa:	f005 fb99 	bl	8005ee0 <vTaskDelay>
              }
              NextState = NSG_EWR;
 80007ae:	4b3e      	ldr	r3, [pc, #248]	@ (80008a8 <TLHandler+0x2b0>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	701a      	strb	r2, [r3, #0]
 80007b4:	e019      	b.n	80007ea <TLHandler+0x1f2>
            } else {
              vTaskDelay(yellowDelay);
 80007b6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80007ba:	f005 fb91 	bl	8005ee0 <vTaskDelay>
              NextState = NSR_EWY;
 80007be:	4b3a      	ldr	r3, [pc, #232]	@ (80008a8 <TLHandler+0x2b0>)
 80007c0:	2202      	movs	r2, #2
 80007c2:	701a      	strb	r2, [r3, #0]
              xEventGroupSetBits(eventGroup, Event_EW_Safe_Walk);
 80007c4:	4b3b      	ldr	r3, [pc, #236]	@ (80008b4 <TLHandler+0x2bc>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	2180      	movs	r1, #128	@ 0x80
 80007ca:	4618      	mov	r0, r3
 80007cc:	f004 faff 	bl	8004dce <xEventGroupSetBits>
              doBlink2 = false;
 80007d0:	4b39      	ldr	r3, [pc, #228]	@ (80008b8 <TLHandler+0x2c0>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	701a      	strb	r2, [r3, #0]
              current_instruction = update_instruction(current_instruction, 0, PLB);
 80007d6:	4b35      	ldr	r3, [pc, #212]	@ (80008ac <TLHandler+0x2b4>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	2202      	movs	r2, #2
 80007dc:	2100      	movs	r1, #0
 80007de:	4618      	mov	r0, r3
 80007e0:	f000 fdc4 	bl	800136c <update_instruction>
 80007e4:	4603      	mov	r3, r0
 80007e6:	4a31      	ldr	r2, [pc, #196]	@ (80008ac <TLHandler+0x2b4>)
 80007e8:	6013      	str	r3, [r2, #0]
            }
            toGreen = true;
 80007ea:	2301      	movs	r3, #1
 80007ec:	77fb      	strb	r3, [r7, #31]
            break;
 80007ee:	e0e2      	b.n	80009b6 <TLHandler+0x3be>
        case NSR_EWY:
            instruction = TL_NS_Red | TL_EW_Yellow;
 80007f0:	4b33      	ldr	r3, [pc, #204]	@ (80008c0 <TLHandler+0x2c8>)
 80007f2:	61bb      	str	r3, [r7, #24]
            current_instruction = update_instruction(current_instruction, instruction, TL);
 80007f4:	4b2d      	ldr	r3, [pc, #180]	@ (80008ac <TLHandler+0x2b4>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	2200      	movs	r2, #0
 80007fa:	69b9      	ldr	r1, [r7, #24]
 80007fc:	4618      	mov	r0, r3
 80007fe:	f000 fdb5 	bl	800136c <update_instruction>
 8000802:	4603      	mov	r3, r0
 8000804:	4a29      	ldr	r2, [pc, #164]	@ (80008ac <TLHandler+0x2b4>)
 8000806:	6013      	str	r3, [r2, #0]
            if (toGreen) {
 8000808:	7ffb      	ldrb	r3, [r7, #31]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d02d      	beq.n	800086a <TLHandler+0x272>
              xStartTimer = xTaskGetTickCount();
 800080e:	f005 fcb9 	bl	8006184 <xTaskGetTickCount>
 8000812:	6178      	str	r0, [r7, #20]
              receivedBits = xEventGroupWaitBits(eventGroup, Event_PL1, pdTRUE, pdFALSE, yellowDelay);
 8000814:	4b27      	ldr	r3, [pc, #156]	@ (80008b4 <TLHandler+0x2bc>)
 8000816:	6818      	ldr	r0, [r3, #0]
 8000818:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800081c:	9300      	str	r3, [sp, #0]
 800081e:	2300      	movs	r3, #0
 8000820:	2201      	movs	r2, #1
 8000822:	2101      	movs	r1, #1
 8000824:	f004 f9c8 	bl	8004bb8 <xEventGroupWaitBits>
 8000828:	6138      	str	r0, [r7, #16]
              xEndTimer = xTaskGetTickCount();
 800082a:	f005 fcab 	bl	8006184 <xTaskGetTickCount>
 800082e:	60f8      	str	r0, [r7, #12]
              elapsedTime = xEndTimer - xStartTimer;
 8000830:	68fa      	ldr	r2, [r7, #12]
 8000832:	697b      	ldr	r3, [r7, #20]
 8000834:	1ad3      	subs	r3, r2, r3
 8000836:	60bb      	str	r3, [r7, #8]
              if(receivedBits & Event_PL1) {
 8000838:	693b      	ldr	r3, [r7, #16]
 800083a:	f003 0301 	and.w	r3, r3, #1
 800083e:	2b00      	cmp	r3, #0
 8000840:	d00f      	beq.n	8000862 <TLHandler+0x26a>
                doBlink1 = true;
 8000842:	4b20      	ldr	r3, [pc, #128]	@ (80008c4 <TLHandler+0x2cc>)
 8000844:	2201      	movs	r2, #1
 8000846:	701a      	strb	r2, [r3, #0]
                xEventGroupSetBits(eventGroup, Event_PL1_Pressed_Yellow);
 8000848:	4b1a      	ldr	r3, [pc, #104]	@ (80008b4 <TLHandler+0x2bc>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000850:	4618      	mov	r0, r3
 8000852:	f004 fabc 	bl	8004dce <xEventGroupSetBits>
                vTaskDelay(yellowDelay - elapsedTime);
 8000856:	68bb      	ldr	r3, [r7, #8]
 8000858:	f5c3 63fa 	rsb	r3, r3, #2000	@ 0x7d0
 800085c:	4618      	mov	r0, r3
 800085e:	f005 fb3f 	bl	8005ee0 <vTaskDelay>
              }
              NextState = NSR_EWG;
 8000862:	4b11      	ldr	r3, [pc, #68]	@ (80008a8 <TLHandler+0x2b0>)
 8000864:	2203      	movs	r2, #3
 8000866:	701a      	strb	r2, [r3, #0]
 8000868:	e019      	b.n	800089e <TLHandler+0x2a6>
            } else {
              vTaskDelay(yellowDelay);
 800086a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800086e:	f005 fb37 	bl	8005ee0 <vTaskDelay>
              NextState = NSY_EWR;
 8000872:	4b0d      	ldr	r3, [pc, #52]	@ (80008a8 <TLHandler+0x2b0>)
 8000874:	2201      	movs	r2, #1
 8000876:	701a      	strb	r2, [r3, #0]
              xEventGroupSetBits(eventGroup, Event_NS_Safe_Walk); // tell the pedestrian light that the N/S traffic is green
 8000878:	4b0e      	ldr	r3, [pc, #56]	@ (80008b4 <TLHandler+0x2bc>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	2140      	movs	r1, #64	@ 0x40
 800087e:	4618      	mov	r0, r3
 8000880:	f004 faa5 	bl	8004dce <xEventGroupSetBits>
              doBlink1 = false;
 8000884:	4b0f      	ldr	r3, [pc, #60]	@ (80008c4 <TLHandler+0x2cc>)
 8000886:	2200      	movs	r2, #0
 8000888:	701a      	strb	r2, [r3, #0]
              current_instruction = update_instruction(current_instruction, 0, PLB);
 800088a:	4b08      	ldr	r3, [pc, #32]	@ (80008ac <TLHandler+0x2b4>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	2202      	movs	r2, #2
 8000890:	2100      	movs	r1, #0
 8000892:	4618      	mov	r0, r3
 8000894:	f000 fd6a 	bl	800136c <update_instruction>
 8000898:	4603      	mov	r3, r0
 800089a:	4a04      	ldr	r2, [pc, #16]	@ (80008ac <TLHandler+0x2b4>)
 800089c:	6013      	str	r3, [r2, #0]
            }
            toGreen = true;
 800089e:	2301      	movs	r3, #1
 80008a0:	77fb      	strb	r3, [r7, #31]
            break;
 80008a2:	e088      	b.n	80009b6 <TLHandler+0x3be>
 80008a4:	200000a0 	.word	0x200000a0
 80008a8:	200000a1 	.word	0x200000a1
 80008ac:	20000080 	.word	0x20000080
 80008b0:	00802084 	.word	0x00802084
 80008b4:	2000007c 	.word	0x2000007c
 80008b8:	20000085 	.word	0x20000085
 80008bc:	00804088 	.word	0x00804088
 80008c0:	00408050 	.word	0x00408050
 80008c4:	20000084 	.word	0x20000084
        case NSR_EWG:
            instruction = TL_NS_Red | TL_EW_Green;
 80008c8:	4b3b      	ldr	r3, [pc, #236]	@ (80009b8 <TLHandler+0x3c0>)
 80008ca:	61bb      	str	r3, [r7, #24]
            current_instruction = update_instruction(current_instruction, instruction, TL);
 80008cc:	4b3b      	ldr	r3, [pc, #236]	@ (80009bc <TLHandler+0x3c4>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	2200      	movs	r2, #0
 80008d2:	69b9      	ldr	r1, [r7, #24]
 80008d4:	4618      	mov	r0, r3
 80008d6:	f000 fd49 	bl	800136c <update_instruction>
 80008da:	4603      	mov	r3, r0
 80008dc:	4a37      	ldr	r2, [pc, #220]	@ (80009bc <TLHandler+0x3c4>)
 80008de:	6013      	str	r3, [r2, #0]
            xStartTimer = xTaskGetTickCount();
 80008e0:	f005 fc50 	bl	8006184 <xTaskGetTickCount>
 80008e4:	6178      	str	r0, [r7, #20]
            receivedBits = xEventGroupWaitBits(eventGroup, Event_PL1 | Event_TL1_Switch | Event_TL3_Switch | Event_TL2_Switch | Event_TL4_Switch | Event_PL1_Pressed_Yellow, pdTRUE, pdFALSE, greenDelay);
 80008e6:	4b36      	ldr	r3, [pc, #216]	@ (80009c0 <TLHandler+0x3c8>)
 80008e8:	6818      	ldr	r0, [r3, #0]
 80008ea:	f242 7310 	movw	r3, #10000	@ 0x2710
 80008ee:	9300      	str	r3, [sp, #0]
 80008f0:	2300      	movs	r3, #0
 80008f2:	2201      	movs	r2, #1
 80008f4:	f240 113d 	movw	r1, #317	@ 0x13d
 80008f8:	f004 f95e 	bl	8004bb8 <xEventGroupWaitBits>
 80008fc:	6138      	str	r0, [r7, #16]
            xEndTimer = xTaskGetTickCount();
 80008fe:	f005 fc41 	bl	8006184 <xTaskGetTickCount>
 8000902:	60f8      	str	r0, [r7, #12]
            elapsedTime = xEndTimer - xStartTimer;
 8000904:	68fa      	ldr	r2, [r7, #12]
 8000906:	697b      	ldr	r3, [r7, #20]
 8000908:	1ad3      	subs	r3, r2, r3
 800090a:	60bb      	str	r3, [r7, #8]

            if(receivedBits & Event_PL1 || receivedBits & Event_PL1_Pressed_Yellow) {
 800090c:	693b      	ldr	r3, [r7, #16]
 800090e:	f003 0301 	and.w	r3, r3, #1
 8000912:	2b00      	cmp	r3, #0
 8000914:	d104      	bne.n	8000920 <TLHandler+0x328>
 8000916:	693b      	ldr	r3, [r7, #16]
 8000918:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800091c:	2b00      	cmp	r3, #0
 800091e:	d015      	beq.n	800094c <TLHandler+0x354>
              doBlink1 = true;
 8000920:	4b28      	ldr	r3, [pc, #160]	@ (80009c4 <TLHandler+0x3cc>)
 8000922:	2201      	movs	r2, #1
 8000924:	701a      	strb	r2, [r3, #0]
              vTaskDelay(greenDelay - elapsedTime < pedestrianDelay ? (greenDelay - elapsedTime) : pedestrianDelay - yellowDelay);
 8000926:	68bb      	ldr	r3, [r7, #8]
 8000928:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 800092c:	3310      	adds	r3, #16
 800092e:	f641 3257 	movw	r2, #6999	@ 0x1b57
 8000932:	4293      	cmp	r3, r2
 8000934:	d804      	bhi.n	8000940 <TLHandler+0x348>
 8000936:	68bb      	ldr	r3, [r7, #8]
 8000938:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 800093c:	3310      	adds	r3, #16
 800093e:	e001      	b.n	8000944 <TLHandler+0x34c>
 8000940:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000944:	4618      	mov	r0, r3
 8000946:	f005 facb 	bl	8005ee0 <vTaskDelay>
 800094a:	e02d      	b.n	80009a8 <TLHandler+0x3b0>
            } else if((receivedBits & Event_TL1_Switch || receivedBits & Event_TL3_Switch) && !(receivedBits & Event_TL2_Switch || receivedBits & Event_TL4_Switch)) {
 800094c:	693b      	ldr	r3, [r7, #16]
 800094e:	f003 0304 	and.w	r3, r3, #4
 8000952:	2b00      	cmp	r3, #0
 8000954:	d104      	bne.n	8000960 <TLHandler+0x368>
 8000956:	693b      	ldr	r3, [r7, #16]
 8000958:	f003 0310 	and.w	r3, r3, #16
 800095c:	2b00      	cmp	r3, #0
 800095e:	d00d      	beq.n	800097c <TLHandler+0x384>
 8000960:	693b      	ldr	r3, [r7, #16]
 8000962:	f003 0308 	and.w	r3, r3, #8
 8000966:	2b00      	cmp	r3, #0
 8000968:	d108      	bne.n	800097c <TLHandler+0x384>
 800096a:	693b      	ldr	r3, [r7, #16]
 800096c:	f003 0320 	and.w	r3, r3, #32
 8000970:	2b00      	cmp	r3, #0
 8000972:	d103      	bne.n	800097c <TLHandler+0x384>
              NextState = NSR_EWG;
 8000974:	4b14      	ldr	r3, [pc, #80]	@ (80009c8 <TLHandler+0x3d0>)
 8000976:	2203      	movs	r2, #3
 8000978:	701a      	strb	r2, [r3, #0]
              break;
 800097a:	e01c      	b.n	80009b6 <TLHandler+0x3be>
            } else if(receivedBits & Event_TL2_Switch || receivedBits & Event_TL4_Switch ) {
 800097c:	693b      	ldr	r3, [r7, #16]
 800097e:	f003 0308 	and.w	r3, r3, #8
 8000982:	2b00      	cmp	r3, #0
 8000984:	d104      	bne.n	8000990 <TLHandler+0x398>
 8000986:	693b      	ldr	r3, [r7, #16]
 8000988:	f003 0320 	and.w	r3, r3, #32
 800098c:	2b00      	cmp	r3, #0
 800098e:	d00b      	beq.n	80009a8 <TLHandler+0x3b0>
              vTaskDelay(greenDelay - elapsedTime < redDelayMax ? (greenDelay - elapsedTime) : redDelayMax);
 8000990:	68bb      	ldr	r3, [r7, #8]
 8000992:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 8000996:	3310      	adds	r3, #16
 8000998:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800099c:	bf28      	it	cs
 800099e:	f44f 737a 	movcs.w	r3, #1000	@ 0x3e8
 80009a2:	4618      	mov	r0, r3
 80009a4:	f005 fa9c 	bl	8005ee0 <vTaskDelay>
            }
            toGreen = false;
 80009a8:	2300      	movs	r3, #0
 80009aa:	77fb      	strb	r3, [r7, #31]
            NextState = NSR_EWY;
 80009ac:	4b06      	ldr	r3, [pc, #24]	@ (80009c8 <TLHandler+0x3d0>)
 80009ae:	2202      	movs	r2, #2
 80009b0:	701a      	strb	r2, [r3, #0]
            break;
 80009b2:	bf00      	nop
 80009b4:	e639      	b.n	800062a <TLHandler+0x32>
        State = NextState;
 80009b6:	e638      	b.n	800062a <TLHandler+0x32>
 80009b8:	00208030 	.word	0x00208030
 80009bc:	20000080 	.word	0x20000080
 80009c0:	2000007c 	.word	0x2000007c
 80009c4:	20000084 	.word	0x20000084
 80009c8:	200000a1 	.word	0x200000a1

080009cc <PLHandler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PLHandler */
void PLHandler(void *argument)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b086      	sub	sp, #24
 80009d0:	af02      	add	r7, sp, #8
 80009d2:	6078      	str	r0, [r7, #4]
  EventBits_t receivedBits;
  uint32_t instruction;
  for(;;)
  {

	  receivedBits = xEventGroupWaitBits(eventGroup, Event_NS_Safe_Walk  | Event_EW_Safe_Walk, pdTRUE, pdFALSE, portMAX_DELAY);
 80009d4:	4b17      	ldr	r3, [pc, #92]	@ (8000a34 <PLHandler+0x68>)
 80009d6:	6818      	ldr	r0, [r3, #0]
 80009d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80009dc:	9300      	str	r3, [sp, #0]
 80009de:	2300      	movs	r3, #0
 80009e0:	2201      	movs	r2, #1
 80009e2:	21c0      	movs	r1, #192	@ 0xc0
 80009e4:	f004 f8e8 	bl	8004bb8 <xEventGroupWaitBits>
 80009e8:	60f8      	str	r0, [r7, #12]
      if(receivedBits & Event_NS_Safe_Walk) {
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d00c      	beq.n	8000a0e <PLHandler+0x42>
    	  instruction = PL1_Green | PL2_Red;
 80009f4:	f44f 2301 	mov.w	r3, #528384	@ 0x81000
 80009f8:	60bb      	str	r3, [r7, #8]
    	  current_instruction = update_instruction(current_instruction, instruction, PL);
 80009fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000a38 <PLHandler+0x6c>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	2201      	movs	r2, #1
 8000a00:	68b9      	ldr	r1, [r7, #8]
 8000a02:	4618      	mov	r0, r3
 8000a04:	f000 fcb2 	bl	800136c <update_instruction>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	4a0b      	ldr	r2, [pc, #44]	@ (8000a38 <PLHandler+0x6c>)
 8000a0c:	6013      	str	r3, [r2, #0]
      }
      if(receivedBits & Event_EW_Safe_Walk) {
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d0dd      	beq.n	80009d4 <PLHandler+0x8>
    	  instruction = PL1_Red | PL2_Green;
 8000a18:	4b08      	ldr	r3, [pc, #32]	@ (8000a3c <PLHandler+0x70>)
 8000a1a:	60bb      	str	r3, [r7, #8]
    	  current_instruction = update_instruction(current_instruction, instruction, PL);
 8000a1c:	4b06      	ldr	r3, [pc, #24]	@ (8000a38 <PLHandler+0x6c>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	2201      	movs	r2, #1
 8000a22:	68b9      	ldr	r1, [r7, #8]
 8000a24:	4618      	mov	r0, r3
 8000a26:	f000 fca1 	bl	800136c <update_instruction>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	4a02      	ldr	r2, [pc, #8]	@ (8000a38 <PLHandler+0x6c>)
 8000a2e:	6013      	str	r3, [r2, #0]
	  receivedBits = xEventGroupWaitBits(eventGroup, Event_NS_Safe_Walk  | Event_EW_Safe_Walk, pdTRUE, pdFALSE, portMAX_DELAY);
 8000a30:	e7d0      	b.n	80009d4 <PLHandler+0x8>
 8000a32:	bf00      	nop
 8000a34:	2000007c 	.word	0x2000007c
 8000a38:	20000080 	.word	0x20000080
 8000a3c:	00100800 	.word	0x00100800

08000a40 <InHandler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_InHandler */
void InHandler(void *argument)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN InHandler */
  /* Infinite loop */
  for(;;)
  {
    if (HAL_GPIO_ReadPin(PL2_Switch_GPIO_Port, PL2_Switch_Pin) == GPIO_PIN_RESET) {
 8000a48:	2180      	movs	r1, #128	@ 0x80
 8000a4a:	4840      	ldr	r0, [pc, #256]	@ (8000b4c <InHandler+0x10c>)
 8000a4c:	f001 f842 	bl	8001ad4 <HAL_GPIO_ReadPin>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d106      	bne.n	8000a64 <InHandler+0x24>
      xEventGroupSetBits(eventGroup, Event_PL2);
 8000a56:	4b3e      	ldr	r3, [pc, #248]	@ (8000b50 <InHandler+0x110>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	2102      	movs	r1, #2
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f004 f9b6 	bl	8004dce <xEventGroupSetBits>
 8000a62:	e005      	b.n	8000a70 <InHandler+0x30>
	  } else {
      xEventGroupClearBits(eventGroup, Event_PL2);
 8000a64:	4b3a      	ldr	r3, [pc, #232]	@ (8000b50 <InHandler+0x110>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	2102      	movs	r1, #2
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f004 f976 	bl	8004d5c <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(PL1_Switch_GPIO_Port, PL1_Switch_Pin) == GPIO_PIN_RESET) {
 8000a70:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a78:	f001 f82c 	bl	8001ad4 <HAL_GPIO_ReadPin>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d106      	bne.n	8000a90 <InHandler+0x50>
      xEventGroupSetBits(eventGroup, Event_PL1);
 8000a82:	4b33      	ldr	r3, [pc, #204]	@ (8000b50 <InHandler+0x110>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	2101      	movs	r1, #1
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f004 f9a0 	bl	8004dce <xEventGroupSetBits>
 8000a8e:	e005      	b.n	8000a9c <InHandler+0x5c>
    } else {
      xEventGroupClearBits(eventGroup, Event_PL1);
 8000a90:	4b2f      	ldr	r3, [pc, #188]	@ (8000b50 <InHandler+0x110>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	2101      	movs	r1, #1
 8000a96:	4618      	mov	r0, r3
 8000a98:	f004 f960 	bl	8004d5c <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(TL1_Car_GPIO_Port,TL1_Car_Pin) == GPIO_PIN_RESET) {
 8000a9c:	2110      	movs	r1, #16
 8000a9e:	482d      	ldr	r0, [pc, #180]	@ (8000b54 <InHandler+0x114>)
 8000aa0:	f001 f818 	bl	8001ad4 <HAL_GPIO_ReadPin>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d106      	bne.n	8000ab8 <InHandler+0x78>
      xEventGroupSetBits(eventGroup, Event_TL1_Switch);
 8000aaa:	4b29      	ldr	r3, [pc, #164]	@ (8000b50 <InHandler+0x110>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	2104      	movs	r1, #4
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f004 f98c 	bl	8004dce <xEventGroupSetBits>
 8000ab6:	e005      	b.n	8000ac4 <InHandler+0x84>
    } else {
      xEventGroupClearBits(eventGroup, Event_TL1_Switch);
 8000ab8:	4b25      	ldr	r3, [pc, #148]	@ (8000b50 <InHandler+0x110>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	2104      	movs	r1, #4
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f004 f94c 	bl	8004d5c <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(TL2_Car_GPIO_Port,TL2_Car_Pin) == GPIO_PIN_RESET) {
 8000ac4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ac8:	4820      	ldr	r0, [pc, #128]	@ (8000b4c <InHandler+0x10c>)
 8000aca:	f001 f803 	bl	8001ad4 <HAL_GPIO_ReadPin>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d106      	bne.n	8000ae2 <InHandler+0xa2>
      xEventGroupSetBits(eventGroup, Event_TL2_Switch);
 8000ad4:	4b1e      	ldr	r3, [pc, #120]	@ (8000b50 <InHandler+0x110>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	2108      	movs	r1, #8
 8000ada:	4618      	mov	r0, r3
 8000adc:	f004 f977 	bl	8004dce <xEventGroupSetBits>
 8000ae0:	e005      	b.n	8000aee <InHandler+0xae>
    } else {
      xEventGroupClearBits(eventGroup, Event_TL2_Switch);
 8000ae2:	4b1b      	ldr	r3, [pc, #108]	@ (8000b50 <InHandler+0x110>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	2108      	movs	r1, #8
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f004 f937 	bl	8004d5c <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(TL3_Car_GPIO_Port,TL3_Car_Pin) == GPIO_PIN_RESET) {
 8000aee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000af2:	4816      	ldr	r0, [pc, #88]	@ (8000b4c <InHandler+0x10c>)
 8000af4:	f000 ffee 	bl	8001ad4 <HAL_GPIO_ReadPin>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d106      	bne.n	8000b0c <InHandler+0xcc>
      xEventGroupSetBits(eventGroup, Event_TL3_Switch);
 8000afe:	4b14      	ldr	r3, [pc, #80]	@ (8000b50 <InHandler+0x110>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	2110      	movs	r1, #16
 8000b04:	4618      	mov	r0, r3
 8000b06:	f004 f962 	bl	8004dce <xEventGroupSetBits>
 8000b0a:	e005      	b.n	8000b18 <InHandler+0xd8>
    } else {
      xEventGroupClearBits(eventGroup, Event_TL3_Switch);
 8000b0c:	4b10      	ldr	r3, [pc, #64]	@ (8000b50 <InHandler+0x110>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	2110      	movs	r1, #16
 8000b12:	4618      	mov	r0, r3
 8000b14:	f004 f922 	bl	8004d5c <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(TL4_Car_GPIO_Port,TL4_Car_Pin)  == GPIO_PIN_RESET) {
 8000b18:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b20:	f000 ffd8 	bl	8001ad4 <HAL_GPIO_ReadPin>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d106      	bne.n	8000b38 <InHandler+0xf8>
      xEventGroupSetBits(eventGroup, Event_TL4_Switch);
 8000b2a:	4b09      	ldr	r3, [pc, #36]	@ (8000b50 <InHandler+0x110>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	2120      	movs	r1, #32
 8000b30:	4618      	mov	r0, r3
 8000b32:	f004 f94c 	bl	8004dce <xEventGroupSetBits>
 8000b36:	e005      	b.n	8000b44 <InHandler+0x104>
    } else {
      xEventGroupClearBits(eventGroup, Event_TL4_Switch);
 8000b38:	4b05      	ldr	r3, [pc, #20]	@ (8000b50 <InHandler+0x110>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	2120      	movs	r1, #32
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f004 f90c 	bl	8004d5c <xEventGroupClearBits>
    }
	  vTaskDelay(10);
 8000b44:	200a      	movs	r0, #10
 8000b46:	f005 f9cb 	bl	8005ee0 <vTaskDelay>
    if (HAL_GPIO_ReadPin(PL2_Switch_GPIO_Port, PL2_Switch_Pin) == GPIO_PIN_RESET) {
 8000b4a:	e77d      	b.n	8000a48 <InHandler+0x8>
 8000b4c:	48000400 	.word	0x48000400
 8000b50:	2000007c 	.word	0x2000007c
 8000b54:	48000800 	.word	0x48000800

08000b58 <blinkTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_blinkTask */
void blinkTask(void *argument)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN blinkTask */
  /* Infinite loop */
  for(;;)
  {
    if (doBlink1 || doBlink2) {
 8000b60:	4b22      	ldr	r3, [pc, #136]	@ (8000bec <blinkTask+0x94>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d103      	bne.n	8000b70 <blinkTask+0x18>
 8000b68:	4b21      	ldr	r3, [pc, #132]	@ (8000bf0 <blinkTask+0x98>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d029      	beq.n	8000bc4 <blinkTask+0x6c>
      uint32_t instruction = 0x0;
 8000b70:	2300      	movs	r3, #0
 8000b72:	60fb      	str	r3, [r7, #12]
      if (doBlink1) instruction |= blinkState ? PL1_Blue : 0;
 8000b74:	4b1d      	ldr	r3, [pc, #116]	@ (8000bec <blinkTask+0x94>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d00a      	beq.n	8000b92 <blinkTask+0x3a>
 8000b7c:	4b1d      	ldr	r3, [pc, #116]	@ (8000bf4 <blinkTask+0x9c>)
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d002      	beq.n	8000b8a <blinkTask+0x32>
 8000b84:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8000b88:	e000      	b.n	8000b8c <blinkTask+0x34>
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	68fa      	ldr	r2, [r7, #12]
 8000b8e:	4313      	orrs	r3, r2
 8000b90:	60fb      	str	r3, [r7, #12]
      if (doBlink2) instruction |= blinkState ? PL2_Blue : 0;
 8000b92:	4b17      	ldr	r3, [pc, #92]	@ (8000bf0 <blinkTask+0x98>)
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d00a      	beq.n	8000bb0 <blinkTask+0x58>
 8000b9a:	4b16      	ldr	r3, [pc, #88]	@ (8000bf4 <blinkTask+0x9c>)
 8000b9c:	781b      	ldrb	r3, [r3, #0]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d002      	beq.n	8000ba8 <blinkTask+0x50>
 8000ba2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ba6:	e000      	b.n	8000baa <blinkTask+0x52>
 8000ba8:	2300      	movs	r3, #0
 8000baa:	68fa      	ldr	r2, [r7, #12]
 8000bac:	4313      	orrs	r3, r2
 8000bae:	60fb      	str	r3, [r7, #12]
      current_instruction = update_instruction(current_instruction, instruction, PLB);
 8000bb0:	4b11      	ldr	r3, [pc, #68]	@ (8000bf8 <blinkTask+0xa0>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	2202      	movs	r2, #2
 8000bb6:	68f9      	ldr	r1, [r7, #12]
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f000 fbd7 	bl	800136c <update_instruction>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	4a0d      	ldr	r2, [pc, #52]	@ (8000bf8 <blinkTask+0xa0>)
 8000bc2:	6013      	str	r3, [r2, #0]
    }
    blinkState = !blinkState;
 8000bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8000bf4 <blinkTask+0x9c>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	bf14      	ite	ne
 8000bcc:	2301      	movne	r3, #1
 8000bce:	2300      	moveq	r3, #0
 8000bd0:	b2db      	uxtb	r3, r3
 8000bd2:	f083 0301 	eor.w	r3, r3, #1
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	f003 0301 	and.w	r3, r3, #1
 8000bdc:	b2da      	uxtb	r2, r3
 8000bde:	4b05      	ldr	r3, [pc, #20]	@ (8000bf4 <blinkTask+0x9c>)
 8000be0:	701a      	strb	r2, [r3, #0]
    vTaskDelay(toggleFreq);
 8000be2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000be6:	f005 f97b 	bl	8005ee0 <vTaskDelay>
    if (doBlink1 || doBlink2) {
 8000bea:	e7b9      	b.n	8000b60 <blinkTask+0x8>
 8000bec:	20000084 	.word	0x20000084
 8000bf0:	20000085 	.word	0x20000085
 8000bf4:	20000086 	.word	0x20000086
 8000bf8:	20000080 	.word	0x20000080

08000bfc <MX_GPIO_Init>:
     PC12   ------> UART5_TX
     PD2   ------> UART5_RX
     PB6   ------> I2C1_SCL
*/
void MX_GPIO_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b08a      	sub	sp, #40	@ 0x28
 8000c00:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c02:	f107 0314 	add.w	r3, r7, #20
 8000c06:	2200      	movs	r2, #0
 8000c08:	601a      	str	r2, [r3, #0]
 8000c0a:	605a      	str	r2, [r3, #4]
 8000c0c:	609a      	str	r2, [r3, #8]
 8000c0e:	60da      	str	r2, [r3, #12]
 8000c10:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c12:	4b79      	ldr	r3, [pc, #484]	@ (8000df8 <MX_GPIO_Init+0x1fc>)
 8000c14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c16:	4a78      	ldr	r2, [pc, #480]	@ (8000df8 <MX_GPIO_Init+0x1fc>)
 8000c18:	f043 0304 	orr.w	r3, r3, #4
 8000c1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c1e:	4b76      	ldr	r3, [pc, #472]	@ (8000df8 <MX_GPIO_Init+0x1fc>)
 8000c20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c22:	f003 0304 	and.w	r3, r3, #4
 8000c26:	613b      	str	r3, [r7, #16]
 8000c28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c2a:	4b73      	ldr	r3, [pc, #460]	@ (8000df8 <MX_GPIO_Init+0x1fc>)
 8000c2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c2e:	4a72      	ldr	r2, [pc, #456]	@ (8000df8 <MX_GPIO_Init+0x1fc>)
 8000c30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c36:	4b70      	ldr	r3, [pc, #448]	@ (8000df8 <MX_GPIO_Init+0x1fc>)
 8000c38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c3e:	60fb      	str	r3, [r7, #12]
 8000c40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c42:	4b6d      	ldr	r3, [pc, #436]	@ (8000df8 <MX_GPIO_Init+0x1fc>)
 8000c44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c46:	4a6c      	ldr	r2, [pc, #432]	@ (8000df8 <MX_GPIO_Init+0x1fc>)
 8000c48:	f043 0301 	orr.w	r3, r3, #1
 8000c4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c4e:	4b6a      	ldr	r3, [pc, #424]	@ (8000df8 <MX_GPIO_Init+0x1fc>)
 8000c50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c52:	f003 0301 	and.w	r3, r3, #1
 8000c56:	60bb      	str	r3, [r7, #8]
 8000c58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c5a:	4b67      	ldr	r3, [pc, #412]	@ (8000df8 <MX_GPIO_Init+0x1fc>)
 8000c5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c5e:	4a66      	ldr	r2, [pc, #408]	@ (8000df8 <MX_GPIO_Init+0x1fc>)
 8000c60:	f043 0302 	orr.w	r3, r3, #2
 8000c64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c66:	4b64      	ldr	r3, [pc, #400]	@ (8000df8 <MX_GPIO_Init+0x1fc>)
 8000c68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c6a:	f003 0302 	and.w	r3, r3, #2
 8000c6e:	607b      	str	r3, [r7, #4]
 8000c70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c72:	4b61      	ldr	r3, [pc, #388]	@ (8000df8 <MX_GPIO_Init+0x1fc>)
 8000c74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c76:	4a60      	ldr	r2, [pc, #384]	@ (8000df8 <MX_GPIO_Init+0x1fc>)
 8000c78:	f043 0308 	orr.w	r3, r3, #8
 8000c7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c7e:	4b5e      	ldr	r3, [pc, #376]	@ (8000df8 <MX_GPIO_Init+0x1fc>)
 8000c80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c82:	f003 0308 	and.w	r3, r3, #8
 8000c86:	603b      	str	r3, [r7, #0]
 8000c88:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, USR_LED1_Pin|SR_STCP_Pin|USR_LED2_Pin, GPIO_PIN_RESET);
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	f249 0104 	movw	r1, #36868	@ 0x9004
 8000c90:	485a      	ldr	r0, [pc, #360]	@ (8000dfc <MX_GPIO_Init+0x200>)
 8000c92:	f000 ff37 	bl	8001b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SR_Enable_Pin|Disp_Data_Pin, GPIO_PIN_RESET);
 8000c96:	2200      	movs	r2, #0
 8000c98:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8000c9c:	4858      	ldr	r0, [pc, #352]	@ (8000e00 <MX_GPIO_Init+0x204>)
 8000c9e:	f000 ff31 	bl	8001b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SR_Reset_GPIO_Port, SR_Reset_Pin, GPIO_PIN_RESET);
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ca8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cac:	f000 ff2a 	bl	8001b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000cb0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cb6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000cba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000cc0:	f107 0314 	add.w	r3, r7, #20
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	484e      	ldr	r0, [pc, #312]	@ (8000e00 <MX_GPIO_Init+0x204>)
 8000cc8:	f000 fd5a 	bl	8001780 <HAL_GPIO_Init>

  /*Configure GPIO pin : TL1_Car_Pin */
  GPIO_InitStruct.Pin = TL1_Car_Pin;
 8000ccc:	2310      	movs	r3, #16
 8000cce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL1_Car_GPIO_Port, &GPIO_InitStruct);
 8000cd8:	f107 0314 	add.w	r3, r7, #20
 8000cdc:	4619      	mov	r1, r3
 8000cde:	4848      	ldr	r0, [pc, #288]	@ (8000e00 <MX_GPIO_Init+0x204>)
 8000ce0:	f000 fd4e 	bl	8001780 <HAL_GPIO_Init>

  /*Configure GPIO pin : Poti_Pin */
  GPIO_InitStruct.Pin = Poti_Pin;
 8000ce4:	2302      	movs	r3, #2
 8000ce6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ce8:	2303      	movs	r3, #3
 8000cea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cec:	2300      	movs	r3, #0
 8000cee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Poti_GPIO_Port, &GPIO_InitStruct);
 8000cf0:	f107 0314 	add.w	r3, r7, #20
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	4841      	ldr	r0, [pc, #260]	@ (8000dfc <MX_GPIO_Init+0x200>)
 8000cf8:	f000 fd42 	bl	8001780 <HAL_GPIO_Init>

  /*Configure GPIO pins : USR_LED1_Pin SR_STCP_Pin USR_LED2_Pin */
  GPIO_InitStruct.Pin = USR_LED1_Pin|SR_STCP_Pin|USR_LED2_Pin;
 8000cfc:	f249 0304 	movw	r3, #36868	@ 0x9004
 8000d00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d02:	2301      	movs	r3, #1
 8000d04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d06:	2300      	movs	r3, #0
 8000d08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d0e:	f107 0314 	add.w	r3, r7, #20
 8000d12:	4619      	mov	r1, r3
 8000d14:	4839      	ldr	r0, [pc, #228]	@ (8000dfc <MX_GPIO_Init+0x200>)
 8000d16:	f000 fd33 	bl	8001780 <HAL_GPIO_Init>

  /*Configure GPIO pins : TL2_Car_Pin TL3_Car_Pin PL2_Switch_Pin */
  GPIO_InitStruct.Pin = TL2_Car_Pin|TL3_Car_Pin|PL2_Switch_Pin;
 8000d1a:	f44f 43c1 	mov.w	r3, #24704	@ 0x6080
 8000d1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d20:	2300      	movs	r3, #0
 8000d22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d24:	2301      	movs	r3, #1
 8000d26:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d28:	f107 0314 	add.w	r3, r7, #20
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	4833      	ldr	r0, [pc, #204]	@ (8000dfc <MX_GPIO_Init+0x200>)
 8000d30:	f000 fd26 	bl	8001780 <HAL_GPIO_Init>

  /*Configure GPIO pins : SR_Enable_Pin Disp_Data_Pin */
  GPIO_InitStruct.Pin = SR_Enable_Pin|Disp_Data_Pin;
 8000d34:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000d38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d42:	2300      	movs	r3, #0
 8000d44:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d46:	f107 0314 	add.w	r3, r7, #20
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	482c      	ldr	r0, [pc, #176]	@ (8000e00 <MX_GPIO_Init+0x204>)
 8000d4e:	f000 fd17 	bl	8001780 <HAL_GPIO_Init>

  /*Configure GPIO pin : SR_Reset_Pin */
  GPIO_InitStruct.Pin = SR_Reset_Pin;
 8000d52:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d58:	2301      	movs	r3, #1
 8000d5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d60:	2300      	movs	r3, #0
 8000d62:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SR_Reset_GPIO_Port, &GPIO_InitStruct);
 8000d64:	f107 0314 	add.w	r3, r7, #20
 8000d68:	4619      	mov	r1, r3
 8000d6a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d6e:	f000 fd07 	bl	8001780 <HAL_GPIO_Init>

  /*Configure GPIO pins : TL4_Car_Pin PL1_Switch_Pin */
  GPIO_InitStruct.Pin = TL4_Car_Pin|PL1_Switch_Pin;
 8000d72:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 8000d76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d80:	f107 0314 	add.w	r3, r7, #20
 8000d84:	4619      	mov	r1, r3
 8000d86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d8a:	f000 fcf9 	bl	8001780 <HAL_GPIO_Init>

  /*Configure GPIO pin : UART_TX_Pin */
  GPIO_InitStruct.Pin = UART_TX_Pin;
 8000d8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d94:	2302      	movs	r3, #2
 8000d96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d9c:	2303      	movs	r3, #3
 8000d9e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8000da0:	2308      	movs	r3, #8
 8000da2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(UART_TX_GPIO_Port, &GPIO_InitStruct);
 8000da4:	f107 0314 	add.w	r3, r7, #20
 8000da8:	4619      	mov	r1, r3
 8000daa:	4815      	ldr	r0, [pc, #84]	@ (8000e00 <MX_GPIO_Init+0x204>)
 8000dac:	f000 fce8 	bl	8001780 <HAL_GPIO_Init>

  /*Configure GPIO pin : UART_RX_Pin */
  GPIO_InitStruct.Pin = UART_RX_Pin;
 8000db0:	2304      	movs	r3, #4
 8000db2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db4:	2302      	movs	r3, #2
 8000db6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db8:	2300      	movs	r3, #0
 8000dba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dbc:	2303      	movs	r3, #3
 8000dbe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8000dc0:	2308      	movs	r3, #8
 8000dc2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(UART_RX_GPIO_Port, &GPIO_InitStruct);
 8000dc4:	f107 0314 	add.w	r3, r7, #20
 8000dc8:	4619      	mov	r1, r3
 8000dca:	480e      	ldr	r0, [pc, #56]	@ (8000e04 <MX_GPIO_Init+0x208>)
 8000dcc:	f000 fcd8 	bl	8001780 <HAL_GPIO_Init>

  /*Configure GPIO pin : Disp_Reset_Pin */
  GPIO_InitStruct.Pin = Disp_Reset_Pin;
 8000dd0:	2340      	movs	r3, #64	@ 0x40
 8000dd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dd4:	2312      	movs	r3, #18
 8000dd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ddc:	2303      	movs	r3, #3
 8000dde:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000de0:	2304      	movs	r3, #4
 8000de2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(Disp_Reset_GPIO_Port, &GPIO_InitStruct);
 8000de4:	f107 0314 	add.w	r3, r7, #20
 8000de8:	4619      	mov	r1, r3
 8000dea:	4804      	ldr	r0, [pc, #16]	@ (8000dfc <MX_GPIO_Init+0x200>)
 8000dec:	f000 fcc8 	bl	8001780 <HAL_GPIO_Init>

}
 8000df0:	bf00      	nop
 8000df2:	3728      	adds	r7, #40	@ 0x28
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	40021000 	.word	0x40021000
 8000dfc:	48000400 	.word	0x48000400
 8000e00:	48000800 	.word	0x48000800
 8000e04:	48000c00 	.word	0x48000c00

08000e08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e0c:	f000 fb96 	bl	800153c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e10:	f000 f810 	bl	8000e34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e14:	f7ff fef2 	bl	8000bfc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000e18:	f000 fada 	bl	80013d0 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000e1c:	f000 f874 	bl	8000f08 <MX_SPI2_Init>
  MX_SPI3_Init();
 8000e20:	f000 f8b0 	bl	8000f84 <MX_SPI3_Init>
#endif

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000e24:	f003 fd82 	bl	800492c <osKernelInitialize>
  MX_FREERTOS_Init();
 8000e28:	f7ff fb68 	bl	80004fc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000e2c:	f003 fda2 	bl	8004974 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e30:	bf00      	nop
 8000e32:	e7fd      	b.n	8000e30 <main+0x28>

08000e34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b096      	sub	sp, #88	@ 0x58
 8000e38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e3a:	f107 0314 	add.w	r3, r7, #20
 8000e3e:	2244      	movs	r2, #68	@ 0x44
 8000e40:	2100      	movs	r1, #0
 8000e42:	4618      	mov	r0, r3
 8000e44:	f006 fede 	bl	8007c04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e48:	463b      	mov	r3, r7
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	601a      	str	r2, [r3, #0]
 8000e4e:	605a      	str	r2, [r3, #4]
 8000e50:	609a      	str	r2, [r3, #8]
 8000e52:	60da      	str	r2, [r3, #12]
 8000e54:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000e56:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000e5a:	f000 fe79 	bl	8001b50 <HAL_PWREx_ControlVoltageScaling>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d001      	beq.n	8000e68 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000e64:	f000 f84a 	bl	8000efc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e68:	2302      	movs	r3, #2
 8000e6a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e6c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e70:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e72:	2310      	movs	r3, #16
 8000e74:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e76:	2302      	movs	r3, #2
 8000e78:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000e82:	230a      	movs	r3, #10
 8000e84:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000e86:	2307      	movs	r3, #7
 8000e88:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000e8a:	2302      	movs	r3, #2
 8000e8c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000e8e:	2302      	movs	r3, #2
 8000e90:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e92:	f107 0314 	add.w	r3, r7, #20
 8000e96:	4618      	mov	r0, r3
 8000e98:	f000 feb0 	bl	8001bfc <HAL_RCC_OscConfig>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000ea2:	f000 f82b 	bl	8000efc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ea6:	230f      	movs	r3, #15
 8000ea8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000eaa:	2303      	movs	r3, #3
 8000eac:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000eba:	463b      	mov	r3, r7
 8000ebc:	2104      	movs	r1, #4
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f001 fa78 	bl	80023b4 <HAL_RCC_ClockConfig>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000eca:	f000 f817 	bl	8000efc <Error_Handler>
  }
}
 8000ece:	bf00      	nop
 8000ed0:	3758      	adds	r7, #88	@ 0x58
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
	...

08000ed8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a04      	ldr	r2, [pc, #16]	@ (8000ef8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d101      	bne.n	8000eee <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000eea:	f000 fb47 	bl	800157c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	3708      	adds	r7, #8
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	40012c00 	.word	0x40012c00

08000efc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f00:	b672      	cpsid	i
}
 8000f02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f04:	bf00      	nop
 8000f06:	e7fd      	b.n	8000f04 <Error_Handler+0x8>

08000f08 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000f0c:	4b1b      	ldr	r3, [pc, #108]	@ (8000f7c <MX_SPI2_Init+0x74>)
 8000f0e:	4a1c      	ldr	r2, [pc, #112]	@ (8000f80 <MX_SPI2_Init+0x78>)
 8000f10:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000f12:	4b1a      	ldr	r3, [pc, #104]	@ (8000f7c <MX_SPI2_Init+0x74>)
 8000f14:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f18:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000f1a:	4b18      	ldr	r3, [pc, #96]	@ (8000f7c <MX_SPI2_Init+0x74>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000f20:	4b16      	ldr	r3, [pc, #88]	@ (8000f7c <MX_SPI2_Init+0x74>)
 8000f22:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000f26:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f28:	4b14      	ldr	r3, [pc, #80]	@ (8000f7c <MX_SPI2_Init+0x74>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f2e:	4b13      	ldr	r3, [pc, #76]	@ (8000f7c <MX_SPI2_Init+0x74>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000f34:	4b11      	ldr	r3, [pc, #68]	@ (8000f7c <MX_SPI2_Init+0x74>)
 8000f36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f3a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f7c <MX_SPI2_Init+0x74>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f42:	4b0e      	ldr	r3, [pc, #56]	@ (8000f7c <MX_SPI2_Init+0x74>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f48:	4b0c      	ldr	r3, [pc, #48]	@ (8000f7c <MX_SPI2_Init+0x74>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f7c <MX_SPI2_Init+0x74>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000f54:	4b09      	ldr	r3, [pc, #36]	@ (8000f7c <MX_SPI2_Init+0x74>)
 8000f56:	2207      	movs	r2, #7
 8000f58:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f5a:	4b08      	ldr	r3, [pc, #32]	@ (8000f7c <MX_SPI2_Init+0x74>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f60:	4b06      	ldr	r3, [pc, #24]	@ (8000f7c <MX_SPI2_Init+0x74>)
 8000f62:	2208      	movs	r2, #8
 8000f64:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000f66:	4805      	ldr	r0, [pc, #20]	@ (8000f7c <MX_SPI2_Init+0x74>)
 8000f68:	f002 f936 	bl	80031d8 <HAL_SPI_Init>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000f72:	f7ff ffc3 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	200000a4 	.word	0x200000a4
 8000f80:	40003800 	.word	0x40003800

08000f84 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000f88:	4b1b      	ldr	r3, [pc, #108]	@ (8000ff8 <MX_SPI3_Init+0x74>)
 8000f8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000ffc <MX_SPI3_Init+0x78>)
 8000f8c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000f8e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ff8 <MX_SPI3_Init+0x74>)
 8000f90:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f94:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000f96:	4b18      	ldr	r3, [pc, #96]	@ (8000ff8 <MX_SPI3_Init+0x74>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f9c:	4b16      	ldr	r3, [pc, #88]	@ (8000ff8 <MX_SPI3_Init+0x74>)
 8000f9e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000fa2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fa4:	4b14      	ldr	r3, [pc, #80]	@ (8000ff8 <MX_SPI3_Init+0x74>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000faa:	4b13      	ldr	r3, [pc, #76]	@ (8000ff8 <MX_SPI3_Init+0x74>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000fb0:	4b11      	ldr	r3, [pc, #68]	@ (8000ff8 <MX_SPI3_Init+0x74>)
 8000fb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000fb6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000fb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff8 <MX_SPI3_Init+0x74>)
 8000fba:	2228      	movs	r2, #40	@ 0x28
 8000fbc:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_LSB;
 8000fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff8 <MX_SPI3_Init+0x74>)
 8000fc0:	2280      	movs	r2, #128	@ 0x80
 8000fc2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ff8 <MX_SPI3_Init+0x74>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fca:	4b0b      	ldr	r3, [pc, #44]	@ (8000ff8 <MX_SPI3_Init+0x74>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000fd0:	4b09      	ldr	r3, [pc, #36]	@ (8000ff8 <MX_SPI3_Init+0x74>)
 8000fd2:	2207      	movs	r2, #7
 8000fd4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000fd6:	4b08      	ldr	r3, [pc, #32]	@ (8000ff8 <MX_SPI3_Init+0x74>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000fdc:	4b06      	ldr	r3, [pc, #24]	@ (8000ff8 <MX_SPI3_Init+0x74>)
 8000fde:	2208      	movs	r2, #8
 8000fe0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000fe2:	4805      	ldr	r0, [pc, #20]	@ (8000ff8 <MX_SPI3_Init+0x74>)
 8000fe4:	f002 f8f8 	bl	80031d8 <HAL_SPI_Init>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000fee:	f7ff ff85 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000ff2:	bf00      	nop
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	20000108 	.word	0x20000108
 8000ffc:	40003c00 	.word	0x40003c00

08001000 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b08e      	sub	sp, #56	@ 0x38
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001008:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a4b      	ldr	r2, [pc, #300]	@ (800114c <HAL_SPI_MspInit+0x14c>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d145      	bne.n	80010ae <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001022:	4b4b      	ldr	r3, [pc, #300]	@ (8001150 <HAL_SPI_MspInit+0x150>)
 8001024:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001026:	4a4a      	ldr	r2, [pc, #296]	@ (8001150 <HAL_SPI_MspInit+0x150>)
 8001028:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800102c:	6593      	str	r3, [r2, #88]	@ 0x58
 800102e:	4b48      	ldr	r3, [pc, #288]	@ (8001150 <HAL_SPI_MspInit+0x150>)
 8001030:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001032:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001036:	623b      	str	r3, [r7, #32]
 8001038:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800103a:	4b45      	ldr	r3, [pc, #276]	@ (8001150 <HAL_SPI_MspInit+0x150>)
 800103c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800103e:	4a44      	ldr	r2, [pc, #272]	@ (8001150 <HAL_SPI_MspInit+0x150>)
 8001040:	f043 0304 	orr.w	r3, r3, #4
 8001044:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001046:	4b42      	ldr	r3, [pc, #264]	@ (8001150 <HAL_SPI_MspInit+0x150>)
 8001048:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800104a:	f003 0304 	and.w	r3, r3, #4
 800104e:	61fb      	str	r3, [r7, #28]
 8001050:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001052:	4b3f      	ldr	r3, [pc, #252]	@ (8001150 <HAL_SPI_MspInit+0x150>)
 8001054:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001056:	4a3e      	ldr	r2, [pc, #248]	@ (8001150 <HAL_SPI_MspInit+0x150>)
 8001058:	f043 0302 	orr.w	r3, r3, #2
 800105c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800105e:	4b3c      	ldr	r3, [pc, #240]	@ (8001150 <HAL_SPI_MspInit+0x150>)
 8001060:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001062:	f003 0302 	and.w	r3, r3, #2
 8001066:	61bb      	str	r3, [r7, #24]
 8001068:	69bb      	ldr	r3, [r7, #24]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|SPI_MOSI_Pin;
 800106a:	230c      	movs	r3, #12
 800106c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800106e:	2302      	movs	r3, #2
 8001070:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	2300      	movs	r3, #0
 8001074:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001076:	2303      	movs	r3, #3
 8001078:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800107a:	2305      	movs	r3, #5
 800107c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800107e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001082:	4619      	mov	r1, r3
 8001084:	4833      	ldr	r0, [pc, #204]	@ (8001154 <HAL_SPI_MspInit+0x154>)
 8001086:	f000 fb7b 	bl	8001780 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI_SCLK_Pin;
 800108a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800108e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001090:	2302      	movs	r3, #2
 8001092:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001094:	2300      	movs	r3, #0
 8001096:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001098:	2303      	movs	r3, #3
 800109a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800109c:	2305      	movs	r3, #5
 800109e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SPI_SCLK_GPIO_Port, &GPIO_InitStruct);
 80010a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010a4:	4619      	mov	r1, r3
 80010a6:	482c      	ldr	r0, [pc, #176]	@ (8001158 <HAL_SPI_MspInit+0x158>)
 80010a8:	f000 fb6a 	bl	8001780 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80010ac:	e049      	b.n	8001142 <HAL_SPI_MspInit+0x142>
  else if(spiHandle->Instance==SPI3)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4a2a      	ldr	r2, [pc, #168]	@ (800115c <HAL_SPI_MspInit+0x15c>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d144      	bne.n	8001142 <HAL_SPI_MspInit+0x142>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80010b8:	4b25      	ldr	r3, [pc, #148]	@ (8001150 <HAL_SPI_MspInit+0x150>)
 80010ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010bc:	4a24      	ldr	r2, [pc, #144]	@ (8001150 <HAL_SPI_MspInit+0x150>)
 80010be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80010c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80010c4:	4b22      	ldr	r3, [pc, #136]	@ (8001150 <HAL_SPI_MspInit+0x150>)
 80010c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80010cc:	617b      	str	r3, [r7, #20]
 80010ce:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001150 <HAL_SPI_MspInit+0x150>)
 80010d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010d4:	4a1e      	ldr	r2, [pc, #120]	@ (8001150 <HAL_SPI_MspInit+0x150>)
 80010d6:	f043 0304 	orr.w	r3, r3, #4
 80010da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001150 <HAL_SPI_MspInit+0x150>)
 80010de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010e0:	f003 0304 	and.w	r3, r3, #4
 80010e4:	613b      	str	r3, [r7, #16]
 80010e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010e8:	4b19      	ldr	r3, [pc, #100]	@ (8001150 <HAL_SPI_MspInit+0x150>)
 80010ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ec:	4a18      	ldr	r2, [pc, #96]	@ (8001150 <HAL_SPI_MspInit+0x150>)
 80010ee:	f043 0302 	orr.w	r3, r3, #2
 80010f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010f4:	4b16      	ldr	r3, [pc, #88]	@ (8001150 <HAL_SPI_MspInit+0x150>)
 80010f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f8:	f003 0302 	and.w	r3, r3, #2
 80010fc:	60fb      	str	r3, [r7, #12]
 80010fe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SR_SHCP_Pin;
 8001100:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001104:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001106:	2302      	movs	r3, #2
 8001108:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110a:	2300      	movs	r3, #0
 800110c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800110e:	2303      	movs	r3, #3
 8001110:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001112:	2306      	movs	r3, #6
 8001114:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SR_SHCP_GPIO_Port, &GPIO_InitStruct);
 8001116:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800111a:	4619      	mov	r1, r3
 800111c:	480d      	ldr	r0, [pc, #52]	@ (8001154 <HAL_SPI_MspInit+0x154>)
 800111e:	f000 fb2f 	bl	8001780 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SR_DS_Pin;
 8001122:	2320      	movs	r3, #32
 8001124:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001126:	2302      	movs	r3, #2
 8001128:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800112e:	2303      	movs	r3, #3
 8001130:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001132:	2306      	movs	r3, #6
 8001134:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SR_DS_GPIO_Port, &GPIO_InitStruct);
 8001136:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800113a:	4619      	mov	r1, r3
 800113c:	4806      	ldr	r0, [pc, #24]	@ (8001158 <HAL_SPI_MspInit+0x158>)
 800113e:	f000 fb1f 	bl	8001780 <HAL_GPIO_Init>
}
 8001142:	bf00      	nop
 8001144:	3738      	adds	r7, #56	@ 0x38
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	40003800 	.word	0x40003800
 8001150:	40021000 	.word	0x40021000
 8001154:	48000800 	.word	0x48000800
 8001158:	48000400 	.word	0x48000400
 800115c:	40003c00 	.word	0x40003c00

08001160 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001166:	4b11      	ldr	r3, [pc, #68]	@ (80011ac <HAL_MspInit+0x4c>)
 8001168:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800116a:	4a10      	ldr	r2, [pc, #64]	@ (80011ac <HAL_MspInit+0x4c>)
 800116c:	f043 0301 	orr.w	r3, r3, #1
 8001170:	6613      	str	r3, [r2, #96]	@ 0x60
 8001172:	4b0e      	ldr	r3, [pc, #56]	@ (80011ac <HAL_MspInit+0x4c>)
 8001174:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001176:	f003 0301 	and.w	r3, r3, #1
 800117a:	607b      	str	r3, [r7, #4]
 800117c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800117e:	4b0b      	ldr	r3, [pc, #44]	@ (80011ac <HAL_MspInit+0x4c>)
 8001180:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001182:	4a0a      	ldr	r2, [pc, #40]	@ (80011ac <HAL_MspInit+0x4c>)
 8001184:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001188:	6593      	str	r3, [r2, #88]	@ 0x58
 800118a:	4b08      	ldr	r3, [pc, #32]	@ (80011ac <HAL_MspInit+0x4c>)
 800118c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800118e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001192:	603b      	str	r3, [r7, #0]
 8001194:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001196:	2200      	movs	r2, #0
 8001198:	210f      	movs	r1, #15
 800119a:	f06f 0001 	mvn.w	r0, #1
 800119e:	f000 fac5 	bl	800172c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011a2:	bf00      	nop
 80011a4:	3708      	adds	r7, #8
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40021000 	.word	0x40021000

080011b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b08c      	sub	sp, #48	@ 0x30
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80011b8:	2300      	movs	r3, #0
 80011ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80011be:	4b2e      	ldr	r3, [pc, #184]	@ (8001278 <HAL_InitTick+0xc8>)
 80011c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011c2:	4a2d      	ldr	r2, [pc, #180]	@ (8001278 <HAL_InitTick+0xc8>)
 80011c4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80011c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80011ca:	4b2b      	ldr	r3, [pc, #172]	@ (8001278 <HAL_InitTick+0xc8>)
 80011cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80011d2:	60bb      	str	r3, [r7, #8]
 80011d4:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80011d6:	f107 020c 	add.w	r2, r7, #12
 80011da:	f107 0310 	add.w	r3, r7, #16
 80011de:	4611      	mov	r1, r2
 80011e0:	4618      	mov	r0, r3
 80011e2:	f001 faab 	bl	800273c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80011e6:	f001 fa93 	bl	8002710 <HAL_RCC_GetPCLK2Freq>
 80011ea:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80011ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011ee:	4a23      	ldr	r2, [pc, #140]	@ (800127c <HAL_InitTick+0xcc>)
 80011f0:	fba2 2303 	umull	r2, r3, r2, r3
 80011f4:	0c9b      	lsrs	r3, r3, #18
 80011f6:	3b01      	subs	r3, #1
 80011f8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80011fa:	4b21      	ldr	r3, [pc, #132]	@ (8001280 <HAL_InitTick+0xd0>)
 80011fc:	4a21      	ldr	r2, [pc, #132]	@ (8001284 <HAL_InitTick+0xd4>)
 80011fe:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001200:	4b1f      	ldr	r3, [pc, #124]	@ (8001280 <HAL_InitTick+0xd0>)
 8001202:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001206:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001208:	4a1d      	ldr	r2, [pc, #116]	@ (8001280 <HAL_InitTick+0xd0>)
 800120a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800120c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800120e:	4b1c      	ldr	r3, [pc, #112]	@ (8001280 <HAL_InitTick+0xd0>)
 8001210:	2200      	movs	r2, #0
 8001212:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001214:	4b1a      	ldr	r3, [pc, #104]	@ (8001280 <HAL_InitTick+0xd0>)
 8001216:	2200      	movs	r2, #0
 8001218:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800121a:	4b19      	ldr	r3, [pc, #100]	@ (8001280 <HAL_InitTick+0xd0>)
 800121c:	2200      	movs	r2, #0
 800121e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001220:	4817      	ldr	r0, [pc, #92]	@ (8001280 <HAL_InitTick+0xd0>)
 8001222:	f002 fb57 	bl	80038d4 <HAL_TIM_Base_Init>
 8001226:	4603      	mov	r3, r0
 8001228:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800122c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001230:	2b00      	cmp	r3, #0
 8001232:	d11b      	bne.n	800126c <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001234:	4812      	ldr	r0, [pc, #72]	@ (8001280 <HAL_InitTick+0xd0>)
 8001236:	f002 fbaf 	bl	8003998 <HAL_TIM_Base_Start_IT>
 800123a:	4603      	mov	r3, r0
 800123c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001240:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001244:	2b00      	cmp	r3, #0
 8001246:	d111      	bne.n	800126c <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001248:	2019      	movs	r0, #25
 800124a:	f000 fa8b 	bl	8001764 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2b0f      	cmp	r3, #15
 8001252:	d808      	bhi.n	8001266 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001254:	2200      	movs	r2, #0
 8001256:	6879      	ldr	r1, [r7, #4]
 8001258:	2019      	movs	r0, #25
 800125a:	f000 fa67 	bl	800172c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800125e:	4a0a      	ldr	r2, [pc, #40]	@ (8001288 <HAL_InitTick+0xd8>)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6013      	str	r3, [r2, #0]
 8001264:	e002      	b.n	800126c <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800126c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001270:	4618      	mov	r0, r3
 8001272:	3730      	adds	r7, #48	@ 0x30
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	40021000 	.word	0x40021000
 800127c:	431bde83 	.word	0x431bde83
 8001280:	2000016c 	.word	0x2000016c
 8001284:	40012c00 	.word	0x40012c00
 8001288:	20000004 	.word	0x20000004

0800128c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <NMI_Handler+0x4>

08001294 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001298:	bf00      	nop
 800129a:	e7fd      	b.n	8001298 <HardFault_Handler+0x4>

0800129c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012a0:	bf00      	nop
 80012a2:	e7fd      	b.n	80012a0 <MemManage_Handler+0x4>

080012a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012a8:	bf00      	nop
 80012aa:	e7fd      	b.n	80012a8 <BusFault_Handler+0x4>

080012ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012b0:	bf00      	nop
 80012b2:	e7fd      	b.n	80012b0 <UsageFault_Handler+0x4>

080012b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012b8:	bf00      	nop
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
	...

080012c4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80012c8:	4802      	ldr	r0, [pc, #8]	@ (80012d4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80012ca:	f002 fbd5 	bl	8003a78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	2000016c 	.word	0x2000016c

080012d8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80012dc:	4b06      	ldr	r3, [pc, #24]	@ (80012f8 <SystemInit+0x20>)
 80012de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012e2:	4a05      	ldr	r2, [pc, #20]	@ (80012f8 <SystemInit+0x20>)
 80012e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80012ec:	bf00      	nop
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	e000ed00 	.word	0xe000ed00

080012fc <Send_Instruction>:
#include "main.h"
#include "traffic_functions.h"
#include "traffic.h"
#include <spi.h>

void Send_Instruction(uint32_t instruction) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
    /* Make sure Reset and Enable are set to HIGH and LOW respectively */
    uint8_t *data = malloc(sizeof(uint8_t)*(3));
 8001304:	2003      	movs	r0, #3
 8001306:	f006 fbbf 	bl	8007a88 <malloc>
 800130a:	4603      	mov	r3, r0
 800130c:	60fb      	str	r3, [r7, #12]
    
    data[0] = instruction;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	b2da      	uxtb	r2, r3
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	701a      	strb	r2, [r3, #0]
    data[1] = instruction >> 8;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	0a1a      	lsrs	r2, r3, #8
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	3301      	adds	r3, #1
 800131e:	b2d2      	uxtb	r2, r2
 8001320:	701a      	strb	r2, [r3, #0]
    data[2] = instruction >> 16;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	0c1a      	lsrs	r2, r3, #16
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	3302      	adds	r3, #2
 800132a:	b2d2      	uxtb	r2, r2
 800132c:	701a      	strb	r2, [r3, #0]

    HAL_SPI_Transmit(&hspi3, data, 3, HAL_MAX_DELAY);
 800132e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001332:	2203      	movs	r2, #3
 8001334:	68f9      	ldr	r1, [r7, #12]
 8001336:	480b      	ldr	r0, [pc, #44]	@ (8001364 <Send_Instruction+0x68>)
 8001338:	f001 fff1 	bl	800331e <HAL_SPI_Transmit>
    
    HAL_GPIO_WritePin(SR_STCP_GPIO_Port, SR_STCP_Pin, GPIO_PIN_SET);
 800133c:	2201      	movs	r2, #1
 800133e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001342:	4809      	ldr	r0, [pc, #36]	@ (8001368 <Send_Instruction+0x6c>)
 8001344:	f000 fbde 	bl	8001b04 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SR_STCP_GPIO_Port, SR_STCP_Pin, GPIO_PIN_RESET);
 8001348:	2200      	movs	r2, #0
 800134a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800134e:	4806      	ldr	r0, [pc, #24]	@ (8001368 <Send_Instruction+0x6c>)
 8001350:	f000 fbd8 	bl	8001b04 <HAL_GPIO_WritePin>
    free(data);
 8001354:	68f8      	ldr	r0, [r7, #12]
 8001356:	f006 fb9f 	bl	8007a98 <free>
}
 800135a:	bf00      	nop
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20000108 	.word	0x20000108
 8001368:	48000400 	.word	0x48000400

0800136c <update_instruction>:

uint32_t update_instruction(uint32_t current_instruction, uint32_t instruction, ledType led) {
 800136c:	b580      	push	{r7, lr}
 800136e:	b086      	sub	sp, #24
 8001370:	af00      	add	r7, sp, #0
 8001372:	60f8      	str	r0, [r7, #12]
 8001374:	60b9      	str	r1, [r7, #8]
 8001376:	4613      	mov	r3, r2
 8001378:	71fb      	strb	r3, [r7, #7]
    uint32_t zeroing;
    switch (led) {
 800137a:	79fb      	ldrb	r3, [r7, #7]
 800137c:	2b02      	cmp	r3, #2
 800137e:	d00c      	beq.n	800139a <update_instruction+0x2e>
 8001380:	2b02      	cmp	r3, #2
 8001382:	dc0d      	bgt.n	80013a0 <update_instruction+0x34>
 8001384:	2b00      	cmp	r3, #0
 8001386:	d002      	beq.n	800138e <update_instruction+0x22>
 8001388:	2b01      	cmp	r3, #1
 800138a:	d003      	beq.n	8001394 <update_instruction+0x28>
        break;
    case PLB:
        zeroing = ~(PL1_Blue | PL2_Blue);
        break;
    default:
        break;
 800138c:	e008      	b.n	80013a0 <update_instruction+0x34>
        zeroing = ~(TL_EW_Red | TL_EW_Yellow | TL_EW_Green | TL_NS_Red | TL_NS_Yellow | TL_NS_Green);
 800138e:	4b0d      	ldr	r3, [pc, #52]	@ (80013c4 <update_instruction+0x58>)
 8001390:	617b      	str	r3, [r7, #20]
        break;
 8001392:	e006      	b.n	80013a2 <update_instruction+0x36>
        zeroing = ~(PL1_Green | PL1_Red | PL2_Green | PL2_Red);
 8001394:	4b0c      	ldr	r3, [pc, #48]	@ (80013c8 <update_instruction+0x5c>)
 8001396:	617b      	str	r3, [r7, #20]
        break;
 8001398:	e003      	b.n	80013a2 <update_instruction+0x36>
        zeroing = ~(PL1_Blue | PL2_Blue);
 800139a:	4b0c      	ldr	r3, [pc, #48]	@ (80013cc <update_instruction+0x60>)
 800139c:	617b      	str	r3, [r7, #20]
        break;
 800139e:	e000      	b.n	80013a2 <update_instruction+0x36>
        break;
 80013a0:	bf00      	nop
    }
    current_instruction &= zeroing; // save the other light states
 80013a2:	68fa      	ldr	r2, [r7, #12]
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	4013      	ands	r3, r2
 80013a8:	60fb      	str	r3, [r7, #12]
    current_instruction |= instruction;
 80013aa:	68fa      	ldr	r2, [r7, #12]
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	4313      	orrs	r3, r2
 80013b0:	60fb      	str	r3, [r7, #12]
    Send_Instruction(current_instruction);
 80013b2:	68f8      	ldr	r0, [r7, #12]
 80013b4:	f7ff ffa2 	bl	80012fc <Send_Instruction>
    return current_instruction;
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	4618      	mov	r0, r3
 80013bc:	3718      	adds	r7, #24
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	ff1f1f03 	.word	0xff1f1f03
 80013c8:	ffe7e7ff 	.word	0xffe7e7ff
 80013cc:	fffbfbff 	.word	0xfffbfbff

080013d0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013d4:	4b14      	ldr	r3, [pc, #80]	@ (8001428 <MX_USART2_UART_Init+0x58>)
 80013d6:	4a15      	ldr	r2, [pc, #84]	@ (800142c <MX_USART2_UART_Init+0x5c>)
 80013d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013da:	4b13      	ldr	r3, [pc, #76]	@ (8001428 <MX_USART2_UART_Init+0x58>)
 80013dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013e2:	4b11      	ldr	r3, [pc, #68]	@ (8001428 <MX_USART2_UART_Init+0x58>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001428 <MX_USART2_UART_Init+0x58>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001428 <MX_USART2_UART_Init+0x58>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001428 <MX_USART2_UART_Init+0x58>)
 80013f6:	220c      	movs	r2, #12
 80013f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001428 <MX_USART2_UART_Init+0x58>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001400:	4b09      	ldr	r3, [pc, #36]	@ (8001428 <MX_USART2_UART_Init+0x58>)
 8001402:	2200      	movs	r2, #0
 8001404:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001406:	4b08      	ldr	r3, [pc, #32]	@ (8001428 <MX_USART2_UART_Init+0x58>)
 8001408:	2200      	movs	r2, #0
 800140a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800140c:	4b06      	ldr	r3, [pc, #24]	@ (8001428 <MX_USART2_UART_Init+0x58>)
 800140e:	2200      	movs	r2, #0
 8001410:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001412:	4805      	ldr	r0, [pc, #20]	@ (8001428 <MX_USART2_UART_Init+0x58>)
 8001414:	f002 fd24 	bl	8003e60 <HAL_UART_Init>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800141e:	f7ff fd6d 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001422:	bf00      	nop
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	200001b8 	.word	0x200001b8
 800142c:	40004400 	.word	0x40004400

08001430 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b0ac      	sub	sp, #176	@ 0xb0
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001438:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800143c:	2200      	movs	r2, #0
 800143e:	601a      	str	r2, [r3, #0]
 8001440:	605a      	str	r2, [r3, #4]
 8001442:	609a      	str	r2, [r3, #8]
 8001444:	60da      	str	r2, [r3, #12]
 8001446:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001448:	f107 0314 	add.w	r3, r7, #20
 800144c:	2288      	movs	r2, #136	@ 0x88
 800144e:	2100      	movs	r1, #0
 8001450:	4618      	mov	r0, r3
 8001452:	f006 fbd7 	bl	8007c04 <memset>
  if(uartHandle->Instance==USART2)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a21      	ldr	r2, [pc, #132]	@ (80014e0 <HAL_UART_MspInit+0xb0>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d13b      	bne.n	80014d8 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001460:	2302      	movs	r3, #2
 8001462:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001464:	2300      	movs	r3, #0
 8001466:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001468:	f107 0314 	add.w	r3, r7, #20
 800146c:	4618      	mov	r0, r3
 800146e:	f001 f9f7 	bl	8002860 <HAL_RCCEx_PeriphCLKConfig>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001478:	f7ff fd40 	bl	8000efc <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800147c:	4b19      	ldr	r3, [pc, #100]	@ (80014e4 <HAL_UART_MspInit+0xb4>)
 800147e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001480:	4a18      	ldr	r2, [pc, #96]	@ (80014e4 <HAL_UART_MspInit+0xb4>)
 8001482:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001486:	6593      	str	r3, [r2, #88]	@ 0x58
 8001488:	4b16      	ldr	r3, [pc, #88]	@ (80014e4 <HAL_UART_MspInit+0xb4>)
 800148a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800148c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001490:	613b      	str	r3, [r7, #16]
 8001492:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001494:	4b13      	ldr	r3, [pc, #76]	@ (80014e4 <HAL_UART_MspInit+0xb4>)
 8001496:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001498:	4a12      	ldr	r2, [pc, #72]	@ (80014e4 <HAL_UART_MspInit+0xb4>)
 800149a:	f043 0301 	orr.w	r3, r3, #1
 800149e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014a0:	4b10      	ldr	r3, [pc, #64]	@ (80014e4 <HAL_UART_MspInit+0xb4>)
 80014a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a4:	f003 0301 	and.w	r3, r3, #1
 80014a8:	60fb      	str	r3, [r7, #12]
 80014aa:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80014ac:	230c      	movs	r3, #12
 80014ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b2:	2302      	movs	r3, #2
 80014b4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b8:	2300      	movs	r3, #0
 80014ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014be:	2303      	movs	r3, #3
 80014c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014c4:	2307      	movs	r3, #7
 80014c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ca:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80014ce:	4619      	mov	r1, r3
 80014d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014d4:	f000 f954 	bl	8001780 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80014d8:	bf00      	nop
 80014da:	37b0      	adds	r7, #176	@ 0xb0
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40004400 	.word	0x40004400
 80014e4:	40021000 	.word	0x40021000

080014e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80014e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001520 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80014ec:	f7ff fef4 	bl	80012d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014f0:	480c      	ldr	r0, [pc, #48]	@ (8001524 <LoopForever+0x6>)
  ldr r1, =_edata
 80014f2:	490d      	ldr	r1, [pc, #52]	@ (8001528 <LoopForever+0xa>)
  ldr r2, =_sidata
 80014f4:	4a0d      	ldr	r2, [pc, #52]	@ (800152c <LoopForever+0xe>)
  movs r3, #0
 80014f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014f8:	e002      	b.n	8001500 <LoopCopyDataInit>

080014fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014fe:	3304      	adds	r3, #4

08001500 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001500:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001502:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001504:	d3f9      	bcc.n	80014fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001506:	4a0a      	ldr	r2, [pc, #40]	@ (8001530 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001508:	4c0a      	ldr	r4, [pc, #40]	@ (8001534 <LoopForever+0x16>)
  movs r3, #0
 800150a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800150c:	e001      	b.n	8001512 <LoopFillZerobss>

0800150e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800150e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001510:	3204      	adds	r2, #4

08001512 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001512:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001514:	d3fb      	bcc.n	800150e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001516:	f006 fb8d 	bl	8007c34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800151a:	f7ff fc75 	bl	8000e08 <main>

0800151e <LoopForever>:

LoopForever:
    b LoopForever
 800151e:	e7fe      	b.n	800151e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001520:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001524:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001528:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 800152c:	08007f90 	.word	0x08007f90
  ldr r2, =_sbss
 8001530:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001534:	20002118 	.word	0x20002118

08001538 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001538:	e7fe      	b.n	8001538 <ADC1_2_IRQHandler>
	...

0800153c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001542:	2300      	movs	r3, #0
 8001544:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001546:	4b0c      	ldr	r3, [pc, #48]	@ (8001578 <HAL_Init+0x3c>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4a0b      	ldr	r2, [pc, #44]	@ (8001578 <HAL_Init+0x3c>)
 800154c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001550:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001552:	2003      	movs	r0, #3
 8001554:	f000 f8df 	bl	8001716 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001558:	200f      	movs	r0, #15
 800155a:	f7ff fe29 	bl	80011b0 <HAL_InitTick>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d002      	beq.n	800156a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001564:	2301      	movs	r3, #1
 8001566:	71fb      	strb	r3, [r7, #7]
 8001568:	e001      	b.n	800156e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800156a:	f7ff fdf9 	bl	8001160 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800156e:	79fb      	ldrb	r3, [r7, #7]
}
 8001570:	4618      	mov	r0, r3
 8001572:	3708      	adds	r7, #8
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	40022000 	.word	0x40022000

0800157c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001580:	4b06      	ldr	r3, [pc, #24]	@ (800159c <HAL_IncTick+0x20>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	461a      	mov	r2, r3
 8001586:	4b06      	ldr	r3, [pc, #24]	@ (80015a0 <HAL_IncTick+0x24>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4413      	add	r3, r2
 800158c:	4a04      	ldr	r2, [pc, #16]	@ (80015a0 <HAL_IncTick+0x24>)
 800158e:	6013      	str	r3, [r2, #0]
}
 8001590:	bf00      	nop
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	20000008 	.word	0x20000008
 80015a0:	20000240 	.word	0x20000240

080015a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  return uwTick;
 80015a8:	4b03      	ldr	r3, [pc, #12]	@ (80015b8 <HAL_GetTick+0x14>)
 80015aa:	681b      	ldr	r3, [r3, #0]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	20000240 	.word	0x20000240

080015bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015bc:	b480      	push	{r7}
 80015be:	b085      	sub	sp, #20
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	f003 0307 	and.w	r3, r3, #7
 80015ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001600 <__NVIC_SetPriorityGrouping+0x44>)
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015d2:	68ba      	ldr	r2, [r7, #8]
 80015d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015d8:	4013      	ands	r3, r2
 80015da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015ee:	4a04      	ldr	r2, [pc, #16]	@ (8001600 <__NVIC_SetPriorityGrouping+0x44>)
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	60d3      	str	r3, [r2, #12]
}
 80015f4:	bf00      	nop
 80015f6:	3714      	adds	r7, #20
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr
 8001600:	e000ed00 	.word	0xe000ed00

08001604 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001608:	4b04      	ldr	r3, [pc, #16]	@ (800161c <__NVIC_GetPriorityGrouping+0x18>)
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	0a1b      	lsrs	r3, r3, #8
 800160e:	f003 0307 	and.w	r3, r3, #7
}
 8001612:	4618      	mov	r0, r3
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr
 800161c:	e000ed00 	.word	0xe000ed00

08001620 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	4603      	mov	r3, r0
 8001628:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800162a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162e:	2b00      	cmp	r3, #0
 8001630:	db0b      	blt.n	800164a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001632:	79fb      	ldrb	r3, [r7, #7]
 8001634:	f003 021f 	and.w	r2, r3, #31
 8001638:	4907      	ldr	r1, [pc, #28]	@ (8001658 <__NVIC_EnableIRQ+0x38>)
 800163a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800163e:	095b      	lsrs	r3, r3, #5
 8001640:	2001      	movs	r0, #1
 8001642:	fa00 f202 	lsl.w	r2, r0, r2
 8001646:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800164a:	bf00      	nop
 800164c:	370c      	adds	r7, #12
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	e000e100 	.word	0xe000e100

0800165c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	4603      	mov	r3, r0
 8001664:	6039      	str	r1, [r7, #0]
 8001666:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800166c:	2b00      	cmp	r3, #0
 800166e:	db0a      	blt.n	8001686 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	b2da      	uxtb	r2, r3
 8001674:	490c      	ldr	r1, [pc, #48]	@ (80016a8 <__NVIC_SetPriority+0x4c>)
 8001676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167a:	0112      	lsls	r2, r2, #4
 800167c:	b2d2      	uxtb	r2, r2
 800167e:	440b      	add	r3, r1
 8001680:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001684:	e00a      	b.n	800169c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	b2da      	uxtb	r2, r3
 800168a:	4908      	ldr	r1, [pc, #32]	@ (80016ac <__NVIC_SetPriority+0x50>)
 800168c:	79fb      	ldrb	r3, [r7, #7]
 800168e:	f003 030f 	and.w	r3, r3, #15
 8001692:	3b04      	subs	r3, #4
 8001694:	0112      	lsls	r2, r2, #4
 8001696:	b2d2      	uxtb	r2, r2
 8001698:	440b      	add	r3, r1
 800169a:	761a      	strb	r2, [r3, #24]
}
 800169c:	bf00      	nop
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr
 80016a8:	e000e100 	.word	0xe000e100
 80016ac:	e000ed00 	.word	0xe000ed00

080016b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b089      	sub	sp, #36	@ 0x24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	60f8      	str	r0, [r7, #12]
 80016b8:	60b9      	str	r1, [r7, #8]
 80016ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	f003 0307 	and.w	r3, r3, #7
 80016c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	f1c3 0307 	rsb	r3, r3, #7
 80016ca:	2b04      	cmp	r3, #4
 80016cc:	bf28      	it	cs
 80016ce:	2304      	movcs	r3, #4
 80016d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	3304      	adds	r3, #4
 80016d6:	2b06      	cmp	r3, #6
 80016d8:	d902      	bls.n	80016e0 <NVIC_EncodePriority+0x30>
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	3b03      	subs	r3, #3
 80016de:	e000      	b.n	80016e2 <NVIC_EncodePriority+0x32>
 80016e0:	2300      	movs	r3, #0
 80016e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80016e8:	69bb      	ldr	r3, [r7, #24]
 80016ea:	fa02 f303 	lsl.w	r3, r2, r3
 80016ee:	43da      	mvns	r2, r3
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	401a      	ands	r2, r3
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016f8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001702:	43d9      	mvns	r1, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001708:	4313      	orrs	r3, r2
         );
}
 800170a:	4618      	mov	r0, r3
 800170c:	3724      	adds	r7, #36	@ 0x24
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr

08001716 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001716:	b580      	push	{r7, lr}
 8001718:	b082      	sub	sp, #8
 800171a:	af00      	add	r7, sp, #0
 800171c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	f7ff ff4c 	bl	80015bc <__NVIC_SetPriorityGrouping>
}
 8001724:	bf00      	nop
 8001726:	3708      	adds	r7, #8
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}

0800172c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af00      	add	r7, sp, #0
 8001732:	4603      	mov	r3, r0
 8001734:	60b9      	str	r1, [r7, #8]
 8001736:	607a      	str	r2, [r7, #4]
 8001738:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800173a:	2300      	movs	r3, #0
 800173c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800173e:	f7ff ff61 	bl	8001604 <__NVIC_GetPriorityGrouping>
 8001742:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001744:	687a      	ldr	r2, [r7, #4]
 8001746:	68b9      	ldr	r1, [r7, #8]
 8001748:	6978      	ldr	r0, [r7, #20]
 800174a:	f7ff ffb1 	bl	80016b0 <NVIC_EncodePriority>
 800174e:	4602      	mov	r2, r0
 8001750:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001754:	4611      	mov	r1, r2
 8001756:	4618      	mov	r0, r3
 8001758:	f7ff ff80 	bl	800165c <__NVIC_SetPriority>
}
 800175c:	bf00      	nop
 800175e:	3718      	adds	r7, #24
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}

08001764 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	4603      	mov	r3, r0
 800176c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800176e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001772:	4618      	mov	r0, r3
 8001774:	f7ff ff54 	bl	8001620 <__NVIC_EnableIRQ>
}
 8001778:	bf00      	nop
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}

08001780 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001780:	b480      	push	{r7}
 8001782:	b087      	sub	sp, #28
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800178a:	2300      	movs	r3, #0
 800178c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800178e:	e17f      	b.n	8001a90 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	2101      	movs	r1, #1
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	fa01 f303 	lsl.w	r3, r1, r3
 800179c:	4013      	ands	r3, r2
 800179e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	f000 8171 	beq.w	8001a8a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f003 0303 	and.w	r3, r3, #3
 80017b0:	2b01      	cmp	r3, #1
 80017b2:	d005      	beq.n	80017c0 <HAL_GPIO_Init+0x40>
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	f003 0303 	and.w	r3, r3, #3
 80017bc:	2b02      	cmp	r3, #2
 80017be:	d130      	bne.n	8001822 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	2203      	movs	r2, #3
 80017cc:	fa02 f303 	lsl.w	r3, r2, r3
 80017d0:	43db      	mvns	r3, r3
 80017d2:	693a      	ldr	r2, [r7, #16]
 80017d4:	4013      	ands	r3, r2
 80017d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	68da      	ldr	r2, [r3, #12]
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	005b      	lsls	r3, r3, #1
 80017e0:	fa02 f303 	lsl.w	r3, r2, r3
 80017e4:	693a      	ldr	r2, [r7, #16]
 80017e6:	4313      	orrs	r3, r2
 80017e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	693a      	ldr	r2, [r7, #16]
 80017ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80017f6:	2201      	movs	r2, #1
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	fa02 f303 	lsl.w	r3, r2, r3
 80017fe:	43db      	mvns	r3, r3
 8001800:	693a      	ldr	r2, [r7, #16]
 8001802:	4013      	ands	r3, r2
 8001804:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	091b      	lsrs	r3, r3, #4
 800180c:	f003 0201 	and.w	r2, r3, #1
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	fa02 f303 	lsl.w	r3, r2, r3
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	4313      	orrs	r3, r2
 800181a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	693a      	ldr	r2, [r7, #16]
 8001820:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	f003 0303 	and.w	r3, r3, #3
 800182a:	2b03      	cmp	r3, #3
 800182c:	d118      	bne.n	8001860 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001832:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001834:	2201      	movs	r2, #1
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	fa02 f303 	lsl.w	r3, r2, r3
 800183c:	43db      	mvns	r3, r3
 800183e:	693a      	ldr	r2, [r7, #16]
 8001840:	4013      	ands	r3, r2
 8001842:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	08db      	lsrs	r3, r3, #3
 800184a:	f003 0201 	and.w	r2, r3, #1
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	fa02 f303 	lsl.w	r3, r2, r3
 8001854:	693a      	ldr	r2, [r7, #16]
 8001856:	4313      	orrs	r3, r2
 8001858:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	693a      	ldr	r2, [r7, #16]
 800185e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f003 0303 	and.w	r3, r3, #3
 8001868:	2b03      	cmp	r3, #3
 800186a:	d017      	beq.n	800189c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	68db      	ldr	r3, [r3, #12]
 8001870:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	005b      	lsls	r3, r3, #1
 8001876:	2203      	movs	r2, #3
 8001878:	fa02 f303 	lsl.w	r3, r2, r3
 800187c:	43db      	mvns	r3, r3
 800187e:	693a      	ldr	r2, [r7, #16]
 8001880:	4013      	ands	r3, r2
 8001882:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	689a      	ldr	r2, [r3, #8]
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	fa02 f303 	lsl.w	r3, r2, r3
 8001890:	693a      	ldr	r2, [r7, #16]
 8001892:	4313      	orrs	r3, r2
 8001894:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	693a      	ldr	r2, [r7, #16]
 800189a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f003 0303 	and.w	r3, r3, #3
 80018a4:	2b02      	cmp	r3, #2
 80018a6:	d123      	bne.n	80018f0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	08da      	lsrs	r2, r3, #3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	3208      	adds	r2, #8
 80018b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	f003 0307 	and.w	r3, r3, #7
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	220f      	movs	r2, #15
 80018c0:	fa02 f303 	lsl.w	r3, r2, r3
 80018c4:	43db      	mvns	r3, r3
 80018c6:	693a      	ldr	r2, [r7, #16]
 80018c8:	4013      	ands	r3, r2
 80018ca:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	691a      	ldr	r2, [r3, #16]
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	f003 0307 	and.w	r3, r3, #7
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	fa02 f303 	lsl.w	r3, r2, r3
 80018dc:	693a      	ldr	r2, [r7, #16]
 80018de:	4313      	orrs	r3, r2
 80018e0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	08da      	lsrs	r2, r3, #3
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	3208      	adds	r2, #8
 80018ea:	6939      	ldr	r1, [r7, #16]
 80018ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	005b      	lsls	r3, r3, #1
 80018fa:	2203      	movs	r2, #3
 80018fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001900:	43db      	mvns	r3, r3
 8001902:	693a      	ldr	r2, [r7, #16]
 8001904:	4013      	ands	r3, r2
 8001906:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	f003 0203 	and.w	r2, r3, #3
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	fa02 f303 	lsl.w	r3, r2, r3
 8001918:	693a      	ldr	r2, [r7, #16]
 800191a:	4313      	orrs	r3, r2
 800191c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	693a      	ldr	r2, [r7, #16]
 8001922:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800192c:	2b00      	cmp	r3, #0
 800192e:	f000 80ac 	beq.w	8001a8a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001932:	4b5f      	ldr	r3, [pc, #380]	@ (8001ab0 <HAL_GPIO_Init+0x330>)
 8001934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001936:	4a5e      	ldr	r2, [pc, #376]	@ (8001ab0 <HAL_GPIO_Init+0x330>)
 8001938:	f043 0301 	orr.w	r3, r3, #1
 800193c:	6613      	str	r3, [r2, #96]	@ 0x60
 800193e:	4b5c      	ldr	r3, [pc, #368]	@ (8001ab0 <HAL_GPIO_Init+0x330>)
 8001940:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001942:	f003 0301 	and.w	r3, r3, #1
 8001946:	60bb      	str	r3, [r7, #8]
 8001948:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800194a:	4a5a      	ldr	r2, [pc, #360]	@ (8001ab4 <HAL_GPIO_Init+0x334>)
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	089b      	lsrs	r3, r3, #2
 8001950:	3302      	adds	r3, #2
 8001952:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001956:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	f003 0303 	and.w	r3, r3, #3
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	220f      	movs	r2, #15
 8001962:	fa02 f303 	lsl.w	r3, r2, r3
 8001966:	43db      	mvns	r3, r3
 8001968:	693a      	ldr	r2, [r7, #16]
 800196a:	4013      	ands	r3, r2
 800196c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001974:	d025      	beq.n	80019c2 <HAL_GPIO_Init+0x242>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4a4f      	ldr	r2, [pc, #316]	@ (8001ab8 <HAL_GPIO_Init+0x338>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d01f      	beq.n	80019be <HAL_GPIO_Init+0x23e>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4a4e      	ldr	r2, [pc, #312]	@ (8001abc <HAL_GPIO_Init+0x33c>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d019      	beq.n	80019ba <HAL_GPIO_Init+0x23a>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4a4d      	ldr	r2, [pc, #308]	@ (8001ac0 <HAL_GPIO_Init+0x340>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d013      	beq.n	80019b6 <HAL_GPIO_Init+0x236>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4a4c      	ldr	r2, [pc, #304]	@ (8001ac4 <HAL_GPIO_Init+0x344>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d00d      	beq.n	80019b2 <HAL_GPIO_Init+0x232>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	4a4b      	ldr	r2, [pc, #300]	@ (8001ac8 <HAL_GPIO_Init+0x348>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d007      	beq.n	80019ae <HAL_GPIO_Init+0x22e>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	4a4a      	ldr	r2, [pc, #296]	@ (8001acc <HAL_GPIO_Init+0x34c>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d101      	bne.n	80019aa <HAL_GPIO_Init+0x22a>
 80019a6:	2306      	movs	r3, #6
 80019a8:	e00c      	b.n	80019c4 <HAL_GPIO_Init+0x244>
 80019aa:	2307      	movs	r3, #7
 80019ac:	e00a      	b.n	80019c4 <HAL_GPIO_Init+0x244>
 80019ae:	2305      	movs	r3, #5
 80019b0:	e008      	b.n	80019c4 <HAL_GPIO_Init+0x244>
 80019b2:	2304      	movs	r3, #4
 80019b4:	e006      	b.n	80019c4 <HAL_GPIO_Init+0x244>
 80019b6:	2303      	movs	r3, #3
 80019b8:	e004      	b.n	80019c4 <HAL_GPIO_Init+0x244>
 80019ba:	2302      	movs	r3, #2
 80019bc:	e002      	b.n	80019c4 <HAL_GPIO_Init+0x244>
 80019be:	2301      	movs	r3, #1
 80019c0:	e000      	b.n	80019c4 <HAL_GPIO_Init+0x244>
 80019c2:	2300      	movs	r3, #0
 80019c4:	697a      	ldr	r2, [r7, #20]
 80019c6:	f002 0203 	and.w	r2, r2, #3
 80019ca:	0092      	lsls	r2, r2, #2
 80019cc:	4093      	lsls	r3, r2
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80019d4:	4937      	ldr	r1, [pc, #220]	@ (8001ab4 <HAL_GPIO_Init+0x334>)
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	089b      	lsrs	r3, r3, #2
 80019da:	3302      	adds	r3, #2
 80019dc:	693a      	ldr	r2, [r7, #16]
 80019de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80019e2:	4b3b      	ldr	r3, [pc, #236]	@ (8001ad0 <HAL_GPIO_Init+0x350>)
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	43db      	mvns	r3, r3
 80019ec:	693a      	ldr	r2, [r7, #16]
 80019ee:	4013      	ands	r3, r2
 80019f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d003      	beq.n	8001a06 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	4313      	orrs	r3, r2
 8001a04:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001a06:	4a32      	ldr	r2, [pc, #200]	@ (8001ad0 <HAL_GPIO_Init+0x350>)
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001a0c:	4b30      	ldr	r3, [pc, #192]	@ (8001ad0 <HAL_GPIO_Init+0x350>)
 8001a0e:	68db      	ldr	r3, [r3, #12]
 8001a10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	43db      	mvns	r3, r3
 8001a16:	693a      	ldr	r2, [r7, #16]
 8001a18:	4013      	ands	r3, r2
 8001a1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d003      	beq.n	8001a30 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001a28:	693a      	ldr	r2, [r7, #16]
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001a30:	4a27      	ldr	r2, [pc, #156]	@ (8001ad0 <HAL_GPIO_Init+0x350>)
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001a36:	4b26      	ldr	r3, [pc, #152]	@ (8001ad0 <HAL_GPIO_Init+0x350>)
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	43db      	mvns	r3, r3
 8001a40:	693a      	ldr	r2, [r7, #16]
 8001a42:	4013      	ands	r3, r2
 8001a44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d003      	beq.n	8001a5a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001a52:	693a      	ldr	r2, [r7, #16]
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	4313      	orrs	r3, r2
 8001a58:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001a5a:	4a1d      	ldr	r2, [pc, #116]	@ (8001ad0 <HAL_GPIO_Init+0x350>)
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001a60:	4b1b      	ldr	r3, [pc, #108]	@ (8001ad0 <HAL_GPIO_Init+0x350>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	43db      	mvns	r3, r3
 8001a6a:	693a      	ldr	r2, [r7, #16]
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d003      	beq.n	8001a84 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001a7c:	693a      	ldr	r2, [r7, #16]
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001a84:	4a12      	ldr	r2, [pc, #72]	@ (8001ad0 <HAL_GPIO_Init+0x350>)
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	fa22 f303 	lsr.w	r3, r2, r3
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	f47f ae78 	bne.w	8001790 <HAL_GPIO_Init+0x10>
  }
}
 8001aa0:	bf00      	nop
 8001aa2:	bf00      	nop
 8001aa4:	371c      	adds	r7, #28
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	40021000 	.word	0x40021000
 8001ab4:	40010000 	.word	0x40010000
 8001ab8:	48000400 	.word	0x48000400
 8001abc:	48000800 	.word	0x48000800
 8001ac0:	48000c00 	.word	0x48000c00
 8001ac4:	48001000 	.word	0x48001000
 8001ac8:	48001400 	.word	0x48001400
 8001acc:	48001800 	.word	0x48001800
 8001ad0:	40010400 	.word	0x40010400

08001ad4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b085      	sub	sp, #20
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	460b      	mov	r3, r1
 8001ade:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	691a      	ldr	r2, [r3, #16]
 8001ae4:	887b      	ldrh	r3, [r7, #2]
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d002      	beq.n	8001af2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001aec:	2301      	movs	r3, #1
 8001aee:	73fb      	strb	r3, [r7, #15]
 8001af0:	e001      	b.n	8001af6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001af2:	2300      	movs	r3, #0
 8001af4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001af6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3714      	adds	r7, #20
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	807b      	strh	r3, [r7, #2]
 8001b10:	4613      	mov	r3, r2
 8001b12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b14:	787b      	ldrb	r3, [r7, #1]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d003      	beq.n	8001b22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b1a:	887a      	ldrh	r2, [r7, #2]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b20:	e002      	b.n	8001b28 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b22:	887a      	ldrh	r2, [r7, #2]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001b28:	bf00      	nop
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr

08001b34 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001b38:	4b04      	ldr	r3, [pc, #16]	@ (8001b4c <HAL_PWREx_GetVoltageRange+0x18>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	40007000 	.word	0x40007000

08001b50 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b085      	sub	sp, #20
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b5e:	d130      	bne.n	8001bc2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b60:	4b23      	ldr	r3, [pc, #140]	@ (8001bf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001b68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b6c:	d038      	beq.n	8001be0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b6e:	4b20      	ldr	r3, [pc, #128]	@ (8001bf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001b76:	4a1e      	ldr	r2, [pc, #120]	@ (8001bf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b78:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b7c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001b7e:	4b1d      	ldr	r3, [pc, #116]	@ (8001bf4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	2232      	movs	r2, #50	@ 0x32
 8001b84:	fb02 f303 	mul.w	r3, r2, r3
 8001b88:	4a1b      	ldr	r2, [pc, #108]	@ (8001bf8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b8e:	0c9b      	lsrs	r3, r3, #18
 8001b90:	3301      	adds	r3, #1
 8001b92:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b94:	e002      	b.n	8001b9c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	3b01      	subs	r3, #1
 8001b9a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b9c:	4b14      	ldr	r3, [pc, #80]	@ (8001bf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b9e:	695b      	ldr	r3, [r3, #20]
 8001ba0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ba4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ba8:	d102      	bne.n	8001bb0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d1f2      	bne.n	8001b96 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001bb0:	4b0f      	ldr	r3, [pc, #60]	@ (8001bf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bb2:	695b      	ldr	r3, [r3, #20]
 8001bb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001bbc:	d110      	bne.n	8001be0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	e00f      	b.n	8001be2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001bc2:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001bca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001bce:	d007      	beq.n	8001be0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001bd0:	4b07      	ldr	r3, [pc, #28]	@ (8001bf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001bd8:	4a05      	ldr	r2, [pc, #20]	@ (8001bf0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bda:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bde:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001be0:	2300      	movs	r3, #0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3714      	adds	r7, #20
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	40007000 	.word	0x40007000
 8001bf4:	20000000 	.word	0x20000000
 8001bf8:	431bde83 	.word	0x431bde83

08001bfc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b088      	sub	sp, #32
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d101      	bne.n	8001c0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e3ca      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c0e:	4b97      	ldr	r3, [pc, #604]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	f003 030c 	and.w	r3, r3, #12
 8001c16:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c18:	4b94      	ldr	r3, [pc, #592]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	f003 0303 	and.w	r3, r3, #3
 8001c20:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0310 	and.w	r3, r3, #16
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	f000 80e4 	beq.w	8001df8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001c30:	69bb      	ldr	r3, [r7, #24]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d007      	beq.n	8001c46 <HAL_RCC_OscConfig+0x4a>
 8001c36:	69bb      	ldr	r3, [r7, #24]
 8001c38:	2b0c      	cmp	r3, #12
 8001c3a:	f040 808b 	bne.w	8001d54 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001c3e:	697b      	ldr	r3, [r7, #20]
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	f040 8087 	bne.w	8001d54 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c46:	4b89      	ldr	r3, [pc, #548]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f003 0302 	and.w	r3, r3, #2
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d005      	beq.n	8001c5e <HAL_RCC_OscConfig+0x62>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	699b      	ldr	r3, [r3, #24]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d101      	bne.n	8001c5e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e3a2      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6a1a      	ldr	r2, [r3, #32]
 8001c62:	4b82      	ldr	r3, [pc, #520]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 0308 	and.w	r3, r3, #8
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d004      	beq.n	8001c78 <HAL_RCC_OscConfig+0x7c>
 8001c6e:	4b7f      	ldr	r3, [pc, #508]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c76:	e005      	b.n	8001c84 <HAL_RCC_OscConfig+0x88>
 8001c78:	4b7c      	ldr	r3, [pc, #496]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001c7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c7e:	091b      	lsrs	r3, r3, #4
 8001c80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d223      	bcs.n	8001cd0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6a1b      	ldr	r3, [r3, #32]
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f000 fd87 	bl	80027a0 <RCC_SetFlashLatencyFromMSIRange>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	e383      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c9c:	4b73      	ldr	r3, [pc, #460]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a72      	ldr	r2, [pc, #456]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001ca2:	f043 0308 	orr.w	r3, r3, #8
 8001ca6:	6013      	str	r3, [r2, #0]
 8001ca8:	4b70      	ldr	r3, [pc, #448]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6a1b      	ldr	r3, [r3, #32]
 8001cb4:	496d      	ldr	r1, [pc, #436]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001cba:	4b6c      	ldr	r3, [pc, #432]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	69db      	ldr	r3, [r3, #28]
 8001cc6:	021b      	lsls	r3, r3, #8
 8001cc8:	4968      	ldr	r1, [pc, #416]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	604b      	str	r3, [r1, #4]
 8001cce:	e025      	b.n	8001d1c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001cd0:	4b66      	ldr	r3, [pc, #408]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a65      	ldr	r2, [pc, #404]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001cd6:	f043 0308 	orr.w	r3, r3, #8
 8001cda:	6013      	str	r3, [r2, #0]
 8001cdc:	4b63      	ldr	r3, [pc, #396]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6a1b      	ldr	r3, [r3, #32]
 8001ce8:	4960      	ldr	r1, [pc, #384]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001cea:	4313      	orrs	r3, r2
 8001cec:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001cee:	4b5f      	ldr	r3, [pc, #380]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	69db      	ldr	r3, [r3, #28]
 8001cfa:	021b      	lsls	r3, r3, #8
 8001cfc:	495b      	ldr	r1, [pc, #364]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d02:	69bb      	ldr	r3, [r7, #24]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d109      	bne.n	8001d1c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6a1b      	ldr	r3, [r3, #32]
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f000 fd47 	bl	80027a0 <RCC_SetFlashLatencyFromMSIRange>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d001      	beq.n	8001d1c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	e343      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d1c:	f000 fc4a 	bl	80025b4 <HAL_RCC_GetSysClockFreq>
 8001d20:	4602      	mov	r2, r0
 8001d22:	4b52      	ldr	r3, [pc, #328]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	091b      	lsrs	r3, r3, #4
 8001d28:	f003 030f 	and.w	r3, r3, #15
 8001d2c:	4950      	ldr	r1, [pc, #320]	@ (8001e70 <HAL_RCC_OscConfig+0x274>)
 8001d2e:	5ccb      	ldrb	r3, [r1, r3]
 8001d30:	f003 031f 	and.w	r3, r3, #31
 8001d34:	fa22 f303 	lsr.w	r3, r2, r3
 8001d38:	4a4e      	ldr	r2, [pc, #312]	@ (8001e74 <HAL_RCC_OscConfig+0x278>)
 8001d3a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001d3c:	4b4e      	ldr	r3, [pc, #312]	@ (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7ff fa35 	bl	80011b0 <HAL_InitTick>
 8001d46:	4603      	mov	r3, r0
 8001d48:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001d4a:	7bfb      	ldrb	r3, [r7, #15]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d052      	beq.n	8001df6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001d50:	7bfb      	ldrb	r3, [r7, #15]
 8001d52:	e327      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	699b      	ldr	r3, [r3, #24]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d032      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001d5c:	4b43      	ldr	r3, [pc, #268]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a42      	ldr	r2, [pc, #264]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001d62:	f043 0301 	orr.w	r3, r3, #1
 8001d66:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001d68:	f7ff fc1c 	bl	80015a4 <HAL_GetTick>
 8001d6c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d6e:	e008      	b.n	8001d82 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001d70:	f7ff fc18 	bl	80015a4 <HAL_GetTick>
 8001d74:	4602      	mov	r2, r0
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	2b02      	cmp	r3, #2
 8001d7c:	d901      	bls.n	8001d82 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e310      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d82:	4b3a      	ldr	r3, [pc, #232]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f003 0302 	and.w	r3, r3, #2
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d0f0      	beq.n	8001d70 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d8e:	4b37      	ldr	r3, [pc, #220]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a36      	ldr	r2, [pc, #216]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001d94:	f043 0308 	orr.w	r3, r3, #8
 8001d98:	6013      	str	r3, [r2, #0]
 8001d9a:	4b34      	ldr	r3, [pc, #208]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a1b      	ldr	r3, [r3, #32]
 8001da6:	4931      	ldr	r1, [pc, #196]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001da8:	4313      	orrs	r3, r2
 8001daa:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001dac:	4b2f      	ldr	r3, [pc, #188]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	69db      	ldr	r3, [r3, #28]
 8001db8:	021b      	lsls	r3, r3, #8
 8001dba:	492c      	ldr	r1, [pc, #176]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	604b      	str	r3, [r1, #4]
 8001dc0:	e01a      	b.n	8001df8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001dc2:	4b2a      	ldr	r3, [pc, #168]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a29      	ldr	r2, [pc, #164]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001dc8:	f023 0301 	bic.w	r3, r3, #1
 8001dcc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001dce:	f7ff fbe9 	bl	80015a4 <HAL_GetTick>
 8001dd2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001dd4:	e008      	b.n	8001de8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001dd6:	f7ff fbe5 	bl	80015a4 <HAL_GetTick>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	1ad3      	subs	r3, r2, r3
 8001de0:	2b02      	cmp	r3, #2
 8001de2:	d901      	bls.n	8001de8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001de4:	2303      	movs	r3, #3
 8001de6:	e2dd      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001de8:	4b20      	ldr	r3, [pc, #128]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0302 	and.w	r3, r3, #2
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d1f0      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x1da>
 8001df4:	e000      	b.n	8001df8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001df6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f003 0301 	and.w	r3, r3, #1
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d074      	beq.n	8001eee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	2b08      	cmp	r3, #8
 8001e08:	d005      	beq.n	8001e16 <HAL_RCC_OscConfig+0x21a>
 8001e0a:	69bb      	ldr	r3, [r7, #24]
 8001e0c:	2b0c      	cmp	r3, #12
 8001e0e:	d10e      	bne.n	8001e2e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	2b03      	cmp	r3, #3
 8001e14:	d10b      	bne.n	8001e2e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e16:	4b15      	ldr	r3, [pc, #84]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d064      	beq.n	8001eec <HAL_RCC_OscConfig+0x2f0>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d160      	bne.n	8001eec <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e2ba      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e36:	d106      	bne.n	8001e46 <HAL_RCC_OscConfig+0x24a>
 8001e38:	4b0c      	ldr	r3, [pc, #48]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a0b      	ldr	r2, [pc, #44]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001e3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e42:	6013      	str	r3, [r2, #0]
 8001e44:	e026      	b.n	8001e94 <HAL_RCC_OscConfig+0x298>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e4e:	d115      	bne.n	8001e7c <HAL_RCC_OscConfig+0x280>
 8001e50:	4b06      	ldr	r3, [pc, #24]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a05      	ldr	r2, [pc, #20]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001e56:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e5a:	6013      	str	r3, [r2, #0]
 8001e5c:	4b03      	ldr	r3, [pc, #12]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a02      	ldr	r2, [pc, #8]	@ (8001e6c <HAL_RCC_OscConfig+0x270>)
 8001e62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e66:	6013      	str	r3, [r2, #0]
 8001e68:	e014      	b.n	8001e94 <HAL_RCC_OscConfig+0x298>
 8001e6a:	bf00      	nop
 8001e6c:	40021000 	.word	0x40021000
 8001e70:	08007f38 	.word	0x08007f38
 8001e74:	20000000 	.word	0x20000000
 8001e78:	20000004 	.word	0x20000004
 8001e7c:	4ba0      	ldr	r3, [pc, #640]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a9f      	ldr	r2, [pc, #636]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8001e82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e86:	6013      	str	r3, [r2, #0]
 8001e88:	4b9d      	ldr	r3, [pc, #628]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a9c      	ldr	r2, [pc, #624]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8001e8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d013      	beq.n	8001ec4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e9c:	f7ff fb82 	bl	80015a4 <HAL_GetTick>
 8001ea0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ea2:	e008      	b.n	8001eb6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ea4:	f7ff fb7e 	bl	80015a4 <HAL_GetTick>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	2b64      	cmp	r3, #100	@ 0x64
 8001eb0:	d901      	bls.n	8001eb6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	e276      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001eb6:	4b92      	ldr	r3, [pc, #584]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d0f0      	beq.n	8001ea4 <HAL_RCC_OscConfig+0x2a8>
 8001ec2:	e014      	b.n	8001eee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec4:	f7ff fb6e 	bl	80015a4 <HAL_GetTick>
 8001ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001eca:	e008      	b.n	8001ede <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ecc:	f7ff fb6a 	bl	80015a4 <HAL_GetTick>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	2b64      	cmp	r3, #100	@ 0x64
 8001ed8:	d901      	bls.n	8001ede <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001eda:	2303      	movs	r3, #3
 8001edc:	e262      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ede:	4b88      	ldr	r3, [pc, #544]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d1f0      	bne.n	8001ecc <HAL_RCC_OscConfig+0x2d0>
 8001eea:	e000      	b.n	8001eee <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0302 	and.w	r3, r3, #2
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d060      	beq.n	8001fbc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	2b04      	cmp	r3, #4
 8001efe:	d005      	beq.n	8001f0c <HAL_RCC_OscConfig+0x310>
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	2b0c      	cmp	r3, #12
 8001f04:	d119      	bne.n	8001f3a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d116      	bne.n	8001f3a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f0c:	4b7c      	ldr	r3, [pc, #496]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d005      	beq.n	8001f24 <HAL_RCC_OscConfig+0x328>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d101      	bne.n	8001f24 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e23f      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f24:	4b76      	ldr	r3, [pc, #472]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	691b      	ldr	r3, [r3, #16]
 8001f30:	061b      	lsls	r3, r3, #24
 8001f32:	4973      	ldr	r1, [pc, #460]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8001f34:	4313      	orrs	r3, r2
 8001f36:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f38:	e040      	b.n	8001fbc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	68db      	ldr	r3, [r3, #12]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d023      	beq.n	8001f8a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f42:	4b6f      	ldr	r3, [pc, #444]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a6e      	ldr	r2, [pc, #440]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8001f48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f4e:	f7ff fb29 	bl	80015a4 <HAL_GetTick>
 8001f52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f54:	e008      	b.n	8001f68 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f56:	f7ff fb25 	bl	80015a4 <HAL_GetTick>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	1ad3      	subs	r3, r2, r3
 8001f60:	2b02      	cmp	r3, #2
 8001f62:	d901      	bls.n	8001f68 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001f64:	2303      	movs	r3, #3
 8001f66:	e21d      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f68:	4b65      	ldr	r3, [pc, #404]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d0f0      	beq.n	8001f56 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f74:	4b62      	ldr	r3, [pc, #392]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	691b      	ldr	r3, [r3, #16]
 8001f80:	061b      	lsls	r3, r3, #24
 8001f82:	495f      	ldr	r1, [pc, #380]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8001f84:	4313      	orrs	r3, r2
 8001f86:	604b      	str	r3, [r1, #4]
 8001f88:	e018      	b.n	8001fbc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f8a:	4b5d      	ldr	r3, [pc, #372]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a5c      	ldr	r2, [pc, #368]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8001f90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001f94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f96:	f7ff fb05 	bl	80015a4 <HAL_GetTick>
 8001f9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f9c:	e008      	b.n	8001fb0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f9e:	f7ff fb01 	bl	80015a4 <HAL_GetTick>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	1ad3      	subs	r3, r2, r3
 8001fa8:	2b02      	cmp	r3, #2
 8001faa:	d901      	bls.n	8001fb0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001fac:	2303      	movs	r3, #3
 8001fae:	e1f9      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001fb0:	4b53      	ldr	r3, [pc, #332]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d1f0      	bne.n	8001f9e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 0308 	and.w	r3, r3, #8
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d03c      	beq.n	8002042 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	695b      	ldr	r3, [r3, #20]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d01c      	beq.n	800200a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fd0:	4b4b      	ldr	r3, [pc, #300]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8001fd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fd6:	4a4a      	ldr	r2, [pc, #296]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8001fd8:	f043 0301 	orr.w	r3, r3, #1
 8001fdc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fe0:	f7ff fae0 	bl	80015a4 <HAL_GetTick>
 8001fe4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001fe6:	e008      	b.n	8001ffa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fe8:	f7ff fadc 	bl	80015a4 <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d901      	bls.n	8001ffa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	e1d4      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ffa:	4b41      	ldr	r3, [pc, #260]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8001ffc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002000:	f003 0302 	and.w	r3, r3, #2
 8002004:	2b00      	cmp	r3, #0
 8002006:	d0ef      	beq.n	8001fe8 <HAL_RCC_OscConfig+0x3ec>
 8002008:	e01b      	b.n	8002042 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800200a:	4b3d      	ldr	r3, [pc, #244]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 800200c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002010:	4a3b      	ldr	r2, [pc, #236]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8002012:	f023 0301 	bic.w	r3, r3, #1
 8002016:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800201a:	f7ff fac3 	bl	80015a4 <HAL_GetTick>
 800201e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002020:	e008      	b.n	8002034 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002022:	f7ff fabf 	bl	80015a4 <HAL_GetTick>
 8002026:	4602      	mov	r2, r0
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	2b02      	cmp	r3, #2
 800202e:	d901      	bls.n	8002034 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002030:	2303      	movs	r3, #3
 8002032:	e1b7      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002034:	4b32      	ldr	r3, [pc, #200]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8002036:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	2b00      	cmp	r3, #0
 8002040:	d1ef      	bne.n	8002022 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0304 	and.w	r3, r3, #4
 800204a:	2b00      	cmp	r3, #0
 800204c:	f000 80a6 	beq.w	800219c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002050:	2300      	movs	r3, #0
 8002052:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002054:	4b2a      	ldr	r3, [pc, #168]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8002056:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002058:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800205c:	2b00      	cmp	r3, #0
 800205e:	d10d      	bne.n	800207c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002060:	4b27      	ldr	r3, [pc, #156]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8002062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002064:	4a26      	ldr	r2, [pc, #152]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 8002066:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800206a:	6593      	str	r3, [r2, #88]	@ 0x58
 800206c:	4b24      	ldr	r3, [pc, #144]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 800206e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002070:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002074:	60bb      	str	r3, [r7, #8]
 8002076:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002078:	2301      	movs	r3, #1
 800207a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800207c:	4b21      	ldr	r3, [pc, #132]	@ (8002104 <HAL_RCC_OscConfig+0x508>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002084:	2b00      	cmp	r3, #0
 8002086:	d118      	bne.n	80020ba <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002088:	4b1e      	ldr	r3, [pc, #120]	@ (8002104 <HAL_RCC_OscConfig+0x508>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a1d      	ldr	r2, [pc, #116]	@ (8002104 <HAL_RCC_OscConfig+0x508>)
 800208e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002092:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002094:	f7ff fa86 	bl	80015a4 <HAL_GetTick>
 8002098:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800209a:	e008      	b.n	80020ae <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800209c:	f7ff fa82 	bl	80015a4 <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d901      	bls.n	80020ae <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80020aa:	2303      	movs	r3, #3
 80020ac:	e17a      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020ae:	4b15      	ldr	r3, [pc, #84]	@ (8002104 <HAL_RCC_OscConfig+0x508>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d0f0      	beq.n	800209c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d108      	bne.n	80020d4 <HAL_RCC_OscConfig+0x4d8>
 80020c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 80020c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 80020ca:	f043 0301 	orr.w	r3, r3, #1
 80020ce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80020d2:	e029      	b.n	8002128 <HAL_RCC_OscConfig+0x52c>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	2b05      	cmp	r3, #5
 80020da:	d115      	bne.n	8002108 <HAL_RCC_OscConfig+0x50c>
 80020dc:	4b08      	ldr	r3, [pc, #32]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 80020de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020e2:	4a07      	ldr	r2, [pc, #28]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 80020e4:	f043 0304 	orr.w	r3, r3, #4
 80020e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80020ec:	4b04      	ldr	r3, [pc, #16]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 80020ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020f2:	4a03      	ldr	r2, [pc, #12]	@ (8002100 <HAL_RCC_OscConfig+0x504>)
 80020f4:	f043 0301 	orr.w	r3, r3, #1
 80020f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80020fc:	e014      	b.n	8002128 <HAL_RCC_OscConfig+0x52c>
 80020fe:	bf00      	nop
 8002100:	40021000 	.word	0x40021000
 8002104:	40007000 	.word	0x40007000
 8002108:	4b9c      	ldr	r3, [pc, #624]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 800210a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800210e:	4a9b      	ldr	r2, [pc, #620]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 8002110:	f023 0301 	bic.w	r3, r3, #1
 8002114:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002118:	4b98      	ldr	r3, [pc, #608]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 800211a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800211e:	4a97      	ldr	r2, [pc, #604]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 8002120:	f023 0304 	bic.w	r3, r3, #4
 8002124:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d016      	beq.n	800215e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002130:	f7ff fa38 	bl	80015a4 <HAL_GetTick>
 8002134:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002136:	e00a      	b.n	800214e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002138:	f7ff fa34 	bl	80015a4 <HAL_GetTick>
 800213c:	4602      	mov	r2, r0
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002146:	4293      	cmp	r3, r2
 8002148:	d901      	bls.n	800214e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e12a      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800214e:	4b8b      	ldr	r3, [pc, #556]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 8002150:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002154:	f003 0302 	and.w	r3, r3, #2
 8002158:	2b00      	cmp	r3, #0
 800215a:	d0ed      	beq.n	8002138 <HAL_RCC_OscConfig+0x53c>
 800215c:	e015      	b.n	800218a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800215e:	f7ff fa21 	bl	80015a4 <HAL_GetTick>
 8002162:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002164:	e00a      	b.n	800217c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002166:	f7ff fa1d 	bl	80015a4 <HAL_GetTick>
 800216a:	4602      	mov	r2, r0
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002174:	4293      	cmp	r3, r2
 8002176:	d901      	bls.n	800217c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002178:	2303      	movs	r3, #3
 800217a:	e113      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800217c:	4b7f      	ldr	r3, [pc, #508]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 800217e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002182:	f003 0302 	and.w	r3, r3, #2
 8002186:	2b00      	cmp	r3, #0
 8002188:	d1ed      	bne.n	8002166 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800218a:	7ffb      	ldrb	r3, [r7, #31]
 800218c:	2b01      	cmp	r3, #1
 800218e:	d105      	bne.n	800219c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002190:	4b7a      	ldr	r3, [pc, #488]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 8002192:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002194:	4a79      	ldr	r2, [pc, #484]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 8002196:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800219a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	f000 80fe 	beq.w	80023a2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	f040 80d0 	bne.w	8002350 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80021b0:	4b72      	ldr	r3, [pc, #456]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	f003 0203 	and.w	r2, r3, #3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d130      	bne.n	8002226 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ce:	3b01      	subs	r3, #1
 80021d0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80021d2:	429a      	cmp	r2, r3
 80021d4:	d127      	bne.n	8002226 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021e0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80021e2:	429a      	cmp	r2, r3
 80021e4:	d11f      	bne.n	8002226 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ec:	687a      	ldr	r2, [r7, #4]
 80021ee:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80021f0:	2a07      	cmp	r2, #7
 80021f2:	bf14      	ite	ne
 80021f4:	2201      	movne	r2, #1
 80021f6:	2200      	moveq	r2, #0
 80021f8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d113      	bne.n	8002226 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002208:	085b      	lsrs	r3, r3, #1
 800220a:	3b01      	subs	r3, #1
 800220c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800220e:	429a      	cmp	r2, r3
 8002210:	d109      	bne.n	8002226 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221c:	085b      	lsrs	r3, r3, #1
 800221e:	3b01      	subs	r3, #1
 8002220:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002222:	429a      	cmp	r2, r3
 8002224:	d06e      	beq.n	8002304 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002226:	69bb      	ldr	r3, [r7, #24]
 8002228:	2b0c      	cmp	r3, #12
 800222a:	d069      	beq.n	8002300 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800222c:	4b53      	ldr	r3, [pc, #332]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d105      	bne.n	8002244 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002238:	4b50      	ldr	r3, [pc, #320]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d001      	beq.n	8002248 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002244:	2301      	movs	r3, #1
 8002246:	e0ad      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002248:	4b4c      	ldr	r3, [pc, #304]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a4b      	ldr	r2, [pc, #300]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 800224e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002252:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002254:	f7ff f9a6 	bl	80015a4 <HAL_GetTick>
 8002258:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800225a:	e008      	b.n	800226e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800225c:	f7ff f9a2 	bl	80015a4 <HAL_GetTick>
 8002260:	4602      	mov	r2, r0
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	2b02      	cmp	r3, #2
 8002268:	d901      	bls.n	800226e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800226a:	2303      	movs	r3, #3
 800226c:	e09a      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800226e:	4b43      	ldr	r3, [pc, #268]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d1f0      	bne.n	800225c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800227a:	4b40      	ldr	r3, [pc, #256]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 800227c:	68da      	ldr	r2, [r3, #12]
 800227e:	4b40      	ldr	r3, [pc, #256]	@ (8002380 <HAL_RCC_OscConfig+0x784>)
 8002280:	4013      	ands	r3, r2
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800228a:	3a01      	subs	r2, #1
 800228c:	0112      	lsls	r2, r2, #4
 800228e:	4311      	orrs	r1, r2
 8002290:	687a      	ldr	r2, [r7, #4]
 8002292:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002294:	0212      	lsls	r2, r2, #8
 8002296:	4311      	orrs	r1, r2
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800229c:	0852      	lsrs	r2, r2, #1
 800229e:	3a01      	subs	r2, #1
 80022a0:	0552      	lsls	r2, r2, #21
 80022a2:	4311      	orrs	r1, r2
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80022a8:	0852      	lsrs	r2, r2, #1
 80022aa:	3a01      	subs	r2, #1
 80022ac:	0652      	lsls	r2, r2, #25
 80022ae:	4311      	orrs	r1, r2
 80022b0:	687a      	ldr	r2, [r7, #4]
 80022b2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80022b4:	0912      	lsrs	r2, r2, #4
 80022b6:	0452      	lsls	r2, r2, #17
 80022b8:	430a      	orrs	r2, r1
 80022ba:	4930      	ldr	r1, [pc, #192]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 80022bc:	4313      	orrs	r3, r2
 80022be:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80022c0:	4b2e      	ldr	r3, [pc, #184]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a2d      	ldr	r2, [pc, #180]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 80022c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80022ca:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80022cc:	4b2b      	ldr	r3, [pc, #172]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	4a2a      	ldr	r2, [pc, #168]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 80022d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80022d6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80022d8:	f7ff f964 	bl	80015a4 <HAL_GetTick>
 80022dc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022de:	e008      	b.n	80022f2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022e0:	f7ff f960 	bl	80015a4 <HAL_GetTick>
 80022e4:	4602      	mov	r2, r0
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	1ad3      	subs	r3, r2, r3
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d901      	bls.n	80022f2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80022ee:	2303      	movs	r3, #3
 80022f0:	e058      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022f2:	4b22      	ldr	r3, [pc, #136]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d0f0      	beq.n	80022e0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80022fe:	e050      	b.n	80023a2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	e04f      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002304:	4b1d      	ldr	r3, [pc, #116]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800230c:	2b00      	cmp	r3, #0
 800230e:	d148      	bne.n	80023a2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002310:	4b1a      	ldr	r3, [pc, #104]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a19      	ldr	r2, [pc, #100]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 8002316:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800231a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800231c:	4b17      	ldr	r3, [pc, #92]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	4a16      	ldr	r2, [pc, #88]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 8002322:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002326:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002328:	f7ff f93c 	bl	80015a4 <HAL_GetTick>
 800232c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800232e:	e008      	b.n	8002342 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002330:	f7ff f938 	bl	80015a4 <HAL_GetTick>
 8002334:	4602      	mov	r2, r0
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	1ad3      	subs	r3, r2, r3
 800233a:	2b02      	cmp	r3, #2
 800233c:	d901      	bls.n	8002342 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800233e:	2303      	movs	r3, #3
 8002340:	e030      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002342:	4b0e      	ldr	r3, [pc, #56]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800234a:	2b00      	cmp	r3, #0
 800234c:	d0f0      	beq.n	8002330 <HAL_RCC_OscConfig+0x734>
 800234e:	e028      	b.n	80023a2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002350:	69bb      	ldr	r3, [r7, #24]
 8002352:	2b0c      	cmp	r3, #12
 8002354:	d023      	beq.n	800239e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002356:	4b09      	ldr	r3, [pc, #36]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a08      	ldr	r2, [pc, #32]	@ (800237c <HAL_RCC_OscConfig+0x780>)
 800235c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002360:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002362:	f7ff f91f 	bl	80015a4 <HAL_GetTick>
 8002366:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002368:	e00c      	b.n	8002384 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800236a:	f7ff f91b 	bl	80015a4 <HAL_GetTick>
 800236e:	4602      	mov	r2, r0
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	2b02      	cmp	r3, #2
 8002376:	d905      	bls.n	8002384 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002378:	2303      	movs	r3, #3
 800237a:	e013      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
 800237c:	40021000 	.word	0x40021000
 8002380:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002384:	4b09      	ldr	r3, [pc, #36]	@ (80023ac <HAL_RCC_OscConfig+0x7b0>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800238c:	2b00      	cmp	r3, #0
 800238e:	d1ec      	bne.n	800236a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002390:	4b06      	ldr	r3, [pc, #24]	@ (80023ac <HAL_RCC_OscConfig+0x7b0>)
 8002392:	68da      	ldr	r2, [r3, #12]
 8002394:	4905      	ldr	r1, [pc, #20]	@ (80023ac <HAL_RCC_OscConfig+0x7b0>)
 8002396:	4b06      	ldr	r3, [pc, #24]	@ (80023b0 <HAL_RCC_OscConfig+0x7b4>)
 8002398:	4013      	ands	r3, r2
 800239a:	60cb      	str	r3, [r1, #12]
 800239c:	e001      	b.n	80023a2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e000      	b.n	80023a4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80023a2:	2300      	movs	r3, #0
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3720      	adds	r7, #32
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	40021000 	.word	0x40021000
 80023b0:	feeefffc 	.word	0xfeeefffc

080023b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d101      	bne.n	80023c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e0e7      	b.n	8002598 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80023c8:	4b75      	ldr	r3, [pc, #468]	@ (80025a0 <HAL_RCC_ClockConfig+0x1ec>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 0307 	and.w	r3, r3, #7
 80023d0:	683a      	ldr	r2, [r7, #0]
 80023d2:	429a      	cmp	r2, r3
 80023d4:	d910      	bls.n	80023f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023d6:	4b72      	ldr	r3, [pc, #456]	@ (80025a0 <HAL_RCC_ClockConfig+0x1ec>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f023 0207 	bic.w	r2, r3, #7
 80023de:	4970      	ldr	r1, [pc, #448]	@ (80025a0 <HAL_RCC_ClockConfig+0x1ec>)
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023e6:	4b6e      	ldr	r3, [pc, #440]	@ (80025a0 <HAL_RCC_ClockConfig+0x1ec>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f003 0307 	and.w	r3, r3, #7
 80023ee:	683a      	ldr	r2, [r7, #0]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d001      	beq.n	80023f8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e0cf      	b.n	8002598 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 0302 	and.w	r3, r3, #2
 8002400:	2b00      	cmp	r3, #0
 8002402:	d010      	beq.n	8002426 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	689a      	ldr	r2, [r3, #8]
 8002408:	4b66      	ldr	r3, [pc, #408]	@ (80025a4 <HAL_RCC_ClockConfig+0x1f0>)
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002410:	429a      	cmp	r2, r3
 8002412:	d908      	bls.n	8002426 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002414:	4b63      	ldr	r3, [pc, #396]	@ (80025a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	4960      	ldr	r1, [pc, #384]	@ (80025a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002422:	4313      	orrs	r3, r2
 8002424:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0301 	and.w	r3, r3, #1
 800242e:	2b00      	cmp	r3, #0
 8002430:	d04c      	beq.n	80024cc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	2b03      	cmp	r3, #3
 8002438:	d107      	bne.n	800244a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800243a:	4b5a      	ldr	r3, [pc, #360]	@ (80025a4 <HAL_RCC_ClockConfig+0x1f0>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002442:	2b00      	cmp	r3, #0
 8002444:	d121      	bne.n	800248a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e0a6      	b.n	8002598 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	2b02      	cmp	r3, #2
 8002450:	d107      	bne.n	8002462 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002452:	4b54      	ldr	r3, [pc, #336]	@ (80025a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d115      	bne.n	800248a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	e09a      	b.n	8002598 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d107      	bne.n	800247a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800246a:	4b4e      	ldr	r3, [pc, #312]	@ (80025a4 <HAL_RCC_ClockConfig+0x1f0>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 0302 	and.w	r3, r3, #2
 8002472:	2b00      	cmp	r3, #0
 8002474:	d109      	bne.n	800248a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e08e      	b.n	8002598 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800247a:	4b4a      	ldr	r3, [pc, #296]	@ (80025a4 <HAL_RCC_ClockConfig+0x1f0>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002482:	2b00      	cmp	r3, #0
 8002484:	d101      	bne.n	800248a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e086      	b.n	8002598 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800248a:	4b46      	ldr	r3, [pc, #280]	@ (80025a4 <HAL_RCC_ClockConfig+0x1f0>)
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	f023 0203 	bic.w	r2, r3, #3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	4943      	ldr	r1, [pc, #268]	@ (80025a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002498:	4313      	orrs	r3, r2
 800249a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800249c:	f7ff f882 	bl	80015a4 <HAL_GetTick>
 80024a0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024a2:	e00a      	b.n	80024ba <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024a4:	f7ff f87e 	bl	80015a4 <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e06e      	b.n	8002598 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ba:	4b3a      	ldr	r3, [pc, #232]	@ (80025a4 <HAL_RCC_ClockConfig+0x1f0>)
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f003 020c 	and.w	r2, r3, #12
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d1eb      	bne.n	80024a4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 0302 	and.w	r3, r3, #2
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d010      	beq.n	80024fa <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	689a      	ldr	r2, [r3, #8]
 80024dc:	4b31      	ldr	r3, [pc, #196]	@ (80025a4 <HAL_RCC_ClockConfig+0x1f0>)
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d208      	bcs.n	80024fa <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024e8:	4b2e      	ldr	r3, [pc, #184]	@ (80025a4 <HAL_RCC_ClockConfig+0x1f0>)
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	492b      	ldr	r1, [pc, #172]	@ (80025a4 <HAL_RCC_ClockConfig+0x1f0>)
 80024f6:	4313      	orrs	r3, r2
 80024f8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80024fa:	4b29      	ldr	r3, [pc, #164]	@ (80025a0 <HAL_RCC_ClockConfig+0x1ec>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 0307 	and.w	r3, r3, #7
 8002502:	683a      	ldr	r2, [r7, #0]
 8002504:	429a      	cmp	r2, r3
 8002506:	d210      	bcs.n	800252a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002508:	4b25      	ldr	r3, [pc, #148]	@ (80025a0 <HAL_RCC_ClockConfig+0x1ec>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f023 0207 	bic.w	r2, r3, #7
 8002510:	4923      	ldr	r1, [pc, #140]	@ (80025a0 <HAL_RCC_ClockConfig+0x1ec>)
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	4313      	orrs	r3, r2
 8002516:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002518:	4b21      	ldr	r3, [pc, #132]	@ (80025a0 <HAL_RCC_ClockConfig+0x1ec>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 0307 	and.w	r3, r3, #7
 8002520:	683a      	ldr	r2, [r7, #0]
 8002522:	429a      	cmp	r2, r3
 8002524:	d001      	beq.n	800252a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e036      	b.n	8002598 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 0304 	and.w	r3, r3, #4
 8002532:	2b00      	cmp	r3, #0
 8002534:	d008      	beq.n	8002548 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002536:	4b1b      	ldr	r3, [pc, #108]	@ (80025a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	4918      	ldr	r1, [pc, #96]	@ (80025a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002544:	4313      	orrs	r3, r2
 8002546:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 0308 	and.w	r3, r3, #8
 8002550:	2b00      	cmp	r3, #0
 8002552:	d009      	beq.n	8002568 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002554:	4b13      	ldr	r3, [pc, #76]	@ (80025a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	691b      	ldr	r3, [r3, #16]
 8002560:	00db      	lsls	r3, r3, #3
 8002562:	4910      	ldr	r1, [pc, #64]	@ (80025a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002564:	4313      	orrs	r3, r2
 8002566:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002568:	f000 f824 	bl	80025b4 <HAL_RCC_GetSysClockFreq>
 800256c:	4602      	mov	r2, r0
 800256e:	4b0d      	ldr	r3, [pc, #52]	@ (80025a4 <HAL_RCC_ClockConfig+0x1f0>)
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	091b      	lsrs	r3, r3, #4
 8002574:	f003 030f 	and.w	r3, r3, #15
 8002578:	490b      	ldr	r1, [pc, #44]	@ (80025a8 <HAL_RCC_ClockConfig+0x1f4>)
 800257a:	5ccb      	ldrb	r3, [r1, r3]
 800257c:	f003 031f 	and.w	r3, r3, #31
 8002580:	fa22 f303 	lsr.w	r3, r2, r3
 8002584:	4a09      	ldr	r2, [pc, #36]	@ (80025ac <HAL_RCC_ClockConfig+0x1f8>)
 8002586:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002588:	4b09      	ldr	r3, [pc, #36]	@ (80025b0 <HAL_RCC_ClockConfig+0x1fc>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4618      	mov	r0, r3
 800258e:	f7fe fe0f 	bl	80011b0 <HAL_InitTick>
 8002592:	4603      	mov	r3, r0
 8002594:	72fb      	strb	r3, [r7, #11]

  return status;
 8002596:	7afb      	ldrb	r3, [r7, #11]
}
 8002598:	4618      	mov	r0, r3
 800259a:	3710      	adds	r7, #16
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	40022000 	.word	0x40022000
 80025a4:	40021000 	.word	0x40021000
 80025a8:	08007f38 	.word	0x08007f38
 80025ac:	20000000 	.word	0x20000000
 80025b0:	20000004 	.word	0x20000004

080025b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b089      	sub	sp, #36	@ 0x24
 80025b8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80025ba:	2300      	movs	r3, #0
 80025bc:	61fb      	str	r3, [r7, #28]
 80025be:	2300      	movs	r3, #0
 80025c0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025c2:	4b3e      	ldr	r3, [pc, #248]	@ (80026bc <HAL_RCC_GetSysClockFreq+0x108>)
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	f003 030c 	and.w	r3, r3, #12
 80025ca:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025cc:	4b3b      	ldr	r3, [pc, #236]	@ (80026bc <HAL_RCC_GetSysClockFreq+0x108>)
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	f003 0303 	and.w	r3, r3, #3
 80025d4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d005      	beq.n	80025e8 <HAL_RCC_GetSysClockFreq+0x34>
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	2b0c      	cmp	r3, #12
 80025e0:	d121      	bne.n	8002626 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d11e      	bne.n	8002626 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80025e8:	4b34      	ldr	r3, [pc, #208]	@ (80026bc <HAL_RCC_GetSysClockFreq+0x108>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0308 	and.w	r3, r3, #8
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d107      	bne.n	8002604 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80025f4:	4b31      	ldr	r3, [pc, #196]	@ (80026bc <HAL_RCC_GetSysClockFreq+0x108>)
 80025f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025fa:	0a1b      	lsrs	r3, r3, #8
 80025fc:	f003 030f 	and.w	r3, r3, #15
 8002600:	61fb      	str	r3, [r7, #28]
 8002602:	e005      	b.n	8002610 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002604:	4b2d      	ldr	r3, [pc, #180]	@ (80026bc <HAL_RCC_GetSysClockFreq+0x108>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	091b      	lsrs	r3, r3, #4
 800260a:	f003 030f 	and.w	r3, r3, #15
 800260e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002610:	4a2b      	ldr	r2, [pc, #172]	@ (80026c0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002618:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d10d      	bne.n	800263c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002624:	e00a      	b.n	800263c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	2b04      	cmp	r3, #4
 800262a:	d102      	bne.n	8002632 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800262c:	4b25      	ldr	r3, [pc, #148]	@ (80026c4 <HAL_RCC_GetSysClockFreq+0x110>)
 800262e:	61bb      	str	r3, [r7, #24]
 8002630:	e004      	b.n	800263c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	2b08      	cmp	r3, #8
 8002636:	d101      	bne.n	800263c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002638:	4b23      	ldr	r3, [pc, #140]	@ (80026c8 <HAL_RCC_GetSysClockFreq+0x114>)
 800263a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800263c:	693b      	ldr	r3, [r7, #16]
 800263e:	2b0c      	cmp	r3, #12
 8002640:	d134      	bne.n	80026ac <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002642:	4b1e      	ldr	r3, [pc, #120]	@ (80026bc <HAL_RCC_GetSysClockFreq+0x108>)
 8002644:	68db      	ldr	r3, [r3, #12]
 8002646:	f003 0303 	and.w	r3, r3, #3
 800264a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	2b02      	cmp	r3, #2
 8002650:	d003      	beq.n	800265a <HAL_RCC_GetSysClockFreq+0xa6>
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	2b03      	cmp	r3, #3
 8002656:	d003      	beq.n	8002660 <HAL_RCC_GetSysClockFreq+0xac>
 8002658:	e005      	b.n	8002666 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800265a:	4b1a      	ldr	r3, [pc, #104]	@ (80026c4 <HAL_RCC_GetSysClockFreq+0x110>)
 800265c:	617b      	str	r3, [r7, #20]
      break;
 800265e:	e005      	b.n	800266c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002660:	4b19      	ldr	r3, [pc, #100]	@ (80026c8 <HAL_RCC_GetSysClockFreq+0x114>)
 8002662:	617b      	str	r3, [r7, #20]
      break;
 8002664:	e002      	b.n	800266c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	617b      	str	r3, [r7, #20]
      break;
 800266a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800266c:	4b13      	ldr	r3, [pc, #76]	@ (80026bc <HAL_RCC_GetSysClockFreq+0x108>)
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	091b      	lsrs	r3, r3, #4
 8002672:	f003 0307 	and.w	r3, r3, #7
 8002676:	3301      	adds	r3, #1
 8002678:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800267a:	4b10      	ldr	r3, [pc, #64]	@ (80026bc <HAL_RCC_GetSysClockFreq+0x108>)
 800267c:	68db      	ldr	r3, [r3, #12]
 800267e:	0a1b      	lsrs	r3, r3, #8
 8002680:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002684:	697a      	ldr	r2, [r7, #20]
 8002686:	fb03 f202 	mul.w	r2, r3, r2
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002690:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002692:	4b0a      	ldr	r3, [pc, #40]	@ (80026bc <HAL_RCC_GetSysClockFreq+0x108>)
 8002694:	68db      	ldr	r3, [r3, #12]
 8002696:	0e5b      	lsrs	r3, r3, #25
 8002698:	f003 0303 	and.w	r3, r3, #3
 800269c:	3301      	adds	r3, #1
 800269e:	005b      	lsls	r3, r3, #1
 80026a0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80026a2:	697a      	ldr	r2, [r7, #20]
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80026aa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80026ac:	69bb      	ldr	r3, [r7, #24]
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3724      	adds	r7, #36	@ 0x24
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	40021000 	.word	0x40021000
 80026c0:	08007f50 	.word	0x08007f50
 80026c4:	00f42400 	.word	0x00f42400
 80026c8:	007a1200 	.word	0x007a1200

080026cc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026d0:	4b03      	ldr	r3, [pc, #12]	@ (80026e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80026d2:	681b      	ldr	r3, [r3, #0]
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	20000000 	.word	0x20000000

080026e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80026e8:	f7ff fff0 	bl	80026cc <HAL_RCC_GetHCLKFreq>
 80026ec:	4602      	mov	r2, r0
 80026ee:	4b06      	ldr	r3, [pc, #24]	@ (8002708 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	0a1b      	lsrs	r3, r3, #8
 80026f4:	f003 0307 	and.w	r3, r3, #7
 80026f8:	4904      	ldr	r1, [pc, #16]	@ (800270c <HAL_RCC_GetPCLK1Freq+0x28>)
 80026fa:	5ccb      	ldrb	r3, [r1, r3]
 80026fc:	f003 031f 	and.w	r3, r3, #31
 8002700:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002704:	4618      	mov	r0, r3
 8002706:	bd80      	pop	{r7, pc}
 8002708:	40021000 	.word	0x40021000
 800270c:	08007f48 	.word	0x08007f48

08002710 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002714:	f7ff ffda 	bl	80026cc <HAL_RCC_GetHCLKFreq>
 8002718:	4602      	mov	r2, r0
 800271a:	4b06      	ldr	r3, [pc, #24]	@ (8002734 <HAL_RCC_GetPCLK2Freq+0x24>)
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	0adb      	lsrs	r3, r3, #11
 8002720:	f003 0307 	and.w	r3, r3, #7
 8002724:	4904      	ldr	r1, [pc, #16]	@ (8002738 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002726:	5ccb      	ldrb	r3, [r1, r3]
 8002728:	f003 031f 	and.w	r3, r3, #31
 800272c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002730:	4618      	mov	r0, r3
 8002732:	bd80      	pop	{r7, pc}
 8002734:	40021000 	.word	0x40021000
 8002738:	08007f48 	.word	0x08007f48

0800273c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	220f      	movs	r2, #15
 800274a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800274c:	4b12      	ldr	r3, [pc, #72]	@ (8002798 <HAL_RCC_GetClockConfig+0x5c>)
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	f003 0203 	and.w	r2, r3, #3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002758:	4b0f      	ldr	r3, [pc, #60]	@ (8002798 <HAL_RCC_GetClockConfig+0x5c>)
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002764:	4b0c      	ldr	r3, [pc, #48]	@ (8002798 <HAL_RCC_GetClockConfig+0x5c>)
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002770:	4b09      	ldr	r3, [pc, #36]	@ (8002798 <HAL_RCC_GetClockConfig+0x5c>)
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	08db      	lsrs	r3, r3, #3
 8002776:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800277e:	4b07      	ldr	r3, [pc, #28]	@ (800279c <HAL_RCC_GetClockConfig+0x60>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0207 	and.w	r2, r3, #7
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	601a      	str	r2, [r3, #0]
}
 800278a:	bf00      	nop
 800278c:	370c      	adds	r7, #12
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr
 8002796:	bf00      	nop
 8002798:	40021000 	.word	0x40021000
 800279c:	40022000 	.word	0x40022000

080027a0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b086      	sub	sp, #24
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80027a8:	2300      	movs	r3, #0
 80027aa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80027ac:	4b2a      	ldr	r3, [pc, #168]	@ (8002858 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80027ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d003      	beq.n	80027c0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80027b8:	f7ff f9bc 	bl	8001b34 <HAL_PWREx_GetVoltageRange>
 80027bc:	6178      	str	r0, [r7, #20]
 80027be:	e014      	b.n	80027ea <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80027c0:	4b25      	ldr	r3, [pc, #148]	@ (8002858 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80027c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027c4:	4a24      	ldr	r2, [pc, #144]	@ (8002858 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80027c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80027cc:	4b22      	ldr	r3, [pc, #136]	@ (8002858 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80027ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027d4:	60fb      	str	r3, [r7, #12]
 80027d6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80027d8:	f7ff f9ac 	bl	8001b34 <HAL_PWREx_GetVoltageRange>
 80027dc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80027de:	4b1e      	ldr	r3, [pc, #120]	@ (8002858 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80027e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027e2:	4a1d      	ldr	r2, [pc, #116]	@ (8002858 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80027e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027e8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027f0:	d10b      	bne.n	800280a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2b80      	cmp	r3, #128	@ 0x80
 80027f6:	d919      	bls.n	800282c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2ba0      	cmp	r3, #160	@ 0xa0
 80027fc:	d902      	bls.n	8002804 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80027fe:	2302      	movs	r3, #2
 8002800:	613b      	str	r3, [r7, #16]
 8002802:	e013      	b.n	800282c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002804:	2301      	movs	r3, #1
 8002806:	613b      	str	r3, [r7, #16]
 8002808:	e010      	b.n	800282c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2b80      	cmp	r3, #128	@ 0x80
 800280e:	d902      	bls.n	8002816 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002810:	2303      	movs	r3, #3
 8002812:	613b      	str	r3, [r7, #16]
 8002814:	e00a      	b.n	800282c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2b80      	cmp	r3, #128	@ 0x80
 800281a:	d102      	bne.n	8002822 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800281c:	2302      	movs	r3, #2
 800281e:	613b      	str	r3, [r7, #16]
 8002820:	e004      	b.n	800282c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2b70      	cmp	r3, #112	@ 0x70
 8002826:	d101      	bne.n	800282c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002828:	2301      	movs	r3, #1
 800282a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800282c:	4b0b      	ldr	r3, [pc, #44]	@ (800285c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f023 0207 	bic.w	r2, r3, #7
 8002834:	4909      	ldr	r1, [pc, #36]	@ (800285c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	4313      	orrs	r3, r2
 800283a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800283c:	4b07      	ldr	r3, [pc, #28]	@ (800285c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 0307 	and.w	r3, r3, #7
 8002844:	693a      	ldr	r2, [r7, #16]
 8002846:	429a      	cmp	r2, r3
 8002848:	d001      	beq.n	800284e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e000      	b.n	8002850 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800284e:	2300      	movs	r3, #0
}
 8002850:	4618      	mov	r0, r3
 8002852:	3718      	adds	r7, #24
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	40021000 	.word	0x40021000
 800285c:	40022000 	.word	0x40022000

08002860 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b086      	sub	sp, #24
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002868:	2300      	movs	r3, #0
 800286a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800286c:	2300      	movs	r3, #0
 800286e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002878:	2b00      	cmp	r3, #0
 800287a:	d041      	beq.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002880:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002884:	d02a      	beq.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002886:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800288a:	d824      	bhi.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800288c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002890:	d008      	beq.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002892:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002896:	d81e      	bhi.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002898:	2b00      	cmp	r3, #0
 800289a:	d00a      	beq.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800289c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80028a0:	d010      	beq.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80028a2:	e018      	b.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80028a4:	4b86      	ldr	r3, [pc, #536]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	4a85      	ldr	r2, [pc, #532]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028ae:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80028b0:	e015      	b.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	3304      	adds	r3, #4
 80028b6:	2100      	movs	r1, #0
 80028b8:	4618      	mov	r0, r3
 80028ba:	f000 fabb 	bl	8002e34 <RCCEx_PLLSAI1_Config>
 80028be:	4603      	mov	r3, r0
 80028c0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80028c2:	e00c      	b.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	3320      	adds	r3, #32
 80028c8:	2100      	movs	r1, #0
 80028ca:	4618      	mov	r0, r3
 80028cc:	f000 fba6 	bl	800301c <RCCEx_PLLSAI2_Config>
 80028d0:	4603      	mov	r3, r0
 80028d2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80028d4:	e003      	b.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	74fb      	strb	r3, [r7, #19]
      break;
 80028da:	e000      	b.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80028dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80028de:	7cfb      	ldrb	r3, [r7, #19]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d10b      	bne.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80028e4:	4b76      	ldr	r3, [pc, #472]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028ea:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80028f2:	4973      	ldr	r1, [pc, #460]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028f4:	4313      	orrs	r3, r2
 80028f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80028fa:	e001      	b.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028fc:	7cfb      	ldrb	r3, [r7, #19]
 80028fe:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002908:	2b00      	cmp	r3, #0
 800290a:	d041      	beq.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002910:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002914:	d02a      	beq.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002916:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800291a:	d824      	bhi.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800291c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002920:	d008      	beq.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002922:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002926:	d81e      	bhi.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002928:	2b00      	cmp	r3, #0
 800292a:	d00a      	beq.n	8002942 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800292c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002930:	d010      	beq.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002932:	e018      	b.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002934:	4b62      	ldr	r3, [pc, #392]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	4a61      	ldr	r2, [pc, #388]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800293a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800293e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002940:	e015      	b.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	3304      	adds	r3, #4
 8002946:	2100      	movs	r1, #0
 8002948:	4618      	mov	r0, r3
 800294a:	f000 fa73 	bl	8002e34 <RCCEx_PLLSAI1_Config>
 800294e:	4603      	mov	r3, r0
 8002950:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002952:	e00c      	b.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	3320      	adds	r3, #32
 8002958:	2100      	movs	r1, #0
 800295a:	4618      	mov	r0, r3
 800295c:	f000 fb5e 	bl	800301c <RCCEx_PLLSAI2_Config>
 8002960:	4603      	mov	r3, r0
 8002962:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002964:	e003      	b.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	74fb      	strb	r3, [r7, #19]
      break;
 800296a:	e000      	b.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800296c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800296e:	7cfb      	ldrb	r3, [r7, #19]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d10b      	bne.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002974:	4b52      	ldr	r3, [pc, #328]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002976:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800297a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002982:	494f      	ldr	r1, [pc, #316]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002984:	4313      	orrs	r3, r2
 8002986:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800298a:	e001      	b.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800298c:	7cfb      	ldrb	r3, [r7, #19]
 800298e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002998:	2b00      	cmp	r3, #0
 800299a:	f000 80a0 	beq.w	8002ade <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800299e:	2300      	movs	r3, #0
 80029a0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80029a2:	4b47      	ldr	r3, [pc, #284]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d101      	bne.n	80029b2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80029ae:	2301      	movs	r3, #1
 80029b0:	e000      	b.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80029b2:	2300      	movs	r3, #0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d00d      	beq.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029b8:	4b41      	ldr	r3, [pc, #260]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029bc:	4a40      	ldr	r2, [pc, #256]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80029c4:	4b3e      	ldr	r3, [pc, #248]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029cc:	60bb      	str	r3, [r7, #8]
 80029ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029d0:	2301      	movs	r3, #1
 80029d2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029d4:	4b3b      	ldr	r3, [pc, #236]	@ (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a3a      	ldr	r2, [pc, #232]	@ (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80029da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029de:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80029e0:	f7fe fde0 	bl	80015a4 <HAL_GetTick>
 80029e4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80029e6:	e009      	b.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029e8:	f7fe fddc 	bl	80015a4 <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d902      	bls.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80029f6:	2303      	movs	r3, #3
 80029f8:	74fb      	strb	r3, [r7, #19]
        break;
 80029fa:	e005      	b.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80029fc:	4b31      	ldr	r3, [pc, #196]	@ (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d0ef      	beq.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002a08:	7cfb      	ldrb	r3, [r7, #19]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d15c      	bne.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002a0e:	4b2c      	ldr	r3, [pc, #176]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a14:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a18:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d01f      	beq.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a26:	697a      	ldr	r2, [r7, #20]
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d019      	beq.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002a2c:	4b24      	ldr	r3, [pc, #144]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a36:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002a38:	4b21      	ldr	r3, [pc, #132]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a3e:	4a20      	ldr	r2, [pc, #128]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002a48:	4b1d      	ldr	r3, [pc, #116]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a4e:	4a1c      	ldr	r2, [pc, #112]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002a58:	4a19      	ldr	r2, [pc, #100]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	f003 0301 	and.w	r3, r3, #1
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d016      	beq.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a6a:	f7fe fd9b 	bl	80015a4 <HAL_GetTick>
 8002a6e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a70:	e00b      	b.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a72:	f7fe fd97 	bl	80015a4 <HAL_GetTick>
 8002a76:	4602      	mov	r2, r0
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	1ad3      	subs	r3, r2, r3
 8002a7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d902      	bls.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	74fb      	strb	r3, [r7, #19]
            break;
 8002a88:	e006      	b.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a90:	f003 0302 	and.w	r3, r3, #2
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d0ec      	beq.n	8002a72 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002a98:	7cfb      	ldrb	r3, [r7, #19]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d10c      	bne.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a9e:	4b08      	ldr	r3, [pc, #32]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002aa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aa4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002aae:	4904      	ldr	r1, [pc, #16]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002ab6:	e009      	b.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002ab8:	7cfb      	ldrb	r3, [r7, #19]
 8002aba:	74bb      	strb	r3, [r7, #18]
 8002abc:	e006      	b.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002abe:	bf00      	nop
 8002ac0:	40021000 	.word	0x40021000
 8002ac4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ac8:	7cfb      	ldrb	r3, [r7, #19]
 8002aca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002acc:	7c7b      	ldrb	r3, [r7, #17]
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d105      	bne.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ad2:	4b9e      	ldr	r3, [pc, #632]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ad4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ad6:	4a9d      	ldr	r2, [pc, #628]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ad8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002adc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d00a      	beq.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002aea:	4b98      	ldr	r3, [pc, #608]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002af0:	f023 0203 	bic.w	r2, r3, #3
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002af8:	4994      	ldr	r1, [pc, #592]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002afa:	4313      	orrs	r3, r2
 8002afc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0302 	and.w	r3, r3, #2
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d00a      	beq.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b0c:	4b8f      	ldr	r3, [pc, #572]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b12:	f023 020c 	bic.w	r2, r3, #12
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b1a:	498c      	ldr	r1, [pc, #560]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 0304 	and.w	r3, r3, #4
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d00a      	beq.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002b2e:	4b87      	ldr	r3, [pc, #540]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b34:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b3c:	4983      	ldr	r1, [pc, #524]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0308 	and.w	r3, r3, #8
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d00a      	beq.n	8002b66 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002b50:	4b7e      	ldr	r3, [pc, #504]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b56:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b5e:	497b      	ldr	r1, [pc, #492]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b60:	4313      	orrs	r3, r2
 8002b62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 0310 	and.w	r3, r3, #16
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d00a      	beq.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002b72:	4b76      	ldr	r3, [pc, #472]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b78:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b80:	4972      	ldr	r1, [pc, #456]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b82:	4313      	orrs	r3, r2
 8002b84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0320 	and.w	r3, r3, #32
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d00a      	beq.n	8002baa <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002b94:	4b6d      	ldr	r3, [pc, #436]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b9a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ba2:	496a      	ldr	r1, [pc, #424]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d00a      	beq.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002bb6:	4b65      	ldr	r3, [pc, #404]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bbc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bc4:	4961      	ldr	r1, [pc, #388]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d00a      	beq.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002bd8:	4b5c      	ldr	r3, [pc, #368]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bde:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002be6:	4959      	ldr	r1, [pc, #356]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002be8:	4313      	orrs	r3, r2
 8002bea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d00a      	beq.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002bfa:	4b54      	ldr	r3, [pc, #336]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c00:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c08:	4950      	ldr	r1, [pc, #320]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d00a      	beq.n	8002c32 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002c1c:	4b4b      	ldr	r3, [pc, #300]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c22:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c2a:	4948      	ldr	r1, [pc, #288]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00a      	beq.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002c3e:	4b43      	ldr	r3, [pc, #268]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c44:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c4c:	493f      	ldr	r1, [pc, #252]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d028      	beq.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c60:	4b3a      	ldr	r3, [pc, #232]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c66:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c6e:	4937      	ldr	r1, [pc, #220]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c70:	4313      	orrs	r3, r2
 8002c72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002c7e:	d106      	bne.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c80:	4b32      	ldr	r3, [pc, #200]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	4a31      	ldr	r2, [pc, #196]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c8a:	60d3      	str	r3, [r2, #12]
 8002c8c:	e011      	b.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c92:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002c96:	d10c      	bne.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	3304      	adds	r3, #4
 8002c9c:	2101      	movs	r1, #1
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f000 f8c8 	bl	8002e34 <RCCEx_PLLSAI1_Config>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002ca8:	7cfb      	ldrb	r3, [r7, #19]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d001      	beq.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002cae:	7cfb      	ldrb	r3, [r7, #19]
 8002cb0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d028      	beq.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002cbe:	4b23      	ldr	r3, [pc, #140]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cc4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ccc:	491f      	ldr	r1, [pc, #124]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cd8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002cdc:	d106      	bne.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002cde:	4b1b      	ldr	r3, [pc, #108]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ce0:	68db      	ldr	r3, [r3, #12]
 8002ce2:	4a1a      	ldr	r2, [pc, #104]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ce4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ce8:	60d3      	str	r3, [r2, #12]
 8002cea:	e011      	b.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cf0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002cf4:	d10c      	bne.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	3304      	adds	r3, #4
 8002cfa:	2101      	movs	r1, #1
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f000 f899 	bl	8002e34 <RCCEx_PLLSAI1_Config>
 8002d02:	4603      	mov	r3, r0
 8002d04:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002d06:	7cfb      	ldrb	r3, [r7, #19]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d001      	beq.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002d0c:	7cfb      	ldrb	r3, [r7, #19]
 8002d0e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d02b      	beq.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002d1c:	4b0b      	ldr	r3, [pc, #44]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d22:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d2a:	4908      	ldr	r1, [pc, #32]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d3a:	d109      	bne.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d3c:	4b03      	ldr	r3, [pc, #12]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	4a02      	ldr	r2, [pc, #8]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d46:	60d3      	str	r3, [r2, #12]
 8002d48:	e014      	b.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002d4a:	bf00      	nop
 8002d4c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d54:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d58:	d10c      	bne.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	3304      	adds	r3, #4
 8002d5e:	2101      	movs	r1, #1
 8002d60:	4618      	mov	r0, r3
 8002d62:	f000 f867 	bl	8002e34 <RCCEx_PLLSAI1_Config>
 8002d66:	4603      	mov	r3, r0
 8002d68:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002d6a:	7cfb      	ldrb	r3, [r7, #19]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d001      	beq.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002d70:	7cfb      	ldrb	r3, [r7, #19]
 8002d72:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d02f      	beq.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002d80:	4b2b      	ldr	r3, [pc, #172]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d86:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002d8e:	4928      	ldr	r1, [pc, #160]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002d9a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002d9e:	d10d      	bne.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	3304      	adds	r3, #4
 8002da4:	2102      	movs	r1, #2
 8002da6:	4618      	mov	r0, r3
 8002da8:	f000 f844 	bl	8002e34 <RCCEx_PLLSAI1_Config>
 8002dac:	4603      	mov	r3, r0
 8002dae:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002db0:	7cfb      	ldrb	r3, [r7, #19]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d014      	beq.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002db6:	7cfb      	ldrb	r3, [r7, #19]
 8002db8:	74bb      	strb	r3, [r7, #18]
 8002dba:	e011      	b.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002dc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002dc4:	d10c      	bne.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	3320      	adds	r3, #32
 8002dca:	2102      	movs	r1, #2
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f000 f925 	bl	800301c <RCCEx_PLLSAI2_Config>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002dd6:	7cfb      	ldrb	r3, [r7, #19]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d001      	beq.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002ddc:	7cfb      	ldrb	r3, [r7, #19]
 8002dde:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d00a      	beq.n	8002e02 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002dec:	4b10      	ldr	r3, [pc, #64]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002df2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002dfa:	490d      	ldr	r1, [pc, #52]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d00b      	beq.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002e0e:	4b08      	ldr	r3, [pc, #32]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e14:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e1e:	4904      	ldr	r1, [pc, #16]	@ (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e20:	4313      	orrs	r3, r2
 8002e22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002e26:	7cbb      	ldrb	r3, [r7, #18]
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3718      	adds	r7, #24
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	40021000 	.word	0x40021000

08002e34 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002e42:	4b75      	ldr	r3, [pc, #468]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	f003 0303 	and.w	r3, r3, #3
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d018      	beq.n	8002e80 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002e4e:	4b72      	ldr	r3, [pc, #456]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e50:	68db      	ldr	r3, [r3, #12]
 8002e52:	f003 0203 	and.w	r2, r3, #3
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d10d      	bne.n	8002e7a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
       ||
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d009      	beq.n	8002e7a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002e66:	4b6c      	ldr	r3, [pc, #432]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	091b      	lsrs	r3, r3, #4
 8002e6c:	f003 0307 	and.w	r3, r3, #7
 8002e70:	1c5a      	adds	r2, r3, #1
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
       ||
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d047      	beq.n	8002f0a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	73fb      	strb	r3, [r7, #15]
 8002e7e:	e044      	b.n	8002f0a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2b03      	cmp	r3, #3
 8002e86:	d018      	beq.n	8002eba <RCCEx_PLLSAI1_Config+0x86>
 8002e88:	2b03      	cmp	r3, #3
 8002e8a:	d825      	bhi.n	8002ed8 <RCCEx_PLLSAI1_Config+0xa4>
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d002      	beq.n	8002e96 <RCCEx_PLLSAI1_Config+0x62>
 8002e90:	2b02      	cmp	r3, #2
 8002e92:	d009      	beq.n	8002ea8 <RCCEx_PLLSAI1_Config+0x74>
 8002e94:	e020      	b.n	8002ed8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002e96:	4b60      	ldr	r3, [pc, #384]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 0302 	and.w	r3, r3, #2
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d11d      	bne.n	8002ede <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ea6:	e01a      	b.n	8002ede <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002ea8:	4b5b      	ldr	r3, [pc, #364]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d116      	bne.n	8002ee2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002eb8:	e013      	b.n	8002ee2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002eba:	4b57      	ldr	r3, [pc, #348]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d10f      	bne.n	8002ee6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002ec6:	4b54      	ldr	r3, [pc, #336]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d109      	bne.n	8002ee6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002ed6:	e006      	b.n	8002ee6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	73fb      	strb	r3, [r7, #15]
      break;
 8002edc:	e004      	b.n	8002ee8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002ede:	bf00      	nop
 8002ee0:	e002      	b.n	8002ee8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002ee2:	bf00      	nop
 8002ee4:	e000      	b.n	8002ee8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002ee6:	bf00      	nop
    }

    if(status == HAL_OK)
 8002ee8:	7bfb      	ldrb	r3, [r7, #15]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d10d      	bne.n	8002f0a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002eee:	4b4a      	ldr	r3, [pc, #296]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6819      	ldr	r1, [r3, #0]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	3b01      	subs	r3, #1
 8002f00:	011b      	lsls	r3, r3, #4
 8002f02:	430b      	orrs	r3, r1
 8002f04:	4944      	ldr	r1, [pc, #272]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f06:	4313      	orrs	r3, r2
 8002f08:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002f0a:	7bfb      	ldrb	r3, [r7, #15]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d17d      	bne.n	800300c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002f10:	4b41      	ldr	r3, [pc, #260]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a40      	ldr	r2, [pc, #256]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f16:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002f1a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f1c:	f7fe fb42 	bl	80015a4 <HAL_GetTick>
 8002f20:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002f22:	e009      	b.n	8002f38 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002f24:	f7fe fb3e 	bl	80015a4 <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d902      	bls.n	8002f38 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	73fb      	strb	r3, [r7, #15]
        break;
 8002f36:	e005      	b.n	8002f44 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002f38:	4b37      	ldr	r3, [pc, #220]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d1ef      	bne.n	8002f24 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002f44:	7bfb      	ldrb	r3, [r7, #15]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d160      	bne.n	800300c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d111      	bne.n	8002f74 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f50:	4b31      	ldr	r3, [pc, #196]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f52:	691b      	ldr	r3, [r3, #16]
 8002f54:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002f58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f5c:	687a      	ldr	r2, [r7, #4]
 8002f5e:	6892      	ldr	r2, [r2, #8]
 8002f60:	0211      	lsls	r1, r2, #8
 8002f62:	687a      	ldr	r2, [r7, #4]
 8002f64:	68d2      	ldr	r2, [r2, #12]
 8002f66:	0912      	lsrs	r2, r2, #4
 8002f68:	0452      	lsls	r2, r2, #17
 8002f6a:	430a      	orrs	r2, r1
 8002f6c:	492a      	ldr	r1, [pc, #168]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	610b      	str	r3, [r1, #16]
 8002f72:	e027      	b.n	8002fc4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d112      	bne.n	8002fa0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f7a:	4b27      	ldr	r3, [pc, #156]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f7c:	691b      	ldr	r3, [r3, #16]
 8002f7e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002f82:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	6892      	ldr	r2, [r2, #8]
 8002f8a:	0211      	lsls	r1, r2, #8
 8002f8c:	687a      	ldr	r2, [r7, #4]
 8002f8e:	6912      	ldr	r2, [r2, #16]
 8002f90:	0852      	lsrs	r2, r2, #1
 8002f92:	3a01      	subs	r2, #1
 8002f94:	0552      	lsls	r2, r2, #21
 8002f96:	430a      	orrs	r2, r1
 8002f98:	491f      	ldr	r1, [pc, #124]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	610b      	str	r3, [r1, #16]
 8002f9e:	e011      	b.n	8002fc4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002fa0:	4b1d      	ldr	r3, [pc, #116]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fa2:	691b      	ldr	r3, [r3, #16]
 8002fa4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002fa8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	6892      	ldr	r2, [r2, #8]
 8002fb0:	0211      	lsls	r1, r2, #8
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	6952      	ldr	r2, [r2, #20]
 8002fb6:	0852      	lsrs	r2, r2, #1
 8002fb8:	3a01      	subs	r2, #1
 8002fba:	0652      	lsls	r2, r2, #25
 8002fbc:	430a      	orrs	r2, r1
 8002fbe:	4916      	ldr	r1, [pc, #88]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002fc4:	4b14      	ldr	r3, [pc, #80]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a13      	ldr	r2, [pc, #76]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002fce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fd0:	f7fe fae8 	bl	80015a4 <HAL_GetTick>
 8002fd4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002fd6:	e009      	b.n	8002fec <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002fd8:	f7fe fae4 	bl	80015a4 <HAL_GetTick>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	2b02      	cmp	r3, #2
 8002fe4:	d902      	bls.n	8002fec <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	73fb      	strb	r3, [r7, #15]
          break;
 8002fea:	e005      	b.n	8002ff8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002fec:	4b0a      	ldr	r3, [pc, #40]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d0ef      	beq.n	8002fd8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002ff8:	7bfb      	ldrb	r3, [r7, #15]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d106      	bne.n	800300c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002ffe:	4b06      	ldr	r3, [pc, #24]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003000:	691a      	ldr	r2, [r3, #16]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	699b      	ldr	r3, [r3, #24]
 8003006:	4904      	ldr	r1, [pc, #16]	@ (8003018 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003008:	4313      	orrs	r3, r2
 800300a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800300c:	7bfb      	ldrb	r3, [r7, #15]
}
 800300e:	4618      	mov	r0, r3
 8003010:	3710      	adds	r7, #16
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	40021000 	.word	0x40021000

0800301c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003026:	2300      	movs	r3, #0
 8003028:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800302a:	4b6a      	ldr	r3, [pc, #424]	@ (80031d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800302c:	68db      	ldr	r3, [r3, #12]
 800302e:	f003 0303 	and.w	r3, r3, #3
 8003032:	2b00      	cmp	r3, #0
 8003034:	d018      	beq.n	8003068 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003036:	4b67      	ldr	r3, [pc, #412]	@ (80031d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	f003 0203 	and.w	r2, r3, #3
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	429a      	cmp	r2, r3
 8003044:	d10d      	bne.n	8003062 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
       ||
 800304a:	2b00      	cmp	r3, #0
 800304c:	d009      	beq.n	8003062 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800304e:	4b61      	ldr	r3, [pc, #388]	@ (80031d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003050:	68db      	ldr	r3, [r3, #12]
 8003052:	091b      	lsrs	r3, r3, #4
 8003054:	f003 0307 	and.w	r3, r3, #7
 8003058:	1c5a      	adds	r2, r3, #1
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
       ||
 800305e:	429a      	cmp	r2, r3
 8003060:	d047      	beq.n	80030f2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	73fb      	strb	r3, [r7, #15]
 8003066:	e044      	b.n	80030f2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2b03      	cmp	r3, #3
 800306e:	d018      	beq.n	80030a2 <RCCEx_PLLSAI2_Config+0x86>
 8003070:	2b03      	cmp	r3, #3
 8003072:	d825      	bhi.n	80030c0 <RCCEx_PLLSAI2_Config+0xa4>
 8003074:	2b01      	cmp	r3, #1
 8003076:	d002      	beq.n	800307e <RCCEx_PLLSAI2_Config+0x62>
 8003078:	2b02      	cmp	r3, #2
 800307a:	d009      	beq.n	8003090 <RCCEx_PLLSAI2_Config+0x74>
 800307c:	e020      	b.n	80030c0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800307e:	4b55      	ldr	r3, [pc, #340]	@ (80031d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 0302 	and.w	r3, r3, #2
 8003086:	2b00      	cmp	r3, #0
 8003088:	d11d      	bne.n	80030c6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800308e:	e01a      	b.n	80030c6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003090:	4b50      	ldr	r3, [pc, #320]	@ (80031d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003098:	2b00      	cmp	r3, #0
 800309a:	d116      	bne.n	80030ca <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030a0:	e013      	b.n	80030ca <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80030a2:	4b4c      	ldr	r3, [pc, #304]	@ (80031d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d10f      	bne.n	80030ce <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80030ae:	4b49      	ldr	r3, [pc, #292]	@ (80031d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d109      	bne.n	80030ce <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80030be:	e006      	b.n	80030ce <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	73fb      	strb	r3, [r7, #15]
      break;
 80030c4:	e004      	b.n	80030d0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80030c6:	bf00      	nop
 80030c8:	e002      	b.n	80030d0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80030ca:	bf00      	nop
 80030cc:	e000      	b.n	80030d0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80030ce:	bf00      	nop
    }

    if(status == HAL_OK)
 80030d0:	7bfb      	ldrb	r3, [r7, #15]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d10d      	bne.n	80030f2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80030d6:	4b3f      	ldr	r3, [pc, #252]	@ (80031d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6819      	ldr	r1, [r3, #0]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	3b01      	subs	r3, #1
 80030e8:	011b      	lsls	r3, r3, #4
 80030ea:	430b      	orrs	r3, r1
 80030ec:	4939      	ldr	r1, [pc, #228]	@ (80031d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030ee:	4313      	orrs	r3, r2
 80030f0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80030f2:	7bfb      	ldrb	r3, [r7, #15]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d167      	bne.n	80031c8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80030f8:	4b36      	ldr	r3, [pc, #216]	@ (80031d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a35      	ldr	r2, [pc, #212]	@ (80031d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003102:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003104:	f7fe fa4e 	bl	80015a4 <HAL_GetTick>
 8003108:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800310a:	e009      	b.n	8003120 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800310c:	f7fe fa4a 	bl	80015a4 <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	2b02      	cmp	r3, #2
 8003118:	d902      	bls.n	8003120 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800311a:	2303      	movs	r3, #3
 800311c:	73fb      	strb	r3, [r7, #15]
        break;
 800311e:	e005      	b.n	800312c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003120:	4b2c      	ldr	r3, [pc, #176]	@ (80031d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003128:	2b00      	cmp	r3, #0
 800312a:	d1ef      	bne.n	800310c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800312c:	7bfb      	ldrb	r3, [r7, #15]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d14a      	bne.n	80031c8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d111      	bne.n	800315c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003138:	4b26      	ldr	r3, [pc, #152]	@ (80031d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800313a:	695b      	ldr	r3, [r3, #20]
 800313c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003140:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003144:	687a      	ldr	r2, [r7, #4]
 8003146:	6892      	ldr	r2, [r2, #8]
 8003148:	0211      	lsls	r1, r2, #8
 800314a:	687a      	ldr	r2, [r7, #4]
 800314c:	68d2      	ldr	r2, [r2, #12]
 800314e:	0912      	lsrs	r2, r2, #4
 8003150:	0452      	lsls	r2, r2, #17
 8003152:	430a      	orrs	r2, r1
 8003154:	491f      	ldr	r1, [pc, #124]	@ (80031d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003156:	4313      	orrs	r3, r2
 8003158:	614b      	str	r3, [r1, #20]
 800315a:	e011      	b.n	8003180 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800315c:	4b1d      	ldr	r3, [pc, #116]	@ (80031d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800315e:	695b      	ldr	r3, [r3, #20]
 8003160:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003164:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003168:	687a      	ldr	r2, [r7, #4]
 800316a:	6892      	ldr	r2, [r2, #8]
 800316c:	0211      	lsls	r1, r2, #8
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	6912      	ldr	r2, [r2, #16]
 8003172:	0852      	lsrs	r2, r2, #1
 8003174:	3a01      	subs	r2, #1
 8003176:	0652      	lsls	r2, r2, #25
 8003178:	430a      	orrs	r2, r1
 800317a:	4916      	ldr	r1, [pc, #88]	@ (80031d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800317c:	4313      	orrs	r3, r2
 800317e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003180:	4b14      	ldr	r3, [pc, #80]	@ (80031d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a13      	ldr	r2, [pc, #76]	@ (80031d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003186:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800318a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800318c:	f7fe fa0a 	bl	80015a4 <HAL_GetTick>
 8003190:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003192:	e009      	b.n	80031a8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003194:	f7fe fa06 	bl	80015a4 <HAL_GetTick>
 8003198:	4602      	mov	r2, r0
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	2b02      	cmp	r3, #2
 80031a0:	d902      	bls.n	80031a8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	73fb      	strb	r3, [r7, #15]
          break;
 80031a6:	e005      	b.n	80031b4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80031a8:	4b0a      	ldr	r3, [pc, #40]	@ (80031d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d0ef      	beq.n	8003194 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80031b4:	7bfb      	ldrb	r3, [r7, #15]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d106      	bne.n	80031c8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80031ba:	4b06      	ldr	r3, [pc, #24]	@ (80031d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031bc:	695a      	ldr	r2, [r3, #20]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	695b      	ldr	r3, [r3, #20]
 80031c2:	4904      	ldr	r1, [pc, #16]	@ (80031d4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031c4:	4313      	orrs	r3, r2
 80031c6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80031c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3710      	adds	r7, #16
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop
 80031d4:	40021000 	.word	0x40021000

080031d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d101      	bne.n	80031ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e095      	b.n	8003316 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d108      	bne.n	8003204 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80031fa:	d009      	beq.n	8003210 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	61da      	str	r2, [r3, #28]
 8003202:	e005      	b.n	8003210 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800321c:	b2db      	uxtb	r3, r3
 800321e:	2b00      	cmp	r3, #0
 8003220:	d106      	bne.n	8003230 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2200      	movs	r2, #0
 8003226:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800322a:	6878      	ldr	r0, [r7, #4]
 800322c:	f7fd fee8 	bl	8001000 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2202      	movs	r2, #2
 8003234:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003246:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003250:	d902      	bls.n	8003258 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003252:	2300      	movs	r3, #0
 8003254:	60fb      	str	r3, [r7, #12]
 8003256:	e002      	b.n	800325e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003258:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800325c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003266:	d007      	beq.n	8003278 <HAL_SPI_Init+0xa0>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003270:	d002      	beq.n	8003278 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003288:	431a      	orrs	r2, r3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	691b      	ldr	r3, [r3, #16]
 800328e:	f003 0302 	and.w	r3, r3, #2
 8003292:	431a      	orrs	r2, r3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	695b      	ldr	r3, [r3, #20]
 8003298:	f003 0301 	and.w	r3, r3, #1
 800329c:	431a      	orrs	r2, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	699b      	ldr	r3, [r3, #24]
 80032a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032a6:	431a      	orrs	r2, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	69db      	ldr	r3, [r3, #28]
 80032ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80032b0:	431a      	orrs	r2, r3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6a1b      	ldr	r3, [r3, #32]
 80032b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032ba:	ea42 0103 	orr.w	r1, r2, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032c2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	430a      	orrs	r2, r1
 80032cc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	699b      	ldr	r3, [r3, #24]
 80032d2:	0c1b      	lsrs	r3, r3, #16
 80032d4:	f003 0204 	and.w	r2, r3, #4
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032dc:	f003 0310 	and.w	r3, r3, #16
 80032e0:	431a      	orrs	r2, r3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032e6:	f003 0308 	and.w	r3, r3, #8
 80032ea:	431a      	orrs	r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80032f4:	ea42 0103 	orr.w	r1, r2, r3
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	430a      	orrs	r2, r1
 8003304:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2201      	movs	r2, #1
 8003310:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003314:	2300      	movs	r3, #0
}
 8003316:	4618      	mov	r0, r3
 8003318:	3710      	adds	r7, #16
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}

0800331e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800331e:	b580      	push	{r7, lr}
 8003320:	b088      	sub	sp, #32
 8003322:	af00      	add	r7, sp, #0
 8003324:	60f8      	str	r0, [r7, #12]
 8003326:	60b9      	str	r1, [r7, #8]
 8003328:	603b      	str	r3, [r7, #0]
 800332a:	4613      	mov	r3, r2
 800332c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800332e:	f7fe f939 	bl	80015a4 <HAL_GetTick>
 8003332:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003334:	88fb      	ldrh	r3, [r7, #6]
 8003336:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800333e:	b2db      	uxtb	r3, r3
 8003340:	2b01      	cmp	r3, #1
 8003342:	d001      	beq.n	8003348 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003344:	2302      	movs	r3, #2
 8003346:	e15c      	b.n	8003602 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d002      	beq.n	8003354 <HAL_SPI_Transmit+0x36>
 800334e:	88fb      	ldrh	r3, [r7, #6]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d101      	bne.n	8003358 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	e154      	b.n	8003602 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800335e:	2b01      	cmp	r3, #1
 8003360:	d101      	bne.n	8003366 <HAL_SPI_Transmit+0x48>
 8003362:	2302      	movs	r3, #2
 8003364:	e14d      	b.n	8003602 <HAL_SPI_Transmit+0x2e4>
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2201      	movs	r2, #1
 800336a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2203      	movs	r2, #3
 8003372:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2200      	movs	r2, #0
 800337a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	68ba      	ldr	r2, [r7, #8]
 8003380:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	88fa      	ldrh	r2, [r7, #6]
 8003386:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	88fa      	ldrh	r2, [r7, #6]
 800338c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2200      	movs	r2, #0
 8003392:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2200      	movs	r2, #0
 8003398:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2200      	movs	r2, #0
 80033a0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2200      	movs	r2, #0
 80033a8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2200      	movs	r2, #0
 80033ae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	689b      	ldr	r3, [r3, #8]
 80033b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033b8:	d10f      	bne.n	80033da <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033c8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80033d8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033e4:	2b40      	cmp	r3, #64	@ 0x40
 80033e6:	d007      	beq.n	80033f8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80033f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003400:	d952      	bls.n	80034a8 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d002      	beq.n	8003410 <HAL_SPI_Transmit+0xf2>
 800340a:	8b7b      	ldrh	r3, [r7, #26]
 800340c:	2b01      	cmp	r3, #1
 800340e:	d145      	bne.n	800349c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003414:	881a      	ldrh	r2, [r3, #0]
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003420:	1c9a      	adds	r2, r3, #2
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800342a:	b29b      	uxth	r3, r3
 800342c:	3b01      	subs	r3, #1
 800342e:	b29a      	uxth	r2, r3
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003434:	e032      	b.n	800349c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	f003 0302 	and.w	r3, r3, #2
 8003440:	2b02      	cmp	r3, #2
 8003442:	d112      	bne.n	800346a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003448:	881a      	ldrh	r2, [r3, #0]
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003454:	1c9a      	adds	r2, r3, #2
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800345e:	b29b      	uxth	r3, r3
 8003460:	3b01      	subs	r3, #1
 8003462:	b29a      	uxth	r2, r3
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003468:	e018      	b.n	800349c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800346a:	f7fe f89b 	bl	80015a4 <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	683a      	ldr	r2, [r7, #0]
 8003476:	429a      	cmp	r2, r3
 8003478:	d803      	bhi.n	8003482 <HAL_SPI_Transmit+0x164>
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003480:	d102      	bne.n	8003488 <HAL_SPI_Transmit+0x16a>
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d109      	bne.n	800349c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2201      	movs	r2, #1
 800348c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003498:	2303      	movs	r3, #3
 800349a:	e0b2      	b.n	8003602 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034a0:	b29b      	uxth	r3, r3
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d1c7      	bne.n	8003436 <HAL_SPI_Transmit+0x118>
 80034a6:	e083      	b.n	80035b0 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d002      	beq.n	80034b6 <HAL_SPI_Transmit+0x198>
 80034b0:	8b7b      	ldrh	r3, [r7, #26]
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d177      	bne.n	80035a6 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d912      	bls.n	80034e6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034c4:	881a      	ldrh	r2, [r3, #0]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034d0:	1c9a      	adds	r2, r3, #2
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034da:	b29b      	uxth	r3, r3
 80034dc:	3b02      	subs	r3, #2
 80034de:	b29a      	uxth	r2, r3
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80034e4:	e05f      	b.n	80035a6 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	330c      	adds	r3, #12
 80034f0:	7812      	ldrb	r2, [r2, #0]
 80034f2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034f8:	1c5a      	adds	r2, r3, #1
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003502:	b29b      	uxth	r3, r3
 8003504:	3b01      	subs	r3, #1
 8003506:	b29a      	uxth	r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800350c:	e04b      	b.n	80035a6 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	f003 0302 	and.w	r3, r3, #2
 8003518:	2b02      	cmp	r3, #2
 800351a:	d12b      	bne.n	8003574 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003520:	b29b      	uxth	r3, r3
 8003522:	2b01      	cmp	r3, #1
 8003524:	d912      	bls.n	800354c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800352a:	881a      	ldrh	r2, [r3, #0]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003536:	1c9a      	adds	r2, r3, #2
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003540:	b29b      	uxth	r3, r3
 8003542:	3b02      	subs	r3, #2
 8003544:	b29a      	uxth	r2, r3
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800354a:	e02c      	b.n	80035a6 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	330c      	adds	r3, #12
 8003556:	7812      	ldrb	r2, [r2, #0]
 8003558:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800355e:	1c5a      	adds	r2, r3, #1
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003568:	b29b      	uxth	r3, r3
 800356a:	3b01      	subs	r3, #1
 800356c:	b29a      	uxth	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003572:	e018      	b.n	80035a6 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003574:	f7fe f816 	bl	80015a4 <HAL_GetTick>
 8003578:	4602      	mov	r2, r0
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	1ad3      	subs	r3, r2, r3
 800357e:	683a      	ldr	r2, [r7, #0]
 8003580:	429a      	cmp	r2, r3
 8003582:	d803      	bhi.n	800358c <HAL_SPI_Transmit+0x26e>
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800358a:	d102      	bne.n	8003592 <HAL_SPI_Transmit+0x274>
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d109      	bne.n	80035a6 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2201      	movs	r2, #1
 8003596:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e02d      	b.n	8003602 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d1ae      	bne.n	800350e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80035b0:	69fa      	ldr	r2, [r7, #28]
 80035b2:	6839      	ldr	r1, [r7, #0]
 80035b4:	68f8      	ldr	r0, [r7, #12]
 80035b6:	f000 f947 	bl	8003848 <SPI_EndRxTxTransaction>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d002      	beq.n	80035c6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2220      	movs	r2, #32
 80035c4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d10a      	bne.n	80035e4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80035ce:	2300      	movs	r3, #0
 80035d0:	617b      	str	r3, [r7, #20]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	68db      	ldr	r3, [r3, #12]
 80035d8:	617b      	str	r3, [r7, #20]
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	617b      	str	r3, [r7, #20]
 80035e2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2201      	movs	r2, #1
 80035e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2200      	movs	r2, #0
 80035f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d001      	beq.n	8003600 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e000      	b.n	8003602 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003600:	2300      	movs	r3, #0
  }
}
 8003602:	4618      	mov	r0, r3
 8003604:	3720      	adds	r7, #32
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
	...

0800360c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b088      	sub	sp, #32
 8003610:	af00      	add	r7, sp, #0
 8003612:	60f8      	str	r0, [r7, #12]
 8003614:	60b9      	str	r1, [r7, #8]
 8003616:	603b      	str	r3, [r7, #0]
 8003618:	4613      	mov	r3, r2
 800361a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800361c:	f7fd ffc2 	bl	80015a4 <HAL_GetTick>
 8003620:	4602      	mov	r2, r0
 8003622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003624:	1a9b      	subs	r3, r3, r2
 8003626:	683a      	ldr	r2, [r7, #0]
 8003628:	4413      	add	r3, r2
 800362a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800362c:	f7fd ffba 	bl	80015a4 <HAL_GetTick>
 8003630:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003632:	4b39      	ldr	r3, [pc, #228]	@ (8003718 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	015b      	lsls	r3, r3, #5
 8003638:	0d1b      	lsrs	r3, r3, #20
 800363a:	69fa      	ldr	r2, [r7, #28]
 800363c:	fb02 f303 	mul.w	r3, r2, r3
 8003640:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003642:	e054      	b.n	80036ee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800364a:	d050      	beq.n	80036ee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800364c:	f7fd ffaa 	bl	80015a4 <HAL_GetTick>
 8003650:	4602      	mov	r2, r0
 8003652:	69bb      	ldr	r3, [r7, #24]
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	69fa      	ldr	r2, [r7, #28]
 8003658:	429a      	cmp	r2, r3
 800365a:	d902      	bls.n	8003662 <SPI_WaitFlagStateUntilTimeout+0x56>
 800365c:	69fb      	ldr	r3, [r7, #28]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d13d      	bne.n	80036de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	685a      	ldr	r2, [r3, #4]
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003670:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800367a:	d111      	bne.n	80036a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003684:	d004      	beq.n	8003690 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800368e:	d107      	bne.n	80036a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800369e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036a8:	d10f      	bne.n	80036ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80036b8:	601a      	str	r2, [r3, #0]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80036c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2201      	movs	r2, #1
 80036ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80036da:	2303      	movs	r3, #3
 80036dc:	e017      	b.n	800370e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d101      	bne.n	80036e8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80036e4:	2300      	movs	r3, #0
 80036e6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	3b01      	subs	r3, #1
 80036ec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	689a      	ldr	r2, [r3, #8]
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	4013      	ands	r3, r2
 80036f8:	68ba      	ldr	r2, [r7, #8]
 80036fa:	429a      	cmp	r2, r3
 80036fc:	bf0c      	ite	eq
 80036fe:	2301      	moveq	r3, #1
 8003700:	2300      	movne	r3, #0
 8003702:	b2db      	uxtb	r3, r3
 8003704:	461a      	mov	r2, r3
 8003706:	79fb      	ldrb	r3, [r7, #7]
 8003708:	429a      	cmp	r2, r3
 800370a:	d19b      	bne.n	8003644 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800370c:	2300      	movs	r3, #0
}
 800370e:	4618      	mov	r0, r3
 8003710:	3720      	adds	r7, #32
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
 8003716:	bf00      	nop
 8003718:	20000000 	.word	0x20000000

0800371c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b08a      	sub	sp, #40	@ 0x28
 8003720:	af00      	add	r7, sp, #0
 8003722:	60f8      	str	r0, [r7, #12]
 8003724:	60b9      	str	r1, [r7, #8]
 8003726:	607a      	str	r2, [r7, #4]
 8003728:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800372a:	2300      	movs	r3, #0
 800372c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800372e:	f7fd ff39 	bl	80015a4 <HAL_GetTick>
 8003732:	4602      	mov	r2, r0
 8003734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003736:	1a9b      	subs	r3, r3, r2
 8003738:	683a      	ldr	r2, [r7, #0]
 800373a:	4413      	add	r3, r2
 800373c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800373e:	f7fd ff31 	bl	80015a4 <HAL_GetTick>
 8003742:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	330c      	adds	r3, #12
 800374a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800374c:	4b3d      	ldr	r3, [pc, #244]	@ (8003844 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	4613      	mov	r3, r2
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	4413      	add	r3, r2
 8003756:	00da      	lsls	r2, r3, #3
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	0d1b      	lsrs	r3, r3, #20
 800375c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800375e:	fb02 f303 	mul.w	r3, r2, r3
 8003762:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003764:	e060      	b.n	8003828 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800376c:	d107      	bne.n	800377e <SPI_WaitFifoStateUntilTimeout+0x62>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d104      	bne.n	800377e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003774:	69fb      	ldr	r3, [r7, #28]
 8003776:	781b      	ldrb	r3, [r3, #0]
 8003778:	b2db      	uxtb	r3, r3
 800377a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800377c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003784:	d050      	beq.n	8003828 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003786:	f7fd ff0d 	bl	80015a4 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	6a3b      	ldr	r3, [r7, #32]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003792:	429a      	cmp	r2, r3
 8003794:	d902      	bls.n	800379c <SPI_WaitFifoStateUntilTimeout+0x80>
 8003796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003798:	2b00      	cmp	r3, #0
 800379a:	d13d      	bne.n	8003818 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	685a      	ldr	r2, [r3, #4]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80037aa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80037b4:	d111      	bne.n	80037da <SPI_WaitFifoStateUntilTimeout+0xbe>
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037be:	d004      	beq.n	80037ca <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037c8:	d107      	bne.n	80037da <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037d8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037e2:	d10f      	bne.n	8003804 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80037f2:	601a      	str	r2, [r3, #0]
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003802:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003814:	2303      	movs	r3, #3
 8003816:	e010      	b.n	800383a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003818:	69bb      	ldr	r3, [r7, #24]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d101      	bne.n	8003822 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800381e:	2300      	movs	r3, #0
 8003820:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003822:	69bb      	ldr	r3, [r7, #24]
 8003824:	3b01      	subs	r3, #1
 8003826:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	689a      	ldr	r2, [r3, #8]
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	4013      	ands	r3, r2
 8003832:	687a      	ldr	r2, [r7, #4]
 8003834:	429a      	cmp	r2, r3
 8003836:	d196      	bne.n	8003766 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	3728      	adds	r7, #40	@ 0x28
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	20000000 	.word	0x20000000

08003848 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b086      	sub	sp, #24
 800384c:	af02      	add	r7, sp, #8
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	60b9      	str	r1, [r7, #8]
 8003852:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	9300      	str	r3, [sp, #0]
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	2200      	movs	r2, #0
 800385c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003860:	68f8      	ldr	r0, [r7, #12]
 8003862:	f7ff ff5b 	bl	800371c <SPI_WaitFifoStateUntilTimeout>
 8003866:	4603      	mov	r3, r0
 8003868:	2b00      	cmp	r3, #0
 800386a:	d007      	beq.n	800387c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003870:	f043 0220 	orr.w	r2, r3, #32
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e027      	b.n	80038cc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	9300      	str	r3, [sp, #0]
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	2200      	movs	r2, #0
 8003884:	2180      	movs	r1, #128	@ 0x80
 8003886:	68f8      	ldr	r0, [r7, #12]
 8003888:	f7ff fec0 	bl	800360c <SPI_WaitFlagStateUntilTimeout>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	d007      	beq.n	80038a2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003896:	f043 0220 	orr.w	r2, r3, #32
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800389e:	2303      	movs	r3, #3
 80038a0:	e014      	b.n	80038cc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	9300      	str	r3, [sp, #0]
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	2200      	movs	r2, #0
 80038aa:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80038ae:	68f8      	ldr	r0, [r7, #12]
 80038b0:	f7ff ff34 	bl	800371c <SPI_WaitFifoStateUntilTimeout>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d007      	beq.n	80038ca <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038be:	f043 0220 	orr.w	r2, r3, #32
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e000      	b.n	80038cc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80038ca:	2300      	movs	r3, #0
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3710      	adds	r7, #16
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b082      	sub	sp, #8
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d101      	bne.n	80038e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e049      	b.n	800397a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d106      	bne.n	8003900 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2200      	movs	r2, #0
 80038f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f000 f841 	bl	8003982 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2202      	movs	r2, #2
 8003904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	3304      	adds	r3, #4
 8003910:	4619      	mov	r1, r3
 8003912:	4610      	mov	r0, r2
 8003914:	f000 f9e0 	bl	8003cd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2201      	movs	r2, #1
 800393c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2201      	movs	r2, #1
 8003944:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2201      	movs	r2, #1
 800395c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2201      	movs	r2, #1
 8003964:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003978:	2300      	movs	r3, #0
}
 800397a:	4618      	mov	r0, r3
 800397c:	3708      	adds	r7, #8
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}

08003982 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003982:	b480      	push	{r7}
 8003984:	b083      	sub	sp, #12
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800398a:	bf00      	nop
 800398c:	370c      	adds	r7, #12
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr
	...

08003998 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003998:	b480      	push	{r7}
 800399a:	b085      	sub	sp, #20
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d001      	beq.n	80039b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e04f      	b.n	8003a50 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2202      	movs	r2, #2
 80039b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	68da      	ldr	r2, [r3, #12]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f042 0201 	orr.w	r2, r2, #1
 80039c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a23      	ldr	r2, [pc, #140]	@ (8003a5c <HAL_TIM_Base_Start_IT+0xc4>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d01d      	beq.n	8003a0e <HAL_TIM_Base_Start_IT+0x76>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039da:	d018      	beq.n	8003a0e <HAL_TIM_Base_Start_IT+0x76>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a1f      	ldr	r2, [pc, #124]	@ (8003a60 <HAL_TIM_Base_Start_IT+0xc8>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d013      	beq.n	8003a0e <HAL_TIM_Base_Start_IT+0x76>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a1e      	ldr	r2, [pc, #120]	@ (8003a64 <HAL_TIM_Base_Start_IT+0xcc>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d00e      	beq.n	8003a0e <HAL_TIM_Base_Start_IT+0x76>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a1c      	ldr	r2, [pc, #112]	@ (8003a68 <HAL_TIM_Base_Start_IT+0xd0>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d009      	beq.n	8003a0e <HAL_TIM_Base_Start_IT+0x76>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a1b      	ldr	r2, [pc, #108]	@ (8003a6c <HAL_TIM_Base_Start_IT+0xd4>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d004      	beq.n	8003a0e <HAL_TIM_Base_Start_IT+0x76>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a19      	ldr	r2, [pc, #100]	@ (8003a70 <HAL_TIM_Base_Start_IT+0xd8>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d115      	bne.n	8003a3a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	689a      	ldr	r2, [r3, #8]
 8003a14:	4b17      	ldr	r3, [pc, #92]	@ (8003a74 <HAL_TIM_Base_Start_IT+0xdc>)
 8003a16:	4013      	ands	r3, r2
 8003a18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2b06      	cmp	r3, #6
 8003a1e:	d015      	beq.n	8003a4c <HAL_TIM_Base_Start_IT+0xb4>
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a26:	d011      	beq.n	8003a4c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f042 0201 	orr.w	r2, r2, #1
 8003a36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a38:	e008      	b.n	8003a4c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f042 0201 	orr.w	r2, r2, #1
 8003a48:	601a      	str	r2, [r3, #0]
 8003a4a:	e000      	b.n	8003a4e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a4c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003a4e:	2300      	movs	r3, #0
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	3714      	adds	r7, #20
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr
 8003a5c:	40012c00 	.word	0x40012c00
 8003a60:	40000400 	.word	0x40000400
 8003a64:	40000800 	.word	0x40000800
 8003a68:	40000c00 	.word	0x40000c00
 8003a6c:	40013400 	.word	0x40013400
 8003a70:	40014000 	.word	0x40014000
 8003a74:	00010007 	.word	0x00010007

08003a78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	691b      	ldr	r3, [r3, #16]
 8003a8e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	f003 0302 	and.w	r3, r3, #2
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d020      	beq.n	8003adc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	f003 0302 	and.w	r3, r3, #2
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d01b      	beq.n	8003adc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f06f 0202 	mvn.w	r2, #2
 8003aac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	699b      	ldr	r3, [r3, #24]
 8003aba:	f003 0303 	and.w	r3, r3, #3
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d003      	beq.n	8003aca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f000 f8e9 	bl	8003c9a <HAL_TIM_IC_CaptureCallback>
 8003ac8:	e005      	b.n	8003ad6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f000 f8db 	bl	8003c86 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ad0:	6878      	ldr	r0, [r7, #4]
 8003ad2:	f000 f8ec 	bl	8003cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	f003 0304 	and.w	r3, r3, #4
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d020      	beq.n	8003b28 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	f003 0304 	and.w	r3, r3, #4
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d01b      	beq.n	8003b28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f06f 0204 	mvn.w	r2, #4
 8003af8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2202      	movs	r2, #2
 8003afe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	699b      	ldr	r3, [r3, #24]
 8003b06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d003      	beq.n	8003b16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f000 f8c3 	bl	8003c9a <HAL_TIM_IC_CaptureCallback>
 8003b14:	e005      	b.n	8003b22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	f000 f8b5 	bl	8003c86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b1c:	6878      	ldr	r0, [r7, #4]
 8003b1e:	f000 f8c6 	bl	8003cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	f003 0308 	and.w	r3, r3, #8
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d020      	beq.n	8003b74 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	f003 0308 	and.w	r3, r3, #8
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d01b      	beq.n	8003b74 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f06f 0208 	mvn.w	r2, #8
 8003b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2204      	movs	r2, #4
 8003b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	69db      	ldr	r3, [r3, #28]
 8003b52:	f003 0303 	and.w	r3, r3, #3
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d003      	beq.n	8003b62 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f000 f89d 	bl	8003c9a <HAL_TIM_IC_CaptureCallback>
 8003b60:	e005      	b.n	8003b6e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f000 f88f 	bl	8003c86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f000 f8a0 	bl	8003cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	f003 0310 	and.w	r3, r3, #16
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d020      	beq.n	8003bc0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	f003 0310 	and.w	r3, r3, #16
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d01b      	beq.n	8003bc0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f06f 0210 	mvn.w	r2, #16
 8003b90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2208      	movs	r2, #8
 8003b96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	69db      	ldr	r3, [r3, #28]
 8003b9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d003      	beq.n	8003bae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	f000 f877 	bl	8003c9a <HAL_TIM_IC_CaptureCallback>
 8003bac:	e005      	b.n	8003bba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 f869 	bl	8003c86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bb4:	6878      	ldr	r0, [r7, #4]
 8003bb6:	f000 f87a 	bl	8003cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	f003 0301 	and.w	r3, r3, #1
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d00c      	beq.n	8003be4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f003 0301 	and.w	r3, r3, #1
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d007      	beq.n	8003be4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f06f 0201 	mvn.w	r2, #1
 8003bdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f7fd f97a 	bl	8000ed8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d104      	bne.n	8003bf8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d00c      	beq.n	8003c12 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d007      	beq.n	8003c12 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003c0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	f000 f913 	bl	8003e38 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d00c      	beq.n	8003c36 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d007      	beq.n	8003c36 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003c2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f000 f90b 	bl	8003e4c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d00c      	beq.n	8003c5a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d007      	beq.n	8003c5a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003c52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f000 f834 	bl	8003cc2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	f003 0320 	and.w	r3, r3, #32
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d00c      	beq.n	8003c7e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f003 0320 	and.w	r3, r3, #32
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d007      	beq.n	8003c7e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f06f 0220 	mvn.w	r2, #32
 8003c76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f000 f8d3 	bl	8003e24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c7e:	bf00      	nop
 8003c80:	3710      	adds	r7, #16
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}

08003c86 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c86:	b480      	push	{r7}
 8003c88:	b083      	sub	sp, #12
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c8e:	bf00      	nop
 8003c90:	370c      	adds	r7, #12
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr

08003c9a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003c9a:	b480      	push	{r7}
 8003c9c:	b083      	sub	sp, #12
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ca2:	bf00      	nop
 8003ca4:	370c      	adds	r7, #12
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr

08003cae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003cae:	b480      	push	{r7}
 8003cb0:	b083      	sub	sp, #12
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003cb6:	bf00      	nop
 8003cb8:	370c      	adds	r7, #12
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr

08003cc2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003cc2:	b480      	push	{r7}
 8003cc4:	b083      	sub	sp, #12
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003cca:	bf00      	nop
 8003ccc:	370c      	adds	r7, #12
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr
	...

08003cd8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b085      	sub	sp, #20
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	4a46      	ldr	r2, [pc, #280]	@ (8003e04 <TIM_Base_SetConfig+0x12c>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d013      	beq.n	8003d18 <TIM_Base_SetConfig+0x40>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cf6:	d00f      	beq.n	8003d18 <TIM_Base_SetConfig+0x40>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	4a43      	ldr	r2, [pc, #268]	@ (8003e08 <TIM_Base_SetConfig+0x130>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d00b      	beq.n	8003d18 <TIM_Base_SetConfig+0x40>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	4a42      	ldr	r2, [pc, #264]	@ (8003e0c <TIM_Base_SetConfig+0x134>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d007      	beq.n	8003d18 <TIM_Base_SetConfig+0x40>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	4a41      	ldr	r2, [pc, #260]	@ (8003e10 <TIM_Base_SetConfig+0x138>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d003      	beq.n	8003d18 <TIM_Base_SetConfig+0x40>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4a40      	ldr	r2, [pc, #256]	@ (8003e14 <TIM_Base_SetConfig+0x13c>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d108      	bne.n	8003d2a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	68fa      	ldr	r2, [r7, #12]
 8003d26:	4313      	orrs	r3, r2
 8003d28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a35      	ldr	r2, [pc, #212]	@ (8003e04 <TIM_Base_SetConfig+0x12c>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d01f      	beq.n	8003d72 <TIM_Base_SetConfig+0x9a>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d38:	d01b      	beq.n	8003d72 <TIM_Base_SetConfig+0x9a>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a32      	ldr	r2, [pc, #200]	@ (8003e08 <TIM_Base_SetConfig+0x130>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d017      	beq.n	8003d72 <TIM_Base_SetConfig+0x9a>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4a31      	ldr	r2, [pc, #196]	@ (8003e0c <TIM_Base_SetConfig+0x134>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d013      	beq.n	8003d72 <TIM_Base_SetConfig+0x9a>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4a30      	ldr	r2, [pc, #192]	@ (8003e10 <TIM_Base_SetConfig+0x138>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d00f      	beq.n	8003d72 <TIM_Base_SetConfig+0x9a>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a2f      	ldr	r2, [pc, #188]	@ (8003e14 <TIM_Base_SetConfig+0x13c>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d00b      	beq.n	8003d72 <TIM_Base_SetConfig+0x9a>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a2e      	ldr	r2, [pc, #184]	@ (8003e18 <TIM_Base_SetConfig+0x140>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d007      	beq.n	8003d72 <TIM_Base_SetConfig+0x9a>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	4a2d      	ldr	r2, [pc, #180]	@ (8003e1c <TIM_Base_SetConfig+0x144>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d003      	beq.n	8003d72 <TIM_Base_SetConfig+0x9a>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a2c      	ldr	r2, [pc, #176]	@ (8003e20 <TIM_Base_SetConfig+0x148>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d108      	bne.n	8003d84 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	68db      	ldr	r3, [r3, #12]
 8003d7e:	68fa      	ldr	r2, [r7, #12]
 8003d80:	4313      	orrs	r3, r2
 8003d82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	695b      	ldr	r3, [r3, #20]
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	68fa      	ldr	r2, [r7, #12]
 8003d96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	689a      	ldr	r2, [r3, #8]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	4a16      	ldr	r2, [pc, #88]	@ (8003e04 <TIM_Base_SetConfig+0x12c>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d00f      	beq.n	8003dd0 <TIM_Base_SetConfig+0xf8>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	4a18      	ldr	r2, [pc, #96]	@ (8003e14 <TIM_Base_SetConfig+0x13c>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d00b      	beq.n	8003dd0 <TIM_Base_SetConfig+0xf8>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	4a17      	ldr	r2, [pc, #92]	@ (8003e18 <TIM_Base_SetConfig+0x140>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d007      	beq.n	8003dd0 <TIM_Base_SetConfig+0xf8>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	4a16      	ldr	r2, [pc, #88]	@ (8003e1c <TIM_Base_SetConfig+0x144>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d003      	beq.n	8003dd0 <TIM_Base_SetConfig+0xf8>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	4a15      	ldr	r2, [pc, #84]	@ (8003e20 <TIM_Base_SetConfig+0x148>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d103      	bne.n	8003dd8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	691a      	ldr	r2, [r3, #16]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2201      	movs	r2, #1
 8003ddc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	691b      	ldr	r3, [r3, #16]
 8003de2:	f003 0301 	and.w	r3, r3, #1
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d105      	bne.n	8003df6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	691b      	ldr	r3, [r3, #16]
 8003dee:	f023 0201 	bic.w	r2, r3, #1
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	611a      	str	r2, [r3, #16]
  }
}
 8003df6:	bf00      	nop
 8003df8:	3714      	adds	r7, #20
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr
 8003e02:	bf00      	nop
 8003e04:	40012c00 	.word	0x40012c00
 8003e08:	40000400 	.word	0x40000400
 8003e0c:	40000800 	.word	0x40000800
 8003e10:	40000c00 	.word	0x40000c00
 8003e14:	40013400 	.word	0x40013400
 8003e18:	40014000 	.word	0x40014000
 8003e1c:	40014400 	.word	0x40014400
 8003e20:	40014800 	.word	0x40014800

08003e24 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b083      	sub	sp, #12
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e2c:	bf00      	nop
 8003e2e:	370c      	adds	r7, #12
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr

08003e38 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b083      	sub	sp, #12
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e40:	bf00      	nop
 8003e42:	370c      	adds	r7, #12
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr

08003e4c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b083      	sub	sp, #12
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003e54:	bf00      	nop
 8003e56:	370c      	adds	r7, #12
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5e:	4770      	bx	lr

08003e60 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b082      	sub	sp, #8
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d101      	bne.n	8003e72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e040      	b.n	8003ef4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d106      	bne.n	8003e88 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f7fd fad4 	bl	8001430 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2224      	movs	r2, #36	@ 0x24
 8003e8c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f022 0201 	bic.w	r2, r2, #1
 8003e9c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d002      	beq.n	8003eac <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f000 fae0 	bl	800446c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f000 f825 	bl	8003efc <UART_SetConfig>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	d101      	bne.n	8003ebc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e01b      	b.n	8003ef4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	685a      	ldr	r2, [r3, #4]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003eca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	689a      	ldr	r2, [r3, #8]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003eda:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f042 0201 	orr.w	r2, r2, #1
 8003eea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	f000 fb5f 	bl	80045b0 <UART_CheckIdleState>
 8003ef2:	4603      	mov	r3, r0
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3708      	adds	r7, #8
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}

08003efc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003efc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f00:	b08a      	sub	sp, #40	@ 0x28
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003f06:	2300      	movs	r3, #0
 8003f08:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	689a      	ldr	r2, [r3, #8]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	691b      	ldr	r3, [r3, #16]
 8003f14:	431a      	orrs	r2, r3
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	695b      	ldr	r3, [r3, #20]
 8003f1a:	431a      	orrs	r2, r3
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	69db      	ldr	r3, [r3, #28]
 8003f20:	4313      	orrs	r3, r2
 8003f22:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	4ba4      	ldr	r3, [pc, #656]	@ (80041bc <UART_SetConfig+0x2c0>)
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	68fa      	ldr	r2, [r7, #12]
 8003f30:	6812      	ldr	r2, [r2, #0]
 8003f32:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003f34:	430b      	orrs	r3, r1
 8003f36:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	68da      	ldr	r2, [r3, #12]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	699b      	ldr	r3, [r3, #24]
 8003f52:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a99      	ldr	r2, [pc, #612]	@ (80041c0 <UART_SetConfig+0x2c4>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d004      	beq.n	8003f68 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	6a1b      	ldr	r3, [r3, #32]
 8003f62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f64:	4313      	orrs	r3, r2
 8003f66:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f78:	430a      	orrs	r2, r1
 8003f7a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a90      	ldr	r2, [pc, #576]	@ (80041c4 <UART_SetConfig+0x2c8>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d126      	bne.n	8003fd4 <UART_SetConfig+0xd8>
 8003f86:	4b90      	ldr	r3, [pc, #576]	@ (80041c8 <UART_SetConfig+0x2cc>)
 8003f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f8c:	f003 0303 	and.w	r3, r3, #3
 8003f90:	2b03      	cmp	r3, #3
 8003f92:	d81b      	bhi.n	8003fcc <UART_SetConfig+0xd0>
 8003f94:	a201      	add	r2, pc, #4	@ (adr r2, 8003f9c <UART_SetConfig+0xa0>)
 8003f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f9a:	bf00      	nop
 8003f9c:	08003fad 	.word	0x08003fad
 8003fa0:	08003fbd 	.word	0x08003fbd
 8003fa4:	08003fb5 	.word	0x08003fb5
 8003fa8:	08003fc5 	.word	0x08003fc5
 8003fac:	2301      	movs	r3, #1
 8003fae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fb2:	e116      	b.n	80041e2 <UART_SetConfig+0x2e6>
 8003fb4:	2302      	movs	r3, #2
 8003fb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fba:	e112      	b.n	80041e2 <UART_SetConfig+0x2e6>
 8003fbc:	2304      	movs	r3, #4
 8003fbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fc2:	e10e      	b.n	80041e2 <UART_SetConfig+0x2e6>
 8003fc4:	2308      	movs	r3, #8
 8003fc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fca:	e10a      	b.n	80041e2 <UART_SetConfig+0x2e6>
 8003fcc:	2310      	movs	r3, #16
 8003fce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fd2:	e106      	b.n	80041e2 <UART_SetConfig+0x2e6>
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a7c      	ldr	r2, [pc, #496]	@ (80041cc <UART_SetConfig+0x2d0>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d138      	bne.n	8004050 <UART_SetConfig+0x154>
 8003fde:	4b7a      	ldr	r3, [pc, #488]	@ (80041c8 <UART_SetConfig+0x2cc>)
 8003fe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fe4:	f003 030c 	and.w	r3, r3, #12
 8003fe8:	2b0c      	cmp	r3, #12
 8003fea:	d82d      	bhi.n	8004048 <UART_SetConfig+0x14c>
 8003fec:	a201      	add	r2, pc, #4	@ (adr r2, 8003ff4 <UART_SetConfig+0xf8>)
 8003fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ff2:	bf00      	nop
 8003ff4:	08004029 	.word	0x08004029
 8003ff8:	08004049 	.word	0x08004049
 8003ffc:	08004049 	.word	0x08004049
 8004000:	08004049 	.word	0x08004049
 8004004:	08004039 	.word	0x08004039
 8004008:	08004049 	.word	0x08004049
 800400c:	08004049 	.word	0x08004049
 8004010:	08004049 	.word	0x08004049
 8004014:	08004031 	.word	0x08004031
 8004018:	08004049 	.word	0x08004049
 800401c:	08004049 	.word	0x08004049
 8004020:	08004049 	.word	0x08004049
 8004024:	08004041 	.word	0x08004041
 8004028:	2300      	movs	r3, #0
 800402a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800402e:	e0d8      	b.n	80041e2 <UART_SetConfig+0x2e6>
 8004030:	2302      	movs	r3, #2
 8004032:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004036:	e0d4      	b.n	80041e2 <UART_SetConfig+0x2e6>
 8004038:	2304      	movs	r3, #4
 800403a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800403e:	e0d0      	b.n	80041e2 <UART_SetConfig+0x2e6>
 8004040:	2308      	movs	r3, #8
 8004042:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004046:	e0cc      	b.n	80041e2 <UART_SetConfig+0x2e6>
 8004048:	2310      	movs	r3, #16
 800404a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800404e:	e0c8      	b.n	80041e2 <UART_SetConfig+0x2e6>
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a5e      	ldr	r2, [pc, #376]	@ (80041d0 <UART_SetConfig+0x2d4>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d125      	bne.n	80040a6 <UART_SetConfig+0x1aa>
 800405a:	4b5b      	ldr	r3, [pc, #364]	@ (80041c8 <UART_SetConfig+0x2cc>)
 800405c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004060:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004064:	2b30      	cmp	r3, #48	@ 0x30
 8004066:	d016      	beq.n	8004096 <UART_SetConfig+0x19a>
 8004068:	2b30      	cmp	r3, #48	@ 0x30
 800406a:	d818      	bhi.n	800409e <UART_SetConfig+0x1a2>
 800406c:	2b20      	cmp	r3, #32
 800406e:	d00a      	beq.n	8004086 <UART_SetConfig+0x18a>
 8004070:	2b20      	cmp	r3, #32
 8004072:	d814      	bhi.n	800409e <UART_SetConfig+0x1a2>
 8004074:	2b00      	cmp	r3, #0
 8004076:	d002      	beq.n	800407e <UART_SetConfig+0x182>
 8004078:	2b10      	cmp	r3, #16
 800407a:	d008      	beq.n	800408e <UART_SetConfig+0x192>
 800407c:	e00f      	b.n	800409e <UART_SetConfig+0x1a2>
 800407e:	2300      	movs	r3, #0
 8004080:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004084:	e0ad      	b.n	80041e2 <UART_SetConfig+0x2e6>
 8004086:	2302      	movs	r3, #2
 8004088:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800408c:	e0a9      	b.n	80041e2 <UART_SetConfig+0x2e6>
 800408e:	2304      	movs	r3, #4
 8004090:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004094:	e0a5      	b.n	80041e2 <UART_SetConfig+0x2e6>
 8004096:	2308      	movs	r3, #8
 8004098:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800409c:	e0a1      	b.n	80041e2 <UART_SetConfig+0x2e6>
 800409e:	2310      	movs	r3, #16
 80040a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80040a4:	e09d      	b.n	80041e2 <UART_SetConfig+0x2e6>
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a4a      	ldr	r2, [pc, #296]	@ (80041d4 <UART_SetConfig+0x2d8>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d125      	bne.n	80040fc <UART_SetConfig+0x200>
 80040b0:	4b45      	ldr	r3, [pc, #276]	@ (80041c8 <UART_SetConfig+0x2cc>)
 80040b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040b6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80040ba:	2bc0      	cmp	r3, #192	@ 0xc0
 80040bc:	d016      	beq.n	80040ec <UART_SetConfig+0x1f0>
 80040be:	2bc0      	cmp	r3, #192	@ 0xc0
 80040c0:	d818      	bhi.n	80040f4 <UART_SetConfig+0x1f8>
 80040c2:	2b80      	cmp	r3, #128	@ 0x80
 80040c4:	d00a      	beq.n	80040dc <UART_SetConfig+0x1e0>
 80040c6:	2b80      	cmp	r3, #128	@ 0x80
 80040c8:	d814      	bhi.n	80040f4 <UART_SetConfig+0x1f8>
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d002      	beq.n	80040d4 <UART_SetConfig+0x1d8>
 80040ce:	2b40      	cmp	r3, #64	@ 0x40
 80040d0:	d008      	beq.n	80040e4 <UART_SetConfig+0x1e8>
 80040d2:	e00f      	b.n	80040f4 <UART_SetConfig+0x1f8>
 80040d4:	2300      	movs	r3, #0
 80040d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80040da:	e082      	b.n	80041e2 <UART_SetConfig+0x2e6>
 80040dc:	2302      	movs	r3, #2
 80040de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80040e2:	e07e      	b.n	80041e2 <UART_SetConfig+0x2e6>
 80040e4:	2304      	movs	r3, #4
 80040e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80040ea:	e07a      	b.n	80041e2 <UART_SetConfig+0x2e6>
 80040ec:	2308      	movs	r3, #8
 80040ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80040f2:	e076      	b.n	80041e2 <UART_SetConfig+0x2e6>
 80040f4:	2310      	movs	r3, #16
 80040f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80040fa:	e072      	b.n	80041e2 <UART_SetConfig+0x2e6>
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a35      	ldr	r2, [pc, #212]	@ (80041d8 <UART_SetConfig+0x2dc>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d12a      	bne.n	800415c <UART_SetConfig+0x260>
 8004106:	4b30      	ldr	r3, [pc, #192]	@ (80041c8 <UART_SetConfig+0x2cc>)
 8004108:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800410c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004110:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004114:	d01a      	beq.n	800414c <UART_SetConfig+0x250>
 8004116:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800411a:	d81b      	bhi.n	8004154 <UART_SetConfig+0x258>
 800411c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004120:	d00c      	beq.n	800413c <UART_SetConfig+0x240>
 8004122:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004126:	d815      	bhi.n	8004154 <UART_SetConfig+0x258>
 8004128:	2b00      	cmp	r3, #0
 800412a:	d003      	beq.n	8004134 <UART_SetConfig+0x238>
 800412c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004130:	d008      	beq.n	8004144 <UART_SetConfig+0x248>
 8004132:	e00f      	b.n	8004154 <UART_SetConfig+0x258>
 8004134:	2300      	movs	r3, #0
 8004136:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800413a:	e052      	b.n	80041e2 <UART_SetConfig+0x2e6>
 800413c:	2302      	movs	r3, #2
 800413e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004142:	e04e      	b.n	80041e2 <UART_SetConfig+0x2e6>
 8004144:	2304      	movs	r3, #4
 8004146:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800414a:	e04a      	b.n	80041e2 <UART_SetConfig+0x2e6>
 800414c:	2308      	movs	r3, #8
 800414e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004152:	e046      	b.n	80041e2 <UART_SetConfig+0x2e6>
 8004154:	2310      	movs	r3, #16
 8004156:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800415a:	e042      	b.n	80041e2 <UART_SetConfig+0x2e6>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a17      	ldr	r2, [pc, #92]	@ (80041c0 <UART_SetConfig+0x2c4>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d13a      	bne.n	80041dc <UART_SetConfig+0x2e0>
 8004166:	4b18      	ldr	r3, [pc, #96]	@ (80041c8 <UART_SetConfig+0x2cc>)
 8004168:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800416c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004170:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004174:	d01a      	beq.n	80041ac <UART_SetConfig+0x2b0>
 8004176:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800417a:	d81b      	bhi.n	80041b4 <UART_SetConfig+0x2b8>
 800417c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004180:	d00c      	beq.n	800419c <UART_SetConfig+0x2a0>
 8004182:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004186:	d815      	bhi.n	80041b4 <UART_SetConfig+0x2b8>
 8004188:	2b00      	cmp	r3, #0
 800418a:	d003      	beq.n	8004194 <UART_SetConfig+0x298>
 800418c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004190:	d008      	beq.n	80041a4 <UART_SetConfig+0x2a8>
 8004192:	e00f      	b.n	80041b4 <UART_SetConfig+0x2b8>
 8004194:	2300      	movs	r3, #0
 8004196:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800419a:	e022      	b.n	80041e2 <UART_SetConfig+0x2e6>
 800419c:	2302      	movs	r3, #2
 800419e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041a2:	e01e      	b.n	80041e2 <UART_SetConfig+0x2e6>
 80041a4:	2304      	movs	r3, #4
 80041a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041aa:	e01a      	b.n	80041e2 <UART_SetConfig+0x2e6>
 80041ac:	2308      	movs	r3, #8
 80041ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041b2:	e016      	b.n	80041e2 <UART_SetConfig+0x2e6>
 80041b4:	2310      	movs	r3, #16
 80041b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041ba:	e012      	b.n	80041e2 <UART_SetConfig+0x2e6>
 80041bc:	efff69f3 	.word	0xefff69f3
 80041c0:	40008000 	.word	0x40008000
 80041c4:	40013800 	.word	0x40013800
 80041c8:	40021000 	.word	0x40021000
 80041cc:	40004400 	.word	0x40004400
 80041d0:	40004800 	.word	0x40004800
 80041d4:	40004c00 	.word	0x40004c00
 80041d8:	40005000 	.word	0x40005000
 80041dc:	2310      	movs	r3, #16
 80041de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a9f      	ldr	r2, [pc, #636]	@ (8004464 <UART_SetConfig+0x568>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d17a      	bne.n	80042e2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80041ec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80041f0:	2b08      	cmp	r3, #8
 80041f2:	d824      	bhi.n	800423e <UART_SetConfig+0x342>
 80041f4:	a201      	add	r2, pc, #4	@ (adr r2, 80041fc <UART_SetConfig+0x300>)
 80041f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041fa:	bf00      	nop
 80041fc:	08004221 	.word	0x08004221
 8004200:	0800423f 	.word	0x0800423f
 8004204:	08004229 	.word	0x08004229
 8004208:	0800423f 	.word	0x0800423f
 800420c:	0800422f 	.word	0x0800422f
 8004210:	0800423f 	.word	0x0800423f
 8004214:	0800423f 	.word	0x0800423f
 8004218:	0800423f 	.word	0x0800423f
 800421c:	08004237 	.word	0x08004237
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004220:	f7fe fa60 	bl	80026e4 <HAL_RCC_GetPCLK1Freq>
 8004224:	61f8      	str	r0, [r7, #28]
        break;
 8004226:	e010      	b.n	800424a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004228:	4b8f      	ldr	r3, [pc, #572]	@ (8004468 <UART_SetConfig+0x56c>)
 800422a:	61fb      	str	r3, [r7, #28]
        break;
 800422c:	e00d      	b.n	800424a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800422e:	f7fe f9c1 	bl	80025b4 <HAL_RCC_GetSysClockFreq>
 8004232:	61f8      	str	r0, [r7, #28]
        break;
 8004234:	e009      	b.n	800424a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004236:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800423a:	61fb      	str	r3, [r7, #28]
        break;
 800423c:	e005      	b.n	800424a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800423e:	2300      	movs	r3, #0
 8004240:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004248:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800424a:	69fb      	ldr	r3, [r7, #28]
 800424c:	2b00      	cmp	r3, #0
 800424e:	f000 80fb 	beq.w	8004448 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	685a      	ldr	r2, [r3, #4]
 8004256:	4613      	mov	r3, r2
 8004258:	005b      	lsls	r3, r3, #1
 800425a:	4413      	add	r3, r2
 800425c:	69fa      	ldr	r2, [r7, #28]
 800425e:	429a      	cmp	r2, r3
 8004260:	d305      	bcc.n	800426e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004268:	69fa      	ldr	r2, [r7, #28]
 800426a:	429a      	cmp	r2, r3
 800426c:	d903      	bls.n	8004276 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004274:	e0e8      	b.n	8004448 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004276:	69fb      	ldr	r3, [r7, #28]
 8004278:	2200      	movs	r2, #0
 800427a:	461c      	mov	r4, r3
 800427c:	4615      	mov	r5, r2
 800427e:	f04f 0200 	mov.w	r2, #0
 8004282:	f04f 0300 	mov.w	r3, #0
 8004286:	022b      	lsls	r3, r5, #8
 8004288:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800428c:	0222      	lsls	r2, r4, #8
 800428e:	68f9      	ldr	r1, [r7, #12]
 8004290:	6849      	ldr	r1, [r1, #4]
 8004292:	0849      	lsrs	r1, r1, #1
 8004294:	2000      	movs	r0, #0
 8004296:	4688      	mov	r8, r1
 8004298:	4681      	mov	r9, r0
 800429a:	eb12 0a08 	adds.w	sl, r2, r8
 800429e:	eb43 0b09 	adc.w	fp, r3, r9
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	603b      	str	r3, [r7, #0]
 80042aa:	607a      	str	r2, [r7, #4]
 80042ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80042b0:	4650      	mov	r0, sl
 80042b2:	4659      	mov	r1, fp
 80042b4:	f7fb ff8c 	bl	80001d0 <__aeabi_uldivmod>
 80042b8:	4602      	mov	r2, r0
 80042ba:	460b      	mov	r3, r1
 80042bc:	4613      	mov	r3, r2
 80042be:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80042c0:	69bb      	ldr	r3, [r7, #24]
 80042c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042c6:	d308      	bcc.n	80042da <UART_SetConfig+0x3de>
 80042c8:	69bb      	ldr	r3, [r7, #24]
 80042ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80042ce:	d204      	bcs.n	80042da <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	69ba      	ldr	r2, [r7, #24]
 80042d6:	60da      	str	r2, [r3, #12]
 80042d8:	e0b6      	b.n	8004448 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80042e0:	e0b2      	b.n	8004448 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	69db      	ldr	r3, [r3, #28]
 80042e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042ea:	d15e      	bne.n	80043aa <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80042ec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80042f0:	2b08      	cmp	r3, #8
 80042f2:	d828      	bhi.n	8004346 <UART_SetConfig+0x44a>
 80042f4:	a201      	add	r2, pc, #4	@ (adr r2, 80042fc <UART_SetConfig+0x400>)
 80042f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042fa:	bf00      	nop
 80042fc:	08004321 	.word	0x08004321
 8004300:	08004329 	.word	0x08004329
 8004304:	08004331 	.word	0x08004331
 8004308:	08004347 	.word	0x08004347
 800430c:	08004337 	.word	0x08004337
 8004310:	08004347 	.word	0x08004347
 8004314:	08004347 	.word	0x08004347
 8004318:	08004347 	.word	0x08004347
 800431c:	0800433f 	.word	0x0800433f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004320:	f7fe f9e0 	bl	80026e4 <HAL_RCC_GetPCLK1Freq>
 8004324:	61f8      	str	r0, [r7, #28]
        break;
 8004326:	e014      	b.n	8004352 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004328:	f7fe f9f2 	bl	8002710 <HAL_RCC_GetPCLK2Freq>
 800432c:	61f8      	str	r0, [r7, #28]
        break;
 800432e:	e010      	b.n	8004352 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004330:	4b4d      	ldr	r3, [pc, #308]	@ (8004468 <UART_SetConfig+0x56c>)
 8004332:	61fb      	str	r3, [r7, #28]
        break;
 8004334:	e00d      	b.n	8004352 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004336:	f7fe f93d 	bl	80025b4 <HAL_RCC_GetSysClockFreq>
 800433a:	61f8      	str	r0, [r7, #28]
        break;
 800433c:	e009      	b.n	8004352 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800433e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004342:	61fb      	str	r3, [r7, #28]
        break;
 8004344:	e005      	b.n	8004352 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004346:	2300      	movs	r3, #0
 8004348:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004350:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004352:	69fb      	ldr	r3, [r7, #28]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d077      	beq.n	8004448 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004358:	69fb      	ldr	r3, [r7, #28]
 800435a:	005a      	lsls	r2, r3, #1
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	085b      	lsrs	r3, r3, #1
 8004362:	441a      	add	r2, r3
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	fbb2 f3f3 	udiv	r3, r2, r3
 800436c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800436e:	69bb      	ldr	r3, [r7, #24]
 8004370:	2b0f      	cmp	r3, #15
 8004372:	d916      	bls.n	80043a2 <UART_SetConfig+0x4a6>
 8004374:	69bb      	ldr	r3, [r7, #24]
 8004376:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800437a:	d212      	bcs.n	80043a2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	b29b      	uxth	r3, r3
 8004380:	f023 030f 	bic.w	r3, r3, #15
 8004384:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004386:	69bb      	ldr	r3, [r7, #24]
 8004388:	085b      	lsrs	r3, r3, #1
 800438a:	b29b      	uxth	r3, r3
 800438c:	f003 0307 	and.w	r3, r3, #7
 8004390:	b29a      	uxth	r2, r3
 8004392:	8afb      	ldrh	r3, [r7, #22]
 8004394:	4313      	orrs	r3, r2
 8004396:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	8afa      	ldrh	r2, [r7, #22]
 800439e:	60da      	str	r2, [r3, #12]
 80043a0:	e052      	b.n	8004448 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80043a8:	e04e      	b.n	8004448 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80043aa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80043ae:	2b08      	cmp	r3, #8
 80043b0:	d827      	bhi.n	8004402 <UART_SetConfig+0x506>
 80043b2:	a201      	add	r2, pc, #4	@ (adr r2, 80043b8 <UART_SetConfig+0x4bc>)
 80043b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043b8:	080043dd 	.word	0x080043dd
 80043bc:	080043e5 	.word	0x080043e5
 80043c0:	080043ed 	.word	0x080043ed
 80043c4:	08004403 	.word	0x08004403
 80043c8:	080043f3 	.word	0x080043f3
 80043cc:	08004403 	.word	0x08004403
 80043d0:	08004403 	.word	0x08004403
 80043d4:	08004403 	.word	0x08004403
 80043d8:	080043fb 	.word	0x080043fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043dc:	f7fe f982 	bl	80026e4 <HAL_RCC_GetPCLK1Freq>
 80043e0:	61f8      	str	r0, [r7, #28]
        break;
 80043e2:	e014      	b.n	800440e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80043e4:	f7fe f994 	bl	8002710 <HAL_RCC_GetPCLK2Freq>
 80043e8:	61f8      	str	r0, [r7, #28]
        break;
 80043ea:	e010      	b.n	800440e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80043ec:	4b1e      	ldr	r3, [pc, #120]	@ (8004468 <UART_SetConfig+0x56c>)
 80043ee:	61fb      	str	r3, [r7, #28]
        break;
 80043f0:	e00d      	b.n	800440e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043f2:	f7fe f8df 	bl	80025b4 <HAL_RCC_GetSysClockFreq>
 80043f6:	61f8      	str	r0, [r7, #28]
        break;
 80043f8:	e009      	b.n	800440e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80043fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80043fe:	61fb      	str	r3, [r7, #28]
        break;
 8004400:	e005      	b.n	800440e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004402:	2300      	movs	r3, #0
 8004404:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800440c:	bf00      	nop
    }

    if (pclk != 0U)
 800440e:	69fb      	ldr	r3, [r7, #28]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d019      	beq.n	8004448 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	085a      	lsrs	r2, r3, #1
 800441a:	69fb      	ldr	r3, [r7, #28]
 800441c:	441a      	add	r2, r3
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	fbb2 f3f3 	udiv	r3, r2, r3
 8004426:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	2b0f      	cmp	r3, #15
 800442c:	d909      	bls.n	8004442 <UART_SetConfig+0x546>
 800442e:	69bb      	ldr	r3, [r7, #24]
 8004430:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004434:	d205      	bcs.n	8004442 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004436:	69bb      	ldr	r3, [r7, #24]
 8004438:	b29a      	uxth	r2, r3
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	60da      	str	r2, [r3, #12]
 8004440:	e002      	b.n	8004448 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2200      	movs	r2, #0
 800444c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2200      	movs	r2, #0
 8004452:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004454:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004458:	4618      	mov	r0, r3
 800445a:	3728      	adds	r7, #40	@ 0x28
 800445c:	46bd      	mov	sp, r7
 800445e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004462:	bf00      	nop
 8004464:	40008000 	.word	0x40008000
 8004468:	00f42400 	.word	0x00f42400

0800446c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800446c:	b480      	push	{r7}
 800446e:	b083      	sub	sp, #12
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004478:	f003 0308 	and.w	r3, r3, #8
 800447c:	2b00      	cmp	r3, #0
 800447e:	d00a      	beq.n	8004496 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	430a      	orrs	r2, r1
 8004494:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800449a:	f003 0301 	and.w	r3, r3, #1
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d00a      	beq.n	80044b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	430a      	orrs	r2, r1
 80044b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044bc:	f003 0302 	and.w	r3, r3, #2
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d00a      	beq.n	80044da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	430a      	orrs	r2, r1
 80044d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044de:	f003 0304 	and.w	r3, r3, #4
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d00a      	beq.n	80044fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	430a      	orrs	r2, r1
 80044fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004500:	f003 0310 	and.w	r3, r3, #16
 8004504:	2b00      	cmp	r3, #0
 8004506:	d00a      	beq.n	800451e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	430a      	orrs	r2, r1
 800451c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004522:	f003 0320 	and.w	r3, r3, #32
 8004526:	2b00      	cmp	r3, #0
 8004528:	d00a      	beq.n	8004540 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	430a      	orrs	r2, r1
 800453e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004548:	2b00      	cmp	r3, #0
 800454a:	d01a      	beq.n	8004582 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	430a      	orrs	r2, r1
 8004560:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004566:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800456a:	d10a      	bne.n	8004582 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	430a      	orrs	r2, r1
 8004580:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004586:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800458a:	2b00      	cmp	r3, #0
 800458c:	d00a      	beq.n	80045a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	430a      	orrs	r2, r1
 80045a2:	605a      	str	r2, [r3, #4]
  }
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b098      	sub	sp, #96	@ 0x60
 80045b4:	af02      	add	r7, sp, #8
 80045b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2200      	movs	r2, #0
 80045bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80045c0:	f7fc fff0 	bl	80015a4 <HAL_GetTick>
 80045c4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 0308 	and.w	r3, r3, #8
 80045d0:	2b08      	cmp	r3, #8
 80045d2:	d12e      	bne.n	8004632 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80045d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80045d8:	9300      	str	r3, [sp, #0]
 80045da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045dc:	2200      	movs	r2, #0
 80045de:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f000 f88c 	bl	8004700 <UART_WaitOnFlagUntilTimeout>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d021      	beq.n	8004632 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045f6:	e853 3f00 	ldrex	r3, [r3]
 80045fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80045fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004602:	653b      	str	r3, [r7, #80]	@ 0x50
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	461a      	mov	r2, r3
 800460a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800460c:	647b      	str	r3, [r7, #68]	@ 0x44
 800460e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004610:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004612:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004614:	e841 2300 	strex	r3, r2, [r1]
 8004618:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800461a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800461c:	2b00      	cmp	r3, #0
 800461e:	d1e6      	bne.n	80045ee <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2220      	movs	r2, #32
 8004624:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800462e:	2303      	movs	r3, #3
 8004630:	e062      	b.n	80046f8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 0304 	and.w	r3, r3, #4
 800463c:	2b04      	cmp	r3, #4
 800463e:	d149      	bne.n	80046d4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004640:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004644:	9300      	str	r3, [sp, #0]
 8004646:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004648:	2200      	movs	r2, #0
 800464a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f000 f856 	bl	8004700 <UART_WaitOnFlagUntilTimeout>
 8004654:	4603      	mov	r3, r0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d03c      	beq.n	80046d4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004662:	e853 3f00 	ldrex	r3, [r3]
 8004666:	623b      	str	r3, [r7, #32]
   return(result);
 8004668:	6a3b      	ldr	r3, [r7, #32]
 800466a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800466e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	461a      	mov	r2, r3
 8004676:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004678:	633b      	str	r3, [r7, #48]	@ 0x30
 800467a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800467c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800467e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004680:	e841 2300 	strex	r3, r2, [r1]
 8004684:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004688:	2b00      	cmp	r3, #0
 800468a:	d1e6      	bne.n	800465a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	3308      	adds	r3, #8
 8004692:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	e853 3f00 	ldrex	r3, [r3]
 800469a:	60fb      	str	r3, [r7, #12]
   return(result);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f023 0301 	bic.w	r3, r3, #1
 80046a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	3308      	adds	r3, #8
 80046aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80046ac:	61fa      	str	r2, [r7, #28]
 80046ae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046b0:	69b9      	ldr	r1, [r7, #24]
 80046b2:	69fa      	ldr	r2, [r7, #28]
 80046b4:	e841 2300 	strex	r3, r2, [r1]
 80046b8:	617b      	str	r3, [r7, #20]
   return(result);
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d1e5      	bne.n	800468c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2220      	movs	r2, #32
 80046c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2200      	movs	r2, #0
 80046cc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80046d0:	2303      	movs	r3, #3
 80046d2:	e011      	b.n	80046f8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2220      	movs	r2, #32
 80046d8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2220      	movs	r2, #32
 80046de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2200      	movs	r2, #0
 80046ec:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80046f6:	2300      	movs	r3, #0
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3758      	adds	r7, #88	@ 0x58
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}

08004700 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	60f8      	str	r0, [r7, #12]
 8004708:	60b9      	str	r1, [r7, #8]
 800470a:	603b      	str	r3, [r7, #0]
 800470c:	4613      	mov	r3, r2
 800470e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004710:	e04f      	b.n	80047b2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004712:	69bb      	ldr	r3, [r7, #24]
 8004714:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004718:	d04b      	beq.n	80047b2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800471a:	f7fc ff43 	bl	80015a4 <HAL_GetTick>
 800471e:	4602      	mov	r2, r0
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	1ad3      	subs	r3, r2, r3
 8004724:	69ba      	ldr	r2, [r7, #24]
 8004726:	429a      	cmp	r2, r3
 8004728:	d302      	bcc.n	8004730 <UART_WaitOnFlagUntilTimeout+0x30>
 800472a:	69bb      	ldr	r3, [r7, #24]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d101      	bne.n	8004734 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004730:	2303      	movs	r3, #3
 8004732:	e04e      	b.n	80047d2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 0304 	and.w	r3, r3, #4
 800473e:	2b00      	cmp	r3, #0
 8004740:	d037      	beq.n	80047b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	2b80      	cmp	r3, #128	@ 0x80
 8004746:	d034      	beq.n	80047b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	2b40      	cmp	r3, #64	@ 0x40
 800474c:	d031      	beq.n	80047b2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	69db      	ldr	r3, [r3, #28]
 8004754:	f003 0308 	and.w	r3, r3, #8
 8004758:	2b08      	cmp	r3, #8
 800475a:	d110      	bne.n	800477e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	2208      	movs	r2, #8
 8004762:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004764:	68f8      	ldr	r0, [r7, #12]
 8004766:	f000 f838 	bl	80047da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2208      	movs	r2, #8
 800476e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e029      	b.n	80047d2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	69db      	ldr	r3, [r3, #28]
 8004784:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004788:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800478c:	d111      	bne.n	80047b2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004796:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004798:	68f8      	ldr	r0, [r7, #12]
 800479a:	f000 f81e 	bl	80047da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2220      	movs	r2, #32
 80047a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2200      	movs	r2, #0
 80047aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e00f      	b.n	80047d2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	69da      	ldr	r2, [r3, #28]
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	4013      	ands	r3, r2
 80047bc:	68ba      	ldr	r2, [r7, #8]
 80047be:	429a      	cmp	r2, r3
 80047c0:	bf0c      	ite	eq
 80047c2:	2301      	moveq	r3, #1
 80047c4:	2300      	movne	r3, #0
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	461a      	mov	r2, r3
 80047ca:	79fb      	ldrb	r3, [r7, #7]
 80047cc:	429a      	cmp	r2, r3
 80047ce:	d0a0      	beq.n	8004712 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047d0:	2300      	movs	r3, #0
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3710      	adds	r7, #16
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}

080047da <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80047da:	b480      	push	{r7}
 80047dc:	b095      	sub	sp, #84	@ 0x54
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047ea:	e853 3f00 	ldrex	r3, [r3]
 80047ee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80047f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80047f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	461a      	mov	r2, r3
 80047fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004800:	643b      	str	r3, [r7, #64]	@ 0x40
 8004802:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004804:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004806:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004808:	e841 2300 	strex	r3, r2, [r1]
 800480c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800480e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004810:	2b00      	cmp	r3, #0
 8004812:	d1e6      	bne.n	80047e2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	3308      	adds	r3, #8
 800481a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800481c:	6a3b      	ldr	r3, [r7, #32]
 800481e:	e853 3f00 	ldrex	r3, [r3]
 8004822:	61fb      	str	r3, [r7, #28]
   return(result);
 8004824:	69fb      	ldr	r3, [r7, #28]
 8004826:	f023 0301 	bic.w	r3, r3, #1
 800482a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	3308      	adds	r3, #8
 8004832:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004834:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004836:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004838:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800483a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800483c:	e841 2300 	strex	r3, r2, [r1]
 8004840:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004844:	2b00      	cmp	r3, #0
 8004846:	d1e5      	bne.n	8004814 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800484c:	2b01      	cmp	r3, #1
 800484e:	d118      	bne.n	8004882 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	e853 3f00 	ldrex	r3, [r3]
 800485c:	60bb      	str	r3, [r7, #8]
   return(result);
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	f023 0310 	bic.w	r3, r3, #16
 8004864:	647b      	str	r3, [r7, #68]	@ 0x44
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	461a      	mov	r2, r3
 800486c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800486e:	61bb      	str	r3, [r7, #24]
 8004870:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004872:	6979      	ldr	r1, [r7, #20]
 8004874:	69ba      	ldr	r2, [r7, #24]
 8004876:	e841 2300 	strex	r3, r2, [r1]
 800487a:	613b      	str	r3, [r7, #16]
   return(result);
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d1e6      	bne.n	8004850 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2220      	movs	r2, #32
 8004886:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2200      	movs	r2, #0
 800488e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004896:	bf00      	nop
 8004898:	3754      	adds	r7, #84	@ 0x54
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr
	...

080048a4 <__NVIC_SetPriority>:
{
 80048a4:	b480      	push	{r7}
 80048a6:	b083      	sub	sp, #12
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	4603      	mov	r3, r0
 80048ac:	6039      	str	r1, [r7, #0]
 80048ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	db0a      	blt.n	80048ce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	b2da      	uxtb	r2, r3
 80048bc:	490c      	ldr	r1, [pc, #48]	@ (80048f0 <__NVIC_SetPriority+0x4c>)
 80048be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048c2:	0112      	lsls	r2, r2, #4
 80048c4:	b2d2      	uxtb	r2, r2
 80048c6:	440b      	add	r3, r1
 80048c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80048cc:	e00a      	b.n	80048e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	b2da      	uxtb	r2, r3
 80048d2:	4908      	ldr	r1, [pc, #32]	@ (80048f4 <__NVIC_SetPriority+0x50>)
 80048d4:	79fb      	ldrb	r3, [r7, #7]
 80048d6:	f003 030f 	and.w	r3, r3, #15
 80048da:	3b04      	subs	r3, #4
 80048dc:	0112      	lsls	r2, r2, #4
 80048de:	b2d2      	uxtb	r2, r2
 80048e0:	440b      	add	r3, r1
 80048e2:	761a      	strb	r2, [r3, #24]
}
 80048e4:	bf00      	nop
 80048e6:	370c      	adds	r7, #12
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr
 80048f0:	e000e100 	.word	0xe000e100
 80048f4:	e000ed00 	.word	0xe000ed00

080048f8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80048f8:	b580      	push	{r7, lr}
 80048fa:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80048fc:	4b05      	ldr	r3, [pc, #20]	@ (8004914 <SysTick_Handler+0x1c>)
 80048fe:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004900:	f002 f82a 	bl	8006958 <xTaskGetSchedulerState>
 8004904:	4603      	mov	r3, r0
 8004906:	2b01      	cmp	r3, #1
 8004908:	d001      	beq.n	800490e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800490a:	f002 fe3d 	bl	8007588 <xPortSysTickHandler>
  }
}
 800490e:	bf00      	nop
 8004910:	bd80      	pop	{r7, pc}
 8004912:	bf00      	nop
 8004914:	e000e010 	.word	0xe000e010

08004918 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004918:	b580      	push	{r7, lr}
 800491a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800491c:	2100      	movs	r1, #0
 800491e:	f06f 0004 	mvn.w	r0, #4
 8004922:	f7ff ffbf 	bl	80048a4 <__NVIC_SetPriority>
#endif
}
 8004926:	bf00      	nop
 8004928:	bd80      	pop	{r7, pc}
	...

0800492c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800492c:	b480      	push	{r7}
 800492e:	b083      	sub	sp, #12
 8004930:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004932:	f3ef 8305 	mrs	r3, IPSR
 8004936:	603b      	str	r3, [r7, #0]
  return(result);
 8004938:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800493a:	2b00      	cmp	r3, #0
 800493c:	d003      	beq.n	8004946 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800493e:	f06f 0305 	mvn.w	r3, #5
 8004942:	607b      	str	r3, [r7, #4]
 8004944:	e00c      	b.n	8004960 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004946:	4b0a      	ldr	r3, [pc, #40]	@ (8004970 <osKernelInitialize+0x44>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d105      	bne.n	800495a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800494e:	4b08      	ldr	r3, [pc, #32]	@ (8004970 <osKernelInitialize+0x44>)
 8004950:	2201      	movs	r2, #1
 8004952:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004954:	2300      	movs	r3, #0
 8004956:	607b      	str	r3, [r7, #4]
 8004958:	e002      	b.n	8004960 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800495a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800495e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004960:	687b      	ldr	r3, [r7, #4]
}
 8004962:	4618      	mov	r0, r3
 8004964:	370c      	adds	r7, #12
 8004966:	46bd      	mov	sp, r7
 8004968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496c:	4770      	bx	lr
 800496e:	bf00      	nop
 8004970:	20000244 	.word	0x20000244

08004974 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004974:	b580      	push	{r7, lr}
 8004976:	b082      	sub	sp, #8
 8004978:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800497a:	f3ef 8305 	mrs	r3, IPSR
 800497e:	603b      	str	r3, [r7, #0]
  return(result);
 8004980:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004982:	2b00      	cmp	r3, #0
 8004984:	d003      	beq.n	800498e <osKernelStart+0x1a>
    stat = osErrorISR;
 8004986:	f06f 0305 	mvn.w	r3, #5
 800498a:	607b      	str	r3, [r7, #4]
 800498c:	e010      	b.n	80049b0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800498e:	4b0b      	ldr	r3, [pc, #44]	@ (80049bc <osKernelStart+0x48>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	2b01      	cmp	r3, #1
 8004994:	d109      	bne.n	80049aa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004996:	f7ff ffbf 	bl	8004918 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800499a:	4b08      	ldr	r3, [pc, #32]	@ (80049bc <osKernelStart+0x48>)
 800499c:	2202      	movs	r2, #2
 800499e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80049a0:	f001 fad4 	bl	8005f4c <vTaskStartScheduler>
      stat = osOK;
 80049a4:	2300      	movs	r3, #0
 80049a6:	607b      	str	r3, [r7, #4]
 80049a8:	e002      	b.n	80049b0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80049aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80049ae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80049b0:	687b      	ldr	r3, [r7, #4]
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	3708      	adds	r7, #8
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}
 80049ba:	bf00      	nop
 80049bc:	20000244 	.word	0x20000244

080049c0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b08e      	sub	sp, #56	@ 0x38
 80049c4:	af04      	add	r7, sp, #16
 80049c6:	60f8      	str	r0, [r7, #12]
 80049c8:	60b9      	str	r1, [r7, #8]
 80049ca:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80049cc:	2300      	movs	r3, #0
 80049ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80049d0:	f3ef 8305 	mrs	r3, IPSR
 80049d4:	617b      	str	r3, [r7, #20]
  return(result);
 80049d6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d17e      	bne.n	8004ada <osThreadNew+0x11a>
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d07b      	beq.n	8004ada <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80049e2:	2380      	movs	r3, #128	@ 0x80
 80049e4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80049e6:	2318      	movs	r3, #24
 80049e8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80049ea:	2300      	movs	r3, #0
 80049ec:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80049ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80049f2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d045      	beq.n	8004a86 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d002      	beq.n	8004a08 <osThreadNew+0x48>
        name = attr->name;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	699b      	ldr	r3, [r3, #24]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d002      	beq.n	8004a16 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	699b      	ldr	r3, [r3, #24]
 8004a14:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004a16:	69fb      	ldr	r3, [r7, #28]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d008      	beq.n	8004a2e <osThreadNew+0x6e>
 8004a1c:	69fb      	ldr	r3, [r7, #28]
 8004a1e:	2b38      	cmp	r3, #56	@ 0x38
 8004a20:	d805      	bhi.n	8004a2e <osThreadNew+0x6e>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	f003 0301 	and.w	r3, r3, #1
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d001      	beq.n	8004a32 <osThreadNew+0x72>
        return (NULL);
 8004a2e:	2300      	movs	r3, #0
 8004a30:	e054      	b.n	8004adc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	695b      	ldr	r3, [r3, #20]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d003      	beq.n	8004a42 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	695b      	ldr	r3, [r3, #20]
 8004a3e:	089b      	lsrs	r3, r3, #2
 8004a40:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d00e      	beq.n	8004a68 <osThreadNew+0xa8>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	68db      	ldr	r3, [r3, #12]
 8004a4e:	2ba7      	cmp	r3, #167	@ 0xa7
 8004a50:	d90a      	bls.n	8004a68 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d006      	beq.n	8004a68 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	695b      	ldr	r3, [r3, #20]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d002      	beq.n	8004a68 <osThreadNew+0xa8>
        mem = 1;
 8004a62:	2301      	movs	r3, #1
 8004a64:	61bb      	str	r3, [r7, #24]
 8004a66:	e010      	b.n	8004a8a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d10c      	bne.n	8004a8a <osThreadNew+0xca>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	68db      	ldr	r3, [r3, #12]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d108      	bne.n	8004a8a <osThreadNew+0xca>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	691b      	ldr	r3, [r3, #16]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d104      	bne.n	8004a8a <osThreadNew+0xca>
          mem = 0;
 8004a80:	2300      	movs	r3, #0
 8004a82:	61bb      	str	r3, [r7, #24]
 8004a84:	e001      	b.n	8004a8a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004a86:	2300      	movs	r3, #0
 8004a88:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004a8a:	69bb      	ldr	r3, [r7, #24]
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d110      	bne.n	8004ab2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004a98:	9202      	str	r2, [sp, #8]
 8004a9a:	9301      	str	r3, [sp, #4]
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	9300      	str	r3, [sp, #0]
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	6a3a      	ldr	r2, [r7, #32]
 8004aa4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004aa6:	68f8      	ldr	r0, [r7, #12]
 8004aa8:	f001 f85c 	bl	8005b64 <xTaskCreateStatic>
 8004aac:	4603      	mov	r3, r0
 8004aae:	613b      	str	r3, [r7, #16]
 8004ab0:	e013      	b.n	8004ada <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004ab2:	69bb      	ldr	r3, [r7, #24]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d110      	bne.n	8004ada <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004ab8:	6a3b      	ldr	r3, [r7, #32]
 8004aba:	b29a      	uxth	r2, r3
 8004abc:	f107 0310 	add.w	r3, r7, #16
 8004ac0:	9301      	str	r3, [sp, #4]
 8004ac2:	69fb      	ldr	r3, [r7, #28]
 8004ac4:	9300      	str	r3, [sp, #0]
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004aca:	68f8      	ldr	r0, [r7, #12]
 8004acc:	f001 f8aa 	bl	8005c24 <xTaskCreate>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	2b01      	cmp	r3, #1
 8004ad4:	d001      	beq.n	8004ada <osThreadNew+0x11a>
            hTask = NULL;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004ada:	693b      	ldr	r3, [r7, #16]
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3728      	adds	r7, #40	@ 0x28
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b084      	sub	sp, #16
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004aec:	f3ef 8305 	mrs	r3, IPSR
 8004af0:	60bb      	str	r3, [r7, #8]
  return(result);
 8004af2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d003      	beq.n	8004b00 <osDelay+0x1c>
    stat = osErrorISR;
 8004af8:	f06f 0305 	mvn.w	r3, #5
 8004afc:	60fb      	str	r3, [r7, #12]
 8004afe:	e007      	b.n	8004b10 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004b00:	2300      	movs	r3, #0
 8004b02:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d002      	beq.n	8004b10 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	f001 f9e8 	bl	8005ee0 <vTaskDelay>
    }
  }

  return (stat);
 8004b10:	68fb      	ldr	r3, [r7, #12]
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	3710      	adds	r7, #16
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}
	...

08004b1c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004b1c:	b480      	push	{r7}
 8004b1e:	b085      	sub	sp, #20
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	60f8      	str	r0, [r7, #12]
 8004b24:	60b9      	str	r1, [r7, #8]
 8004b26:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	4a07      	ldr	r2, [pc, #28]	@ (8004b48 <vApplicationGetIdleTaskMemory+0x2c>)
 8004b2c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	4a06      	ldr	r2, [pc, #24]	@ (8004b4c <vApplicationGetIdleTaskMemory+0x30>)
 8004b32:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2280      	movs	r2, #128	@ 0x80
 8004b38:	601a      	str	r2, [r3, #0]
}
 8004b3a:	bf00      	nop
 8004b3c:	3714      	adds	r7, #20
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr
 8004b46:	bf00      	nop
 8004b48:	20000248 	.word	0x20000248
 8004b4c:	200002f0 	.word	0x200002f0

08004b50 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004b50:	b480      	push	{r7}
 8004b52:	b085      	sub	sp, #20
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	60f8      	str	r0, [r7, #12]
 8004b58:	60b9      	str	r1, [r7, #8]
 8004b5a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	4a07      	ldr	r2, [pc, #28]	@ (8004b7c <vApplicationGetTimerTaskMemory+0x2c>)
 8004b60:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	4a06      	ldr	r2, [pc, #24]	@ (8004b80 <vApplicationGetTimerTaskMemory+0x30>)
 8004b66:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004b6e:	601a      	str	r2, [r3, #0]
}
 8004b70:	bf00      	nop
 8004b72:	3714      	adds	r7, #20
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr
 8004b7c:	200004f0 	.word	0x200004f0
 8004b80:	20000598 	.word	0x20000598

08004b84 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b082      	sub	sp, #8
 8004b88:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8004b8a:	2020      	movs	r0, #32
 8004b8c:	f002 fd8e 	bl	80076ac <pvPortMalloc>
 8004b90:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d00a      	beq.n	8004bae <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	3304      	adds	r3, #4
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f000 f9c1 	bl	8004f2a <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8004bae:	687b      	ldr	r3, [r7, #4]
	}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3708      	adds	r7, #8
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}

08004bb8 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b090      	sub	sp, #64	@ 0x40
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	60f8      	str	r0, [r7, #12]
 8004bc0:	60b9      	str	r1, [r7, #8]
 8004bc2:	607a      	str	r2, [r7, #4]
 8004bc4:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d10b      	bne.n	8004bf0 <xEventGroupWaitBits+0x38>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bdc:	f383 8811 	msr	BASEPRI, r3
 8004be0:	f3bf 8f6f 	isb	sy
 8004be4:	f3bf 8f4f 	dsb	sy
 8004be8:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004bea:	bf00      	nop
 8004bec:	bf00      	nop
 8004bee:	e7fd      	b.n	8004bec <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004bf6:	d30b      	bcc.n	8004c10 <xEventGroupWaitBits+0x58>
	__asm volatile
 8004bf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bfc:	f383 8811 	msr	BASEPRI, r3
 8004c00:	f3bf 8f6f 	isb	sy
 8004c04:	f3bf 8f4f 	dsb	sy
 8004c08:	61fb      	str	r3, [r7, #28]
}
 8004c0a:	bf00      	nop
 8004c0c:	bf00      	nop
 8004c0e:	e7fd      	b.n	8004c0c <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d10b      	bne.n	8004c2e <xEventGroupWaitBits+0x76>
	__asm volatile
 8004c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c1a:	f383 8811 	msr	BASEPRI, r3
 8004c1e:	f3bf 8f6f 	isb	sy
 8004c22:	f3bf 8f4f 	dsb	sy
 8004c26:	61bb      	str	r3, [r7, #24]
}
 8004c28:	bf00      	nop
 8004c2a:	bf00      	nop
 8004c2c:	e7fd      	b.n	8004c2a <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004c2e:	f001 fe93 	bl	8006958 <xTaskGetSchedulerState>
 8004c32:	4603      	mov	r3, r0
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d102      	bne.n	8004c3e <xEventGroupWaitBits+0x86>
 8004c38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d101      	bne.n	8004c42 <xEventGroupWaitBits+0x8a>
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e000      	b.n	8004c44 <xEventGroupWaitBits+0x8c>
 8004c42:	2300      	movs	r3, #0
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d10b      	bne.n	8004c60 <xEventGroupWaitBits+0xa8>
	__asm volatile
 8004c48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c4c:	f383 8811 	msr	BASEPRI, r3
 8004c50:	f3bf 8f6f 	isb	sy
 8004c54:	f3bf 8f4f 	dsb	sy
 8004c58:	617b      	str	r3, [r7, #20]
}
 8004c5a:	bf00      	nop
 8004c5c:	bf00      	nop
 8004c5e:	e7fd      	b.n	8004c5c <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 8004c60:	f001 f9e4 	bl	800602c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8004c64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8004c6a:	683a      	ldr	r2, [r7, #0]
 8004c6c:	68b9      	ldr	r1, [r7, #8]
 8004c6e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004c70:	f000 f939 	bl	8004ee6 <prvTestWaitCondition>
 8004c74:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 8004c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d00e      	beq.n	8004c9a <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8004c7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8004c80:	2300      	movs	r3, #0
 8004c82:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d028      	beq.n	8004cdc <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8004c8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	43db      	mvns	r3, r3
 8004c92:	401a      	ands	r2, r3
 8004c94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c96:	601a      	str	r2, [r3, #0]
 8004c98:	e020      	b.n	8004cdc <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8004c9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d104      	bne.n	8004caa <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8004ca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ca8:	e018      	b.n	8004cdc <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d003      	beq.n	8004cb8 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8004cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cb2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004cb6:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d003      	beq.n	8004cc6 <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8004cbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cc0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004cc4:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8004cc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cc8:	1d18      	adds	r0, r3, #4
 8004cca:	68ba      	ldr	r2, [r7, #8]
 8004ccc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004cd2:	4619      	mov	r1, r3
 8004cd4:	f001 fbac 	bl	8006430 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8004cdc:	f001 f9b4 	bl	8006048 <xTaskResumeAll>
 8004ce0:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8004ce2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d031      	beq.n	8004d4c <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8004ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d107      	bne.n	8004cfe <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 8004cee:	4b1a      	ldr	r3, [pc, #104]	@ (8004d58 <xEventGroupWaitBits+0x1a0>)
 8004cf0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004cf4:	601a      	str	r2, [r3, #0]
 8004cf6:	f3bf 8f4f 	dsb	sy
 8004cfa:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8004cfe:	f001 feb9 	bl	8006a74 <uxTaskResetEventItemValue>
 8004d02:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8004d04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d11a      	bne.n	8004d44 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 8004d0e:	f002 fbab 	bl	8007468 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8004d12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8004d18:	683a      	ldr	r2, [r7, #0]
 8004d1a:	68b9      	ldr	r1, [r7, #8]
 8004d1c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004d1e:	f000 f8e2 	bl	8004ee6 <prvTestWaitCondition>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d009      	beq.n	8004d3c <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d006      	beq.n	8004d3c <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8004d2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	43db      	mvns	r3, r3
 8004d36:	401a      	ands	r2, r3
 8004d38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d3a:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8004d40:	f002 fbc4 	bl	80074cc <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8004d44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d46:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8004d4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3740      	adds	r7, #64	@ 0x40
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	e000ed04 	.word	0xe000ed04

08004d5c <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b086      	sub	sp, #24
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d10b      	bne.n	8004d88 <xEventGroupClearBits+0x2c>
	__asm volatile
 8004d70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d74:	f383 8811 	msr	BASEPRI, r3
 8004d78:	f3bf 8f6f 	isb	sy
 8004d7c:	f3bf 8f4f 	dsb	sy
 8004d80:	60fb      	str	r3, [r7, #12]
}
 8004d82:	bf00      	nop
 8004d84:	bf00      	nop
 8004d86:	e7fd      	b.n	8004d84 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d8e:	d30b      	bcc.n	8004da8 <xEventGroupClearBits+0x4c>
	__asm volatile
 8004d90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d94:	f383 8811 	msr	BASEPRI, r3
 8004d98:	f3bf 8f6f 	isb	sy
 8004d9c:	f3bf 8f4f 	dsb	sy
 8004da0:	60bb      	str	r3, [r7, #8]
}
 8004da2:	bf00      	nop
 8004da4:	bf00      	nop
 8004da6:	e7fd      	b.n	8004da4 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 8004da8:	f002 fb5e 	bl	8007468 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	43db      	mvns	r3, r3
 8004dba:	401a      	ands	r2, r3
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8004dc0:	f002 fb84 	bl	80074cc <vPortExitCritical>

	return uxReturn;
 8004dc4:	693b      	ldr	r3, [r7, #16]
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3718      	adds	r7, #24
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}

08004dce <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8004dce:	b580      	push	{r7, lr}
 8004dd0:	b08e      	sub	sp, #56	@ 0x38
 8004dd2:	af00      	add	r7, sp, #0
 8004dd4:	6078      	str	r0, [r7, #4]
 8004dd6:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8004de0:	2300      	movs	r3, #0
 8004de2:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d10b      	bne.n	8004e02 <xEventGroupSetBits+0x34>
	__asm volatile
 8004dea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dee:	f383 8811 	msr	BASEPRI, r3
 8004df2:	f3bf 8f6f 	isb	sy
 8004df6:	f3bf 8f4f 	dsb	sy
 8004dfa:	613b      	str	r3, [r7, #16]
}
 8004dfc:	bf00      	nop
 8004dfe:	bf00      	nop
 8004e00:	e7fd      	b.n	8004dfe <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e08:	d30b      	bcc.n	8004e22 <xEventGroupSetBits+0x54>
	__asm volatile
 8004e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e0e:	f383 8811 	msr	BASEPRI, r3
 8004e12:	f3bf 8f6f 	isb	sy
 8004e16:	f3bf 8f4f 	dsb	sy
 8004e1a:	60fb      	str	r3, [r7, #12]
}
 8004e1c:	bf00      	nop
 8004e1e:	bf00      	nop
 8004e20:	e7fd      	b.n	8004e1e <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8004e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e24:	3304      	adds	r3, #4
 8004e26:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e2a:	3308      	adds	r3, #8
 8004e2c:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8004e2e:	f001 f8fd 	bl	800602c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8004e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e34:	68db      	ldr	r3, [r3, #12]
 8004e36:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8004e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	431a      	orrs	r2, r3
 8004e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e42:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8004e44:	e03c      	b.n	8004ec0 <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8004e46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8004e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8004e52:	2300      	movs	r3, #0
 8004e54:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8004e56:	69bb      	ldr	r3, [r7, #24]
 8004e58:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8004e5c:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8004e5e:	69bb      	ldr	r3, [r7, #24]
 8004e60:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004e64:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d108      	bne.n	8004e82 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8004e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	69bb      	ldr	r3, [r7, #24]
 8004e76:	4013      	ands	r3, r2
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d00b      	beq.n	8004e94 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e80:	e008      	b.n	8004e94 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8004e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	69bb      	ldr	r3, [r7, #24]
 8004e88:	4013      	ands	r3, r2
 8004e8a:	69ba      	ldr	r2, [r7, #24]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d101      	bne.n	8004e94 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8004e90:	2301      	movs	r3, #1
 8004e92:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8004e94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d010      	beq.n	8004ebc <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d003      	beq.n	8004eac <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8004ea4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ea6:	69bb      	ldr	r3, [r7, #24]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8004eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004eb4:	4619      	mov	r1, r3
 8004eb6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004eb8:	f001 fb88 	bl	80065cc <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8004ebc:	69fb      	ldr	r3, [r7, #28]
 8004ebe:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8004ec0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004ec2:	6a3b      	ldr	r3, [r7, #32]
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d1be      	bne.n	8004e46 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8004ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ece:	43db      	mvns	r3, r3
 8004ed0:	401a      	ands	r2, r3
 8004ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ed4:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8004ed6:	f001 f8b7 	bl	8006048 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8004eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004edc:	681b      	ldr	r3, [r3, #0]
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3738      	adds	r7, #56	@ 0x38
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}

08004ee6 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8004ee6:	b480      	push	{r7}
 8004ee8:	b087      	sub	sp, #28
 8004eea:	af00      	add	r7, sp, #0
 8004eec:	60f8      	str	r0, [r7, #12]
 8004eee:	60b9      	str	r1, [r7, #8]
 8004ef0:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d107      	bne.n	8004f0c <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8004efc:	68fa      	ldr	r2, [r7, #12]
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	4013      	ands	r3, r2
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d00a      	beq.n	8004f1c <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8004f06:	2301      	movs	r3, #1
 8004f08:	617b      	str	r3, [r7, #20]
 8004f0a:	e007      	b.n	8004f1c <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8004f0c:	68fa      	ldr	r2, [r7, #12]
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	4013      	ands	r3, r2
 8004f12:	68ba      	ldr	r2, [r7, #8]
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d101      	bne.n	8004f1c <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8004f1c:	697b      	ldr	r3, [r7, #20]
}
 8004f1e:	4618      	mov	r0, r3
 8004f20:	371c      	adds	r7, #28
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr

08004f2a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004f2a:	b480      	push	{r7}
 8004f2c:	b083      	sub	sp, #12
 8004f2e:	af00      	add	r7, sp, #0
 8004f30:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f103 0208 	add.w	r2, r3, #8
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004f42:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f103 0208 	add.w	r2, r3, #8
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f103 0208 	add.w	r2, r3, #8
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004f5e:	bf00      	nop
 8004f60:	370c      	adds	r7, #12
 8004f62:	46bd      	mov	sp, r7
 8004f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f68:	4770      	bx	lr

08004f6a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004f6a:	b480      	push	{r7}
 8004f6c:	b083      	sub	sp, #12
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004f78:	bf00      	nop
 8004f7a:	370c      	adds	r7, #12
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr

08004f84 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004f84:	b480      	push	{r7}
 8004f86:	b085      	sub	sp, #20
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	68fa      	ldr	r2, [r7, #12]
 8004f98:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	689a      	ldr	r2, [r3, #8]
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	683a      	ldr	r2, [r7, #0]
 8004fa8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	683a      	ldr	r2, [r7, #0]
 8004fae:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	1c5a      	adds	r2, r3, #1
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	601a      	str	r2, [r3, #0]
}
 8004fc0:	bf00      	nop
 8004fc2:	3714      	adds	r7, #20
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fca:	4770      	bx	lr

08004fcc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b085      	sub	sp, #20
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004fe2:	d103      	bne.n	8004fec <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	691b      	ldr	r3, [r3, #16]
 8004fe8:	60fb      	str	r3, [r7, #12]
 8004fea:	e00c      	b.n	8005006 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	3308      	adds	r3, #8
 8004ff0:	60fb      	str	r3, [r7, #12]
 8004ff2:	e002      	b.n	8004ffa <vListInsert+0x2e>
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	60fb      	str	r3, [r7, #12]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	68ba      	ldr	r2, [r7, #8]
 8005002:	429a      	cmp	r2, r3
 8005004:	d2f6      	bcs.n	8004ff4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	685a      	ldr	r2, [r3, #4]
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	683a      	ldr	r2, [r7, #0]
 8005014:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	68fa      	ldr	r2, [r7, #12]
 800501a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	683a      	ldr	r2, [r7, #0]
 8005020:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	687a      	ldr	r2, [r7, #4]
 8005026:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	1c5a      	adds	r2, r3, #1
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	601a      	str	r2, [r3, #0]
}
 8005032:	bf00      	nop
 8005034:	3714      	adds	r7, #20
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr

0800503e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800503e:	b480      	push	{r7}
 8005040:	b085      	sub	sp, #20
 8005042:	af00      	add	r7, sp, #0
 8005044:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	687a      	ldr	r2, [r7, #4]
 8005052:	6892      	ldr	r2, [r2, #8]
 8005054:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	6852      	ldr	r2, [r2, #4]
 800505e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	687a      	ldr	r2, [r7, #4]
 8005066:	429a      	cmp	r2, r3
 8005068:	d103      	bne.n	8005072 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	689a      	ldr	r2, [r3, #8]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2200      	movs	r2, #0
 8005076:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	1e5a      	subs	r2, r3, #1
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
}
 8005086:	4618      	mov	r0, r3
 8005088:	3714      	adds	r7, #20
 800508a:	46bd      	mov	sp, r7
 800508c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005090:	4770      	bx	lr
	...

08005094 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b084      	sub	sp, #16
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d10b      	bne.n	80050c0 <xQueueGenericReset+0x2c>
	__asm volatile
 80050a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050ac:	f383 8811 	msr	BASEPRI, r3
 80050b0:	f3bf 8f6f 	isb	sy
 80050b4:	f3bf 8f4f 	dsb	sy
 80050b8:	60bb      	str	r3, [r7, #8]
}
 80050ba:	bf00      	nop
 80050bc:	bf00      	nop
 80050be:	e7fd      	b.n	80050bc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80050c0:	f002 f9d2 	bl	8007468 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050cc:	68f9      	ldr	r1, [r7, #12]
 80050ce:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80050d0:	fb01 f303 	mul.w	r3, r1, r3
 80050d4:	441a      	add	r2, r3
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2200      	movs	r2, #0
 80050de:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050f0:	3b01      	subs	r3, #1
 80050f2:	68f9      	ldr	r1, [r7, #12]
 80050f4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80050f6:	fb01 f303 	mul.w	r3, r1, r3
 80050fa:	441a      	add	r2, r3
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	22ff      	movs	r2, #255	@ 0xff
 8005104:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	22ff      	movs	r2, #255	@ 0xff
 800510c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d114      	bne.n	8005140 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	691b      	ldr	r3, [r3, #16]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d01a      	beq.n	8005154 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	3310      	adds	r3, #16
 8005122:	4618      	mov	r0, r3
 8005124:	f001 f9ee 	bl	8006504 <xTaskRemoveFromEventList>
 8005128:	4603      	mov	r3, r0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d012      	beq.n	8005154 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800512e:	4b0d      	ldr	r3, [pc, #52]	@ (8005164 <xQueueGenericReset+0xd0>)
 8005130:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005134:	601a      	str	r2, [r3, #0]
 8005136:	f3bf 8f4f 	dsb	sy
 800513a:	f3bf 8f6f 	isb	sy
 800513e:	e009      	b.n	8005154 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	3310      	adds	r3, #16
 8005144:	4618      	mov	r0, r3
 8005146:	f7ff fef0 	bl	8004f2a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	3324      	adds	r3, #36	@ 0x24
 800514e:	4618      	mov	r0, r3
 8005150:	f7ff feeb 	bl	8004f2a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005154:	f002 f9ba 	bl	80074cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005158:	2301      	movs	r3, #1
}
 800515a:	4618      	mov	r0, r3
 800515c:	3710      	adds	r7, #16
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
 8005162:	bf00      	nop
 8005164:	e000ed04 	.word	0xe000ed04

08005168 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005168:	b580      	push	{r7, lr}
 800516a:	b08e      	sub	sp, #56	@ 0x38
 800516c:	af02      	add	r7, sp, #8
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	607a      	str	r2, [r7, #4]
 8005174:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d10b      	bne.n	8005194 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800517c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005180:	f383 8811 	msr	BASEPRI, r3
 8005184:	f3bf 8f6f 	isb	sy
 8005188:	f3bf 8f4f 	dsb	sy
 800518c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800518e:	bf00      	nop
 8005190:	bf00      	nop
 8005192:	e7fd      	b.n	8005190 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d10b      	bne.n	80051b2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800519a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800519e:	f383 8811 	msr	BASEPRI, r3
 80051a2:	f3bf 8f6f 	isb	sy
 80051a6:	f3bf 8f4f 	dsb	sy
 80051aa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80051ac:	bf00      	nop
 80051ae:	bf00      	nop
 80051b0:	e7fd      	b.n	80051ae <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d002      	beq.n	80051be <xQueueGenericCreateStatic+0x56>
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d001      	beq.n	80051c2 <xQueueGenericCreateStatic+0x5a>
 80051be:	2301      	movs	r3, #1
 80051c0:	e000      	b.n	80051c4 <xQueueGenericCreateStatic+0x5c>
 80051c2:	2300      	movs	r3, #0
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d10b      	bne.n	80051e0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80051c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051cc:	f383 8811 	msr	BASEPRI, r3
 80051d0:	f3bf 8f6f 	isb	sy
 80051d4:	f3bf 8f4f 	dsb	sy
 80051d8:	623b      	str	r3, [r7, #32]
}
 80051da:	bf00      	nop
 80051dc:	bf00      	nop
 80051de:	e7fd      	b.n	80051dc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d102      	bne.n	80051ec <xQueueGenericCreateStatic+0x84>
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d101      	bne.n	80051f0 <xQueueGenericCreateStatic+0x88>
 80051ec:	2301      	movs	r3, #1
 80051ee:	e000      	b.n	80051f2 <xQueueGenericCreateStatic+0x8a>
 80051f0:	2300      	movs	r3, #0
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d10b      	bne.n	800520e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80051f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051fa:	f383 8811 	msr	BASEPRI, r3
 80051fe:	f3bf 8f6f 	isb	sy
 8005202:	f3bf 8f4f 	dsb	sy
 8005206:	61fb      	str	r3, [r7, #28]
}
 8005208:	bf00      	nop
 800520a:	bf00      	nop
 800520c:	e7fd      	b.n	800520a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800520e:	2350      	movs	r3, #80	@ 0x50
 8005210:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	2b50      	cmp	r3, #80	@ 0x50
 8005216:	d00b      	beq.n	8005230 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800521c:	f383 8811 	msr	BASEPRI, r3
 8005220:	f3bf 8f6f 	isb	sy
 8005224:	f3bf 8f4f 	dsb	sy
 8005228:	61bb      	str	r3, [r7, #24]
}
 800522a:	bf00      	nop
 800522c:	bf00      	nop
 800522e:	e7fd      	b.n	800522c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005230:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005236:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005238:	2b00      	cmp	r3, #0
 800523a:	d00d      	beq.n	8005258 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800523c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800523e:	2201      	movs	r2, #1
 8005240:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005244:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800524a:	9300      	str	r3, [sp, #0]
 800524c:	4613      	mov	r3, r2
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	68b9      	ldr	r1, [r7, #8]
 8005252:	68f8      	ldr	r0, [r7, #12]
 8005254:	f000 f840 	bl	80052d8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800525a:	4618      	mov	r0, r3
 800525c:	3730      	adds	r7, #48	@ 0x30
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}

08005262 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005262:	b580      	push	{r7, lr}
 8005264:	b08a      	sub	sp, #40	@ 0x28
 8005266:	af02      	add	r7, sp, #8
 8005268:	60f8      	str	r0, [r7, #12]
 800526a:	60b9      	str	r1, [r7, #8]
 800526c:	4613      	mov	r3, r2
 800526e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d10b      	bne.n	800528e <xQueueGenericCreate+0x2c>
	__asm volatile
 8005276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800527a:	f383 8811 	msr	BASEPRI, r3
 800527e:	f3bf 8f6f 	isb	sy
 8005282:	f3bf 8f4f 	dsb	sy
 8005286:	613b      	str	r3, [r7, #16]
}
 8005288:	bf00      	nop
 800528a:	bf00      	nop
 800528c:	e7fd      	b.n	800528a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	68ba      	ldr	r2, [r7, #8]
 8005292:	fb02 f303 	mul.w	r3, r2, r3
 8005296:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005298:	69fb      	ldr	r3, [r7, #28]
 800529a:	3350      	adds	r3, #80	@ 0x50
 800529c:	4618      	mov	r0, r3
 800529e:	f002 fa05 	bl	80076ac <pvPortMalloc>
 80052a2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80052a4:	69bb      	ldr	r3, [r7, #24]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d011      	beq.n	80052ce <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80052aa:	69bb      	ldr	r3, [r7, #24]
 80052ac:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	3350      	adds	r3, #80	@ 0x50
 80052b2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80052b4:	69bb      	ldr	r3, [r7, #24]
 80052b6:	2200      	movs	r2, #0
 80052b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80052bc:	79fa      	ldrb	r2, [r7, #7]
 80052be:	69bb      	ldr	r3, [r7, #24]
 80052c0:	9300      	str	r3, [sp, #0]
 80052c2:	4613      	mov	r3, r2
 80052c4:	697a      	ldr	r2, [r7, #20]
 80052c6:	68b9      	ldr	r1, [r7, #8]
 80052c8:	68f8      	ldr	r0, [r7, #12]
 80052ca:	f000 f805 	bl	80052d8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80052ce:	69bb      	ldr	r3, [r7, #24]
	}
 80052d0:	4618      	mov	r0, r3
 80052d2:	3720      	adds	r7, #32
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bd80      	pop	{r7, pc}

080052d8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b084      	sub	sp, #16
 80052dc:	af00      	add	r7, sp, #0
 80052de:	60f8      	str	r0, [r7, #12]
 80052e0:	60b9      	str	r1, [r7, #8]
 80052e2:	607a      	str	r2, [r7, #4]
 80052e4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d103      	bne.n	80052f4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80052ec:	69bb      	ldr	r3, [r7, #24]
 80052ee:	69ba      	ldr	r2, [r7, #24]
 80052f0:	601a      	str	r2, [r3, #0]
 80052f2:	e002      	b.n	80052fa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	687a      	ldr	r2, [r7, #4]
 80052f8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80052fa:	69bb      	ldr	r3, [r7, #24]
 80052fc:	68fa      	ldr	r2, [r7, #12]
 80052fe:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005300:	69bb      	ldr	r3, [r7, #24]
 8005302:	68ba      	ldr	r2, [r7, #8]
 8005304:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005306:	2101      	movs	r1, #1
 8005308:	69b8      	ldr	r0, [r7, #24]
 800530a:	f7ff fec3 	bl	8005094 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800530e:	69bb      	ldr	r3, [r7, #24]
 8005310:	78fa      	ldrb	r2, [r7, #3]
 8005312:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005316:	bf00      	nop
 8005318:	3710      	adds	r7, #16
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}

0800531e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800531e:	b580      	push	{r7, lr}
 8005320:	b082      	sub	sp, #8
 8005322:	af00      	add	r7, sp, #0
 8005324:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d00e      	beq.n	800534a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2200      	movs	r2, #0
 8005330:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2200      	movs	r2, #0
 8005336:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2200      	movs	r2, #0
 800533c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800533e:	2300      	movs	r3, #0
 8005340:	2200      	movs	r2, #0
 8005342:	2100      	movs	r1, #0
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f000 f81d 	bl	8005384 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800534a:	bf00      	nop
 800534c:	3708      	adds	r7, #8
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}

08005352 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005352:	b580      	push	{r7, lr}
 8005354:	b086      	sub	sp, #24
 8005356:	af00      	add	r7, sp, #0
 8005358:	4603      	mov	r3, r0
 800535a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800535c:	2301      	movs	r3, #1
 800535e:	617b      	str	r3, [r7, #20]
 8005360:	2300      	movs	r3, #0
 8005362:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005364:	79fb      	ldrb	r3, [r7, #7]
 8005366:	461a      	mov	r2, r3
 8005368:	6939      	ldr	r1, [r7, #16]
 800536a:	6978      	ldr	r0, [r7, #20]
 800536c:	f7ff ff79 	bl	8005262 <xQueueGenericCreate>
 8005370:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005372:	68f8      	ldr	r0, [r7, #12]
 8005374:	f7ff ffd3 	bl	800531e <prvInitialiseMutex>

		return xNewQueue;
 8005378:	68fb      	ldr	r3, [r7, #12]
	}
 800537a:	4618      	mov	r0, r3
 800537c:	3718      	adds	r7, #24
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}
	...

08005384 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b08e      	sub	sp, #56	@ 0x38
 8005388:	af00      	add	r7, sp, #0
 800538a:	60f8      	str	r0, [r7, #12]
 800538c:	60b9      	str	r1, [r7, #8]
 800538e:	607a      	str	r2, [r7, #4]
 8005390:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005392:	2300      	movs	r3, #0
 8005394:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800539a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800539c:	2b00      	cmp	r3, #0
 800539e:	d10b      	bne.n	80053b8 <xQueueGenericSend+0x34>
	__asm volatile
 80053a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053a4:	f383 8811 	msr	BASEPRI, r3
 80053a8:	f3bf 8f6f 	isb	sy
 80053ac:	f3bf 8f4f 	dsb	sy
 80053b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80053b2:	bf00      	nop
 80053b4:	bf00      	nop
 80053b6:	e7fd      	b.n	80053b4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d103      	bne.n	80053c6 <xQueueGenericSend+0x42>
 80053be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d101      	bne.n	80053ca <xQueueGenericSend+0x46>
 80053c6:	2301      	movs	r3, #1
 80053c8:	e000      	b.n	80053cc <xQueueGenericSend+0x48>
 80053ca:	2300      	movs	r3, #0
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d10b      	bne.n	80053e8 <xQueueGenericSend+0x64>
	__asm volatile
 80053d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053d4:	f383 8811 	msr	BASEPRI, r3
 80053d8:	f3bf 8f6f 	isb	sy
 80053dc:	f3bf 8f4f 	dsb	sy
 80053e0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80053e2:	bf00      	nop
 80053e4:	bf00      	nop
 80053e6:	e7fd      	b.n	80053e4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	2b02      	cmp	r3, #2
 80053ec:	d103      	bne.n	80053f6 <xQueueGenericSend+0x72>
 80053ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	d101      	bne.n	80053fa <xQueueGenericSend+0x76>
 80053f6:	2301      	movs	r3, #1
 80053f8:	e000      	b.n	80053fc <xQueueGenericSend+0x78>
 80053fa:	2300      	movs	r3, #0
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d10b      	bne.n	8005418 <xQueueGenericSend+0x94>
	__asm volatile
 8005400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005404:	f383 8811 	msr	BASEPRI, r3
 8005408:	f3bf 8f6f 	isb	sy
 800540c:	f3bf 8f4f 	dsb	sy
 8005410:	623b      	str	r3, [r7, #32]
}
 8005412:	bf00      	nop
 8005414:	bf00      	nop
 8005416:	e7fd      	b.n	8005414 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005418:	f001 fa9e 	bl	8006958 <xTaskGetSchedulerState>
 800541c:	4603      	mov	r3, r0
 800541e:	2b00      	cmp	r3, #0
 8005420:	d102      	bne.n	8005428 <xQueueGenericSend+0xa4>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d101      	bne.n	800542c <xQueueGenericSend+0xa8>
 8005428:	2301      	movs	r3, #1
 800542a:	e000      	b.n	800542e <xQueueGenericSend+0xaa>
 800542c:	2300      	movs	r3, #0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d10b      	bne.n	800544a <xQueueGenericSend+0xc6>
	__asm volatile
 8005432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005436:	f383 8811 	msr	BASEPRI, r3
 800543a:	f3bf 8f6f 	isb	sy
 800543e:	f3bf 8f4f 	dsb	sy
 8005442:	61fb      	str	r3, [r7, #28]
}
 8005444:	bf00      	nop
 8005446:	bf00      	nop
 8005448:	e7fd      	b.n	8005446 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800544a:	f002 f80d 	bl	8007468 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800544e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005450:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005454:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005456:	429a      	cmp	r2, r3
 8005458:	d302      	bcc.n	8005460 <xQueueGenericSend+0xdc>
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	2b02      	cmp	r3, #2
 800545e:	d129      	bne.n	80054b4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005460:	683a      	ldr	r2, [r7, #0]
 8005462:	68b9      	ldr	r1, [r7, #8]
 8005464:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005466:	f000 fa0f 	bl	8005888 <prvCopyDataToQueue>
 800546a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800546c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800546e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005470:	2b00      	cmp	r3, #0
 8005472:	d010      	beq.n	8005496 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005476:	3324      	adds	r3, #36	@ 0x24
 8005478:	4618      	mov	r0, r3
 800547a:	f001 f843 	bl	8006504 <xTaskRemoveFromEventList>
 800547e:	4603      	mov	r3, r0
 8005480:	2b00      	cmp	r3, #0
 8005482:	d013      	beq.n	80054ac <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005484:	4b3f      	ldr	r3, [pc, #252]	@ (8005584 <xQueueGenericSend+0x200>)
 8005486:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800548a:	601a      	str	r2, [r3, #0]
 800548c:	f3bf 8f4f 	dsb	sy
 8005490:	f3bf 8f6f 	isb	sy
 8005494:	e00a      	b.n	80054ac <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005496:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005498:	2b00      	cmp	r3, #0
 800549a:	d007      	beq.n	80054ac <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800549c:	4b39      	ldr	r3, [pc, #228]	@ (8005584 <xQueueGenericSend+0x200>)
 800549e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054a2:	601a      	str	r2, [r3, #0]
 80054a4:	f3bf 8f4f 	dsb	sy
 80054a8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80054ac:	f002 f80e 	bl	80074cc <vPortExitCritical>
				return pdPASS;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e063      	b.n	800557c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d103      	bne.n	80054c2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80054ba:	f002 f807 	bl	80074cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80054be:	2300      	movs	r3, #0
 80054c0:	e05c      	b.n	800557c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80054c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d106      	bne.n	80054d6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80054c8:	f107 0314 	add.w	r3, r7, #20
 80054cc:	4618      	mov	r0, r3
 80054ce:	f001 f8e1 	bl	8006694 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80054d2:	2301      	movs	r3, #1
 80054d4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80054d6:	f001 fff9 	bl	80074cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80054da:	f000 fda7 	bl	800602c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80054de:	f001 ffc3 	bl	8007468 <vPortEnterCritical>
 80054e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80054e8:	b25b      	sxtb	r3, r3
 80054ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054ee:	d103      	bne.n	80054f8 <xQueueGenericSend+0x174>
 80054f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f2:	2200      	movs	r2, #0
 80054f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80054f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80054fe:	b25b      	sxtb	r3, r3
 8005500:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005504:	d103      	bne.n	800550e <xQueueGenericSend+0x18a>
 8005506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005508:	2200      	movs	r2, #0
 800550a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800550e:	f001 ffdd 	bl	80074cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005512:	1d3a      	adds	r2, r7, #4
 8005514:	f107 0314 	add.w	r3, r7, #20
 8005518:	4611      	mov	r1, r2
 800551a:	4618      	mov	r0, r3
 800551c:	f001 f8d0 	bl	80066c0 <xTaskCheckForTimeOut>
 8005520:	4603      	mov	r3, r0
 8005522:	2b00      	cmp	r3, #0
 8005524:	d124      	bne.n	8005570 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005526:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005528:	f000 faa6 	bl	8005a78 <prvIsQueueFull>
 800552c:	4603      	mov	r3, r0
 800552e:	2b00      	cmp	r3, #0
 8005530:	d018      	beq.n	8005564 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005534:	3310      	adds	r3, #16
 8005536:	687a      	ldr	r2, [r7, #4]
 8005538:	4611      	mov	r1, r2
 800553a:	4618      	mov	r0, r3
 800553c:	f000 ff52 	bl	80063e4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005540:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005542:	f000 fa31 	bl	80059a8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005546:	f000 fd7f 	bl	8006048 <xTaskResumeAll>
 800554a:	4603      	mov	r3, r0
 800554c:	2b00      	cmp	r3, #0
 800554e:	f47f af7c 	bne.w	800544a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005552:	4b0c      	ldr	r3, [pc, #48]	@ (8005584 <xQueueGenericSend+0x200>)
 8005554:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005558:	601a      	str	r2, [r3, #0]
 800555a:	f3bf 8f4f 	dsb	sy
 800555e:	f3bf 8f6f 	isb	sy
 8005562:	e772      	b.n	800544a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005564:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005566:	f000 fa1f 	bl	80059a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800556a:	f000 fd6d 	bl	8006048 <xTaskResumeAll>
 800556e:	e76c      	b.n	800544a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005570:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005572:	f000 fa19 	bl	80059a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005576:	f000 fd67 	bl	8006048 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800557a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800557c:	4618      	mov	r0, r3
 800557e:	3738      	adds	r7, #56	@ 0x38
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}
 8005584:	e000ed04 	.word	0xe000ed04

08005588 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b090      	sub	sp, #64	@ 0x40
 800558c:	af00      	add	r7, sp, #0
 800558e:	60f8      	str	r0, [r7, #12]
 8005590:	60b9      	str	r1, [r7, #8]
 8005592:	607a      	str	r2, [r7, #4]
 8005594:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800559a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800559c:	2b00      	cmp	r3, #0
 800559e:	d10b      	bne.n	80055b8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80055a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055a4:	f383 8811 	msr	BASEPRI, r3
 80055a8:	f3bf 8f6f 	isb	sy
 80055ac:	f3bf 8f4f 	dsb	sy
 80055b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80055b2:	bf00      	nop
 80055b4:	bf00      	nop
 80055b6:	e7fd      	b.n	80055b4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d103      	bne.n	80055c6 <xQueueGenericSendFromISR+0x3e>
 80055be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d101      	bne.n	80055ca <xQueueGenericSendFromISR+0x42>
 80055c6:	2301      	movs	r3, #1
 80055c8:	e000      	b.n	80055cc <xQueueGenericSendFromISR+0x44>
 80055ca:	2300      	movs	r3, #0
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d10b      	bne.n	80055e8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80055d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055d4:	f383 8811 	msr	BASEPRI, r3
 80055d8:	f3bf 8f6f 	isb	sy
 80055dc:	f3bf 8f4f 	dsb	sy
 80055e0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80055e2:	bf00      	nop
 80055e4:	bf00      	nop
 80055e6:	e7fd      	b.n	80055e4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	2b02      	cmp	r3, #2
 80055ec:	d103      	bne.n	80055f6 <xQueueGenericSendFromISR+0x6e>
 80055ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d101      	bne.n	80055fa <xQueueGenericSendFromISR+0x72>
 80055f6:	2301      	movs	r3, #1
 80055f8:	e000      	b.n	80055fc <xQueueGenericSendFromISR+0x74>
 80055fa:	2300      	movs	r3, #0
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d10b      	bne.n	8005618 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005604:	f383 8811 	msr	BASEPRI, r3
 8005608:	f3bf 8f6f 	isb	sy
 800560c:	f3bf 8f4f 	dsb	sy
 8005610:	623b      	str	r3, [r7, #32]
}
 8005612:	bf00      	nop
 8005614:	bf00      	nop
 8005616:	e7fd      	b.n	8005614 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005618:	f002 f806 	bl	8007628 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800561c:	f3ef 8211 	mrs	r2, BASEPRI
 8005620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005624:	f383 8811 	msr	BASEPRI, r3
 8005628:	f3bf 8f6f 	isb	sy
 800562c:	f3bf 8f4f 	dsb	sy
 8005630:	61fa      	str	r2, [r7, #28]
 8005632:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005634:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005636:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800563a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800563c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800563e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005640:	429a      	cmp	r2, r3
 8005642:	d302      	bcc.n	800564a <xQueueGenericSendFromISR+0xc2>
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	2b02      	cmp	r3, #2
 8005648:	d12f      	bne.n	80056aa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800564a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800564c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005650:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005656:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005658:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800565a:	683a      	ldr	r2, [r7, #0]
 800565c:	68b9      	ldr	r1, [r7, #8]
 800565e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005660:	f000 f912 	bl	8005888 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005664:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005668:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800566c:	d112      	bne.n	8005694 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800566e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005672:	2b00      	cmp	r3, #0
 8005674:	d016      	beq.n	80056a4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005678:	3324      	adds	r3, #36	@ 0x24
 800567a:	4618      	mov	r0, r3
 800567c:	f000 ff42 	bl	8006504 <xTaskRemoveFromEventList>
 8005680:	4603      	mov	r3, r0
 8005682:	2b00      	cmp	r3, #0
 8005684:	d00e      	beq.n	80056a4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d00b      	beq.n	80056a4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	601a      	str	r2, [r3, #0]
 8005692:	e007      	b.n	80056a4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005694:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005698:	3301      	adds	r3, #1
 800569a:	b2db      	uxtb	r3, r3
 800569c:	b25a      	sxtb	r2, r3
 800569e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80056a4:	2301      	movs	r3, #1
 80056a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80056a8:	e001      	b.n	80056ae <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80056aa:	2300      	movs	r3, #0
 80056ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80056ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056b0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80056b8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80056ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80056bc:	4618      	mov	r0, r3
 80056be:	3740      	adds	r7, #64	@ 0x40
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}

080056c4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b08c      	sub	sp, #48	@ 0x30
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	60f8      	str	r0, [r7, #12]
 80056cc:	60b9      	str	r1, [r7, #8]
 80056ce:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80056d0:	2300      	movs	r3, #0
 80056d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80056d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d10b      	bne.n	80056f6 <xQueueReceive+0x32>
	__asm volatile
 80056de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056e2:	f383 8811 	msr	BASEPRI, r3
 80056e6:	f3bf 8f6f 	isb	sy
 80056ea:	f3bf 8f4f 	dsb	sy
 80056ee:	623b      	str	r3, [r7, #32]
}
 80056f0:	bf00      	nop
 80056f2:	bf00      	nop
 80056f4:	e7fd      	b.n	80056f2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d103      	bne.n	8005704 <xQueueReceive+0x40>
 80056fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005700:	2b00      	cmp	r3, #0
 8005702:	d101      	bne.n	8005708 <xQueueReceive+0x44>
 8005704:	2301      	movs	r3, #1
 8005706:	e000      	b.n	800570a <xQueueReceive+0x46>
 8005708:	2300      	movs	r3, #0
 800570a:	2b00      	cmp	r3, #0
 800570c:	d10b      	bne.n	8005726 <xQueueReceive+0x62>
	__asm volatile
 800570e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005712:	f383 8811 	msr	BASEPRI, r3
 8005716:	f3bf 8f6f 	isb	sy
 800571a:	f3bf 8f4f 	dsb	sy
 800571e:	61fb      	str	r3, [r7, #28]
}
 8005720:	bf00      	nop
 8005722:	bf00      	nop
 8005724:	e7fd      	b.n	8005722 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005726:	f001 f917 	bl	8006958 <xTaskGetSchedulerState>
 800572a:	4603      	mov	r3, r0
 800572c:	2b00      	cmp	r3, #0
 800572e:	d102      	bne.n	8005736 <xQueueReceive+0x72>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d101      	bne.n	800573a <xQueueReceive+0x76>
 8005736:	2301      	movs	r3, #1
 8005738:	e000      	b.n	800573c <xQueueReceive+0x78>
 800573a:	2300      	movs	r3, #0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d10b      	bne.n	8005758 <xQueueReceive+0x94>
	__asm volatile
 8005740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005744:	f383 8811 	msr	BASEPRI, r3
 8005748:	f3bf 8f6f 	isb	sy
 800574c:	f3bf 8f4f 	dsb	sy
 8005750:	61bb      	str	r3, [r7, #24]
}
 8005752:	bf00      	nop
 8005754:	bf00      	nop
 8005756:	e7fd      	b.n	8005754 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005758:	f001 fe86 	bl	8007468 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800575c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800575e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005760:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005764:	2b00      	cmp	r3, #0
 8005766:	d01f      	beq.n	80057a8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005768:	68b9      	ldr	r1, [r7, #8]
 800576a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800576c:	f000 f8f6 	bl	800595c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005772:	1e5a      	subs	r2, r3, #1
 8005774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005776:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800577a:	691b      	ldr	r3, [r3, #16]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d00f      	beq.n	80057a0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005782:	3310      	adds	r3, #16
 8005784:	4618      	mov	r0, r3
 8005786:	f000 febd 	bl	8006504 <xTaskRemoveFromEventList>
 800578a:	4603      	mov	r3, r0
 800578c:	2b00      	cmp	r3, #0
 800578e:	d007      	beq.n	80057a0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005790:	4b3c      	ldr	r3, [pc, #240]	@ (8005884 <xQueueReceive+0x1c0>)
 8005792:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005796:	601a      	str	r2, [r3, #0]
 8005798:	f3bf 8f4f 	dsb	sy
 800579c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80057a0:	f001 fe94 	bl	80074cc <vPortExitCritical>
				return pdPASS;
 80057a4:	2301      	movs	r3, #1
 80057a6:	e069      	b.n	800587c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d103      	bne.n	80057b6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80057ae:	f001 fe8d 	bl	80074cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80057b2:	2300      	movs	r3, #0
 80057b4:	e062      	b.n	800587c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80057b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d106      	bne.n	80057ca <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80057bc:	f107 0310 	add.w	r3, r7, #16
 80057c0:	4618      	mov	r0, r3
 80057c2:	f000 ff67 	bl	8006694 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80057c6:	2301      	movs	r3, #1
 80057c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80057ca:	f001 fe7f 	bl	80074cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80057ce:	f000 fc2d 	bl	800602c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80057d2:	f001 fe49 	bl	8007468 <vPortEnterCritical>
 80057d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80057dc:	b25b      	sxtb	r3, r3
 80057de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80057e2:	d103      	bne.n	80057ec <xQueueReceive+0x128>
 80057e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e6:	2200      	movs	r2, #0
 80057e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80057ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80057f2:	b25b      	sxtb	r3, r3
 80057f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80057f8:	d103      	bne.n	8005802 <xQueueReceive+0x13e>
 80057fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057fc:	2200      	movs	r2, #0
 80057fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005802:	f001 fe63 	bl	80074cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005806:	1d3a      	adds	r2, r7, #4
 8005808:	f107 0310 	add.w	r3, r7, #16
 800580c:	4611      	mov	r1, r2
 800580e:	4618      	mov	r0, r3
 8005810:	f000 ff56 	bl	80066c0 <xTaskCheckForTimeOut>
 8005814:	4603      	mov	r3, r0
 8005816:	2b00      	cmp	r3, #0
 8005818:	d123      	bne.n	8005862 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800581a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800581c:	f000 f916 	bl	8005a4c <prvIsQueueEmpty>
 8005820:	4603      	mov	r3, r0
 8005822:	2b00      	cmp	r3, #0
 8005824:	d017      	beq.n	8005856 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005828:	3324      	adds	r3, #36	@ 0x24
 800582a:	687a      	ldr	r2, [r7, #4]
 800582c:	4611      	mov	r1, r2
 800582e:	4618      	mov	r0, r3
 8005830:	f000 fdd8 	bl	80063e4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005834:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005836:	f000 f8b7 	bl	80059a8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800583a:	f000 fc05 	bl	8006048 <xTaskResumeAll>
 800583e:	4603      	mov	r3, r0
 8005840:	2b00      	cmp	r3, #0
 8005842:	d189      	bne.n	8005758 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005844:	4b0f      	ldr	r3, [pc, #60]	@ (8005884 <xQueueReceive+0x1c0>)
 8005846:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800584a:	601a      	str	r2, [r3, #0]
 800584c:	f3bf 8f4f 	dsb	sy
 8005850:	f3bf 8f6f 	isb	sy
 8005854:	e780      	b.n	8005758 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005856:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005858:	f000 f8a6 	bl	80059a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800585c:	f000 fbf4 	bl	8006048 <xTaskResumeAll>
 8005860:	e77a      	b.n	8005758 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005862:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005864:	f000 f8a0 	bl	80059a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005868:	f000 fbee 	bl	8006048 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800586c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800586e:	f000 f8ed 	bl	8005a4c <prvIsQueueEmpty>
 8005872:	4603      	mov	r3, r0
 8005874:	2b00      	cmp	r3, #0
 8005876:	f43f af6f 	beq.w	8005758 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800587a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800587c:	4618      	mov	r0, r3
 800587e:	3730      	adds	r7, #48	@ 0x30
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}
 8005884:	e000ed04 	.word	0xe000ed04

08005888 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b086      	sub	sp, #24
 800588c:	af00      	add	r7, sp, #0
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	60b9      	str	r1, [r7, #8]
 8005892:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005894:	2300      	movs	r3, #0
 8005896:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800589c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d10d      	bne.n	80058c2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d14d      	bne.n	800594a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	4618      	mov	r0, r3
 80058b4:	f001 f86e 	bl	8006994 <xTaskPriorityDisinherit>
 80058b8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2200      	movs	r2, #0
 80058be:	609a      	str	r2, [r3, #8]
 80058c0:	e043      	b.n	800594a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d119      	bne.n	80058fc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	6858      	ldr	r0, [r3, #4]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058d0:	461a      	mov	r2, r3
 80058d2:	68b9      	ldr	r1, [r7, #8]
 80058d4:	f002 fa32 	bl	8007d3c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	685a      	ldr	r2, [r3, #4]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058e0:	441a      	add	r2, r3
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	685a      	ldr	r2, [r3, #4]
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	429a      	cmp	r2, r3
 80058f0:	d32b      	bcc.n	800594a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	605a      	str	r2, [r3, #4]
 80058fa:	e026      	b.n	800594a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	68d8      	ldr	r0, [r3, #12]
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005904:	461a      	mov	r2, r3
 8005906:	68b9      	ldr	r1, [r7, #8]
 8005908:	f002 fa18 	bl	8007d3c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	68da      	ldr	r2, [r3, #12]
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005914:	425b      	negs	r3, r3
 8005916:	441a      	add	r2, r3
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	68da      	ldr	r2, [r3, #12]
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	429a      	cmp	r2, r3
 8005926:	d207      	bcs.n	8005938 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	689a      	ldr	r2, [r3, #8]
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005930:	425b      	negs	r3, r3
 8005932:	441a      	add	r2, r3
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2b02      	cmp	r3, #2
 800593c:	d105      	bne.n	800594a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d002      	beq.n	800594a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	3b01      	subs	r3, #1
 8005948:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	1c5a      	adds	r2, r3, #1
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005952:	697b      	ldr	r3, [r7, #20]
}
 8005954:	4618      	mov	r0, r3
 8005956:	3718      	adds	r7, #24
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}

0800595c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b082      	sub	sp, #8
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
 8005964:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800596a:	2b00      	cmp	r3, #0
 800596c:	d018      	beq.n	80059a0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	68da      	ldr	r2, [r3, #12]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005976:	441a      	add	r2, r3
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	68da      	ldr	r2, [r3, #12]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	429a      	cmp	r2, r3
 8005986:	d303      	bcc.n	8005990 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	68d9      	ldr	r1, [r3, #12]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005998:	461a      	mov	r2, r3
 800599a:	6838      	ldr	r0, [r7, #0]
 800599c:	f002 f9ce 	bl	8007d3c <memcpy>
	}
}
 80059a0:	bf00      	nop
 80059a2:	3708      	adds	r7, #8
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bd80      	pop	{r7, pc}

080059a8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80059b0:	f001 fd5a 	bl	8007468 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80059ba:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80059bc:	e011      	b.n	80059e2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d012      	beq.n	80059ec <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	3324      	adds	r3, #36	@ 0x24
 80059ca:	4618      	mov	r0, r3
 80059cc:	f000 fd9a 	bl	8006504 <xTaskRemoveFromEventList>
 80059d0:	4603      	mov	r3, r0
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d001      	beq.n	80059da <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80059d6:	f000 fed7 	bl	8006788 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80059da:	7bfb      	ldrb	r3, [r7, #15]
 80059dc:	3b01      	subs	r3, #1
 80059de:	b2db      	uxtb	r3, r3
 80059e0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80059e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	dce9      	bgt.n	80059be <prvUnlockQueue+0x16>
 80059ea:	e000      	b.n	80059ee <prvUnlockQueue+0x46>
					break;
 80059ec:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	22ff      	movs	r2, #255	@ 0xff
 80059f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80059f6:	f001 fd69 	bl	80074cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80059fa:	f001 fd35 	bl	8007468 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a04:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005a06:	e011      	b.n	8005a2c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	691b      	ldr	r3, [r3, #16]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d012      	beq.n	8005a36 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	3310      	adds	r3, #16
 8005a14:	4618      	mov	r0, r3
 8005a16:	f000 fd75 	bl	8006504 <xTaskRemoveFromEventList>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d001      	beq.n	8005a24 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005a20:	f000 feb2 	bl	8006788 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005a24:	7bbb      	ldrb	r3, [r7, #14]
 8005a26:	3b01      	subs	r3, #1
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005a2c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	dce9      	bgt.n	8005a08 <prvUnlockQueue+0x60>
 8005a34:	e000      	b.n	8005a38 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005a36:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	22ff      	movs	r2, #255	@ 0xff
 8005a3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005a40:	f001 fd44 	bl	80074cc <vPortExitCritical>
}
 8005a44:	bf00      	nop
 8005a46:	3710      	adds	r7, #16
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bd80      	pop	{r7, pc}

08005a4c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b084      	sub	sp, #16
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a54:	f001 fd08 	bl	8007468 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d102      	bne.n	8005a66 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005a60:	2301      	movs	r3, #1
 8005a62:	60fb      	str	r3, [r7, #12]
 8005a64:	e001      	b.n	8005a6a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005a66:	2300      	movs	r3, #0
 8005a68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a6a:	f001 fd2f 	bl	80074cc <vPortExitCritical>

	return xReturn;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	3710      	adds	r7, #16
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}

08005a78 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b084      	sub	sp, #16
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a80:	f001 fcf2 	bl	8007468 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d102      	bne.n	8005a96 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005a90:	2301      	movs	r3, #1
 8005a92:	60fb      	str	r3, [r7, #12]
 8005a94:	e001      	b.n	8005a9a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005a96:	2300      	movs	r3, #0
 8005a98:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a9a:	f001 fd17 	bl	80074cc <vPortExitCritical>

	return xReturn;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3710      	adds	r7, #16
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b085      	sub	sp, #20
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	60fb      	str	r3, [r7, #12]
 8005ab6:	e014      	b.n	8005ae2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005ab8:	4a0f      	ldr	r2, [pc, #60]	@ (8005af8 <vQueueAddToRegistry+0x50>)
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d10b      	bne.n	8005adc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005ac4:	490c      	ldr	r1, [pc, #48]	@ (8005af8 <vQueueAddToRegistry+0x50>)
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	683a      	ldr	r2, [r7, #0]
 8005aca:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005ace:	4a0a      	ldr	r2, [pc, #40]	@ (8005af8 <vQueueAddToRegistry+0x50>)
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	00db      	lsls	r3, r3, #3
 8005ad4:	4413      	add	r3, r2
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005ada:	e006      	b.n	8005aea <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	3301      	adds	r3, #1
 8005ae0:	60fb      	str	r3, [r7, #12]
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2b07      	cmp	r3, #7
 8005ae6:	d9e7      	bls.n	8005ab8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005ae8:	bf00      	nop
 8005aea:	bf00      	nop
 8005aec:	3714      	adds	r7, #20
 8005aee:	46bd      	mov	sp, r7
 8005af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af4:	4770      	bx	lr
 8005af6:	bf00      	nop
 8005af8:	20000998 	.word	0x20000998

08005afc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b086      	sub	sp, #24
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	60f8      	str	r0, [r7, #12]
 8005b04:	60b9      	str	r1, [r7, #8]
 8005b06:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005b0c:	f001 fcac 	bl	8007468 <vPortEnterCritical>
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b16:	b25b      	sxtb	r3, r3
 8005b18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b1c:	d103      	bne.n	8005b26 <vQueueWaitForMessageRestricted+0x2a>
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	2200      	movs	r2, #0
 8005b22:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b26:	697b      	ldr	r3, [r7, #20]
 8005b28:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b2c:	b25b      	sxtb	r3, r3
 8005b2e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b32:	d103      	bne.n	8005b3c <vQueueWaitForMessageRestricted+0x40>
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	2200      	movs	r2, #0
 8005b38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b3c:	f001 fcc6 	bl	80074cc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d106      	bne.n	8005b56 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	3324      	adds	r3, #36	@ 0x24
 8005b4c:	687a      	ldr	r2, [r7, #4]
 8005b4e:	68b9      	ldr	r1, [r7, #8]
 8005b50:	4618      	mov	r0, r3
 8005b52:	f000 fcab 	bl	80064ac <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005b56:	6978      	ldr	r0, [r7, #20]
 8005b58:	f7ff ff26 	bl	80059a8 <prvUnlockQueue>
	}
 8005b5c:	bf00      	nop
 8005b5e:	3718      	adds	r7, #24
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}

08005b64 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b08e      	sub	sp, #56	@ 0x38
 8005b68:	af04      	add	r7, sp, #16
 8005b6a:	60f8      	str	r0, [r7, #12]
 8005b6c:	60b9      	str	r1, [r7, #8]
 8005b6e:	607a      	str	r2, [r7, #4]
 8005b70:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005b72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d10b      	bne.n	8005b90 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005b78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b7c:	f383 8811 	msr	BASEPRI, r3
 8005b80:	f3bf 8f6f 	isb	sy
 8005b84:	f3bf 8f4f 	dsb	sy
 8005b88:	623b      	str	r3, [r7, #32]
}
 8005b8a:	bf00      	nop
 8005b8c:	bf00      	nop
 8005b8e:	e7fd      	b.n	8005b8c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d10b      	bne.n	8005bae <xTaskCreateStatic+0x4a>
	__asm volatile
 8005b96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b9a:	f383 8811 	msr	BASEPRI, r3
 8005b9e:	f3bf 8f6f 	isb	sy
 8005ba2:	f3bf 8f4f 	dsb	sy
 8005ba6:	61fb      	str	r3, [r7, #28]
}
 8005ba8:	bf00      	nop
 8005baa:	bf00      	nop
 8005bac:	e7fd      	b.n	8005baa <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005bae:	23a8      	movs	r3, #168	@ 0xa8
 8005bb0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	2ba8      	cmp	r3, #168	@ 0xa8
 8005bb6:	d00b      	beq.n	8005bd0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005bb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bbc:	f383 8811 	msr	BASEPRI, r3
 8005bc0:	f3bf 8f6f 	isb	sy
 8005bc4:	f3bf 8f4f 	dsb	sy
 8005bc8:	61bb      	str	r3, [r7, #24]
}
 8005bca:	bf00      	nop
 8005bcc:	bf00      	nop
 8005bce:	e7fd      	b.n	8005bcc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005bd0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005bd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d01e      	beq.n	8005c16 <xTaskCreateStatic+0xb2>
 8005bd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d01b      	beq.n	8005c16 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005be0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005be6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bea:	2202      	movs	r2, #2
 8005bec:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	9303      	str	r3, [sp, #12]
 8005bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf6:	9302      	str	r3, [sp, #8]
 8005bf8:	f107 0314 	add.w	r3, r7, #20
 8005bfc:	9301      	str	r3, [sp, #4]
 8005bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c00:	9300      	str	r3, [sp, #0]
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	687a      	ldr	r2, [r7, #4]
 8005c06:	68b9      	ldr	r1, [r7, #8]
 8005c08:	68f8      	ldr	r0, [r7, #12]
 8005c0a:	f000 f851 	bl	8005cb0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005c0e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005c10:	f000 f8f6 	bl	8005e00 <prvAddNewTaskToReadyList>
 8005c14:	e001      	b.n	8005c1a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005c16:	2300      	movs	r3, #0
 8005c18:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005c1a:	697b      	ldr	r3, [r7, #20]
	}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3728      	adds	r7, #40	@ 0x28
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}

08005c24 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b08c      	sub	sp, #48	@ 0x30
 8005c28:	af04      	add	r7, sp, #16
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	60b9      	str	r1, [r7, #8]
 8005c2e:	603b      	str	r3, [r7, #0]
 8005c30:	4613      	mov	r3, r2
 8005c32:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005c34:	88fb      	ldrh	r3, [r7, #6]
 8005c36:	009b      	lsls	r3, r3, #2
 8005c38:	4618      	mov	r0, r3
 8005c3a:	f001 fd37 	bl	80076ac <pvPortMalloc>
 8005c3e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d00e      	beq.n	8005c64 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005c46:	20a8      	movs	r0, #168	@ 0xa8
 8005c48:	f001 fd30 	bl	80076ac <pvPortMalloc>
 8005c4c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005c4e:	69fb      	ldr	r3, [r7, #28]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d003      	beq.n	8005c5c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005c54:	69fb      	ldr	r3, [r7, #28]
 8005c56:	697a      	ldr	r2, [r7, #20]
 8005c58:	631a      	str	r2, [r3, #48]	@ 0x30
 8005c5a:	e005      	b.n	8005c68 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005c5c:	6978      	ldr	r0, [r7, #20]
 8005c5e:	f001 fdf3 	bl	8007848 <vPortFree>
 8005c62:	e001      	b.n	8005c68 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005c64:	2300      	movs	r3, #0
 8005c66:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d017      	beq.n	8005c9e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005c6e:	69fb      	ldr	r3, [r7, #28]
 8005c70:	2200      	movs	r2, #0
 8005c72:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005c76:	88fa      	ldrh	r2, [r7, #6]
 8005c78:	2300      	movs	r3, #0
 8005c7a:	9303      	str	r3, [sp, #12]
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	9302      	str	r3, [sp, #8]
 8005c80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c82:	9301      	str	r3, [sp, #4]
 8005c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c86:	9300      	str	r3, [sp, #0]
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	68b9      	ldr	r1, [r7, #8]
 8005c8c:	68f8      	ldr	r0, [r7, #12]
 8005c8e:	f000 f80f 	bl	8005cb0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005c92:	69f8      	ldr	r0, [r7, #28]
 8005c94:	f000 f8b4 	bl	8005e00 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	61bb      	str	r3, [r7, #24]
 8005c9c:	e002      	b.n	8005ca4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005c9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005ca2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005ca4:	69bb      	ldr	r3, [r7, #24]
	}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	3720      	adds	r7, #32
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}
	...

08005cb0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b088      	sub	sp, #32
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	60f8      	str	r0, [r7, #12]
 8005cb8:	60b9      	str	r1, [r7, #8]
 8005cba:	607a      	str	r2, [r7, #4]
 8005cbc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	009b      	lsls	r3, r3, #2
 8005cc6:	461a      	mov	r2, r3
 8005cc8:	21a5      	movs	r1, #165	@ 0xa5
 8005cca:	f001 ff9b 	bl	8007c04 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005cd8:	3b01      	subs	r3, #1
 8005cda:	009b      	lsls	r3, r3, #2
 8005cdc:	4413      	add	r3, r2
 8005cde:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005ce0:	69bb      	ldr	r3, [r7, #24]
 8005ce2:	f023 0307 	bic.w	r3, r3, #7
 8005ce6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005ce8:	69bb      	ldr	r3, [r7, #24]
 8005cea:	f003 0307 	and.w	r3, r3, #7
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d00b      	beq.n	8005d0a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cf6:	f383 8811 	msr	BASEPRI, r3
 8005cfa:	f3bf 8f6f 	isb	sy
 8005cfe:	f3bf 8f4f 	dsb	sy
 8005d02:	617b      	str	r3, [r7, #20]
}
 8005d04:	bf00      	nop
 8005d06:	bf00      	nop
 8005d08:	e7fd      	b.n	8005d06 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d01f      	beq.n	8005d50 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005d10:	2300      	movs	r3, #0
 8005d12:	61fb      	str	r3, [r7, #28]
 8005d14:	e012      	b.n	8005d3c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005d16:	68ba      	ldr	r2, [r7, #8]
 8005d18:	69fb      	ldr	r3, [r7, #28]
 8005d1a:	4413      	add	r3, r2
 8005d1c:	7819      	ldrb	r1, [r3, #0]
 8005d1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d20:	69fb      	ldr	r3, [r7, #28]
 8005d22:	4413      	add	r3, r2
 8005d24:	3334      	adds	r3, #52	@ 0x34
 8005d26:	460a      	mov	r2, r1
 8005d28:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005d2a:	68ba      	ldr	r2, [r7, #8]
 8005d2c:	69fb      	ldr	r3, [r7, #28]
 8005d2e:	4413      	add	r3, r2
 8005d30:	781b      	ldrb	r3, [r3, #0]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d006      	beq.n	8005d44 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005d36:	69fb      	ldr	r3, [r7, #28]
 8005d38:	3301      	adds	r3, #1
 8005d3a:	61fb      	str	r3, [r7, #28]
 8005d3c:	69fb      	ldr	r3, [r7, #28]
 8005d3e:	2b0f      	cmp	r3, #15
 8005d40:	d9e9      	bls.n	8005d16 <prvInitialiseNewTask+0x66>
 8005d42:	e000      	b.n	8005d46 <prvInitialiseNewTask+0x96>
			{
				break;
 8005d44:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d48:	2200      	movs	r2, #0
 8005d4a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d4e:	e003      	b.n	8005d58 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d52:	2200      	movs	r2, #0
 8005d54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005d58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d5a:	2b37      	cmp	r3, #55	@ 0x37
 8005d5c:	d901      	bls.n	8005d62 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005d5e:	2337      	movs	r3, #55	@ 0x37
 8005d60:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d66:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005d68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d6c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d70:	2200      	movs	r2, #0
 8005d72:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d76:	3304      	adds	r3, #4
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f7ff f8f6 	bl	8004f6a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d80:	3318      	adds	r3, #24
 8005d82:	4618      	mov	r0, r3
 8005d84:	f7ff f8f1 	bl	8004f6a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d8c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d90:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d96:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d9c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005da0:	2200      	movs	r2, #0
 8005da2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005da8:	2200      	movs	r2, #0
 8005daa:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005db0:	3354      	adds	r3, #84	@ 0x54
 8005db2:	224c      	movs	r2, #76	@ 0x4c
 8005db4:	2100      	movs	r1, #0
 8005db6:	4618      	mov	r0, r3
 8005db8:	f001 ff24 	bl	8007c04 <memset>
 8005dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dbe:	4a0d      	ldr	r2, [pc, #52]	@ (8005df4 <prvInitialiseNewTask+0x144>)
 8005dc0:	659a      	str	r2, [r3, #88]	@ 0x58
 8005dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dc4:	4a0c      	ldr	r2, [pc, #48]	@ (8005df8 <prvInitialiseNewTask+0x148>)
 8005dc6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dca:	4a0c      	ldr	r2, [pc, #48]	@ (8005dfc <prvInitialiseNewTask+0x14c>)
 8005dcc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005dce:	683a      	ldr	r2, [r7, #0]
 8005dd0:	68f9      	ldr	r1, [r7, #12]
 8005dd2:	69b8      	ldr	r0, [r7, #24]
 8005dd4:	f001 fa14 	bl	8007200 <pxPortInitialiseStack>
 8005dd8:	4602      	mov	r2, r0
 8005dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ddc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005dde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d002      	beq.n	8005dea <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005de4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005de6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005de8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005dea:	bf00      	nop
 8005dec:	3720      	adds	r7, #32
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}
 8005df2:	bf00      	nop
 8005df4:	20001fd4 	.word	0x20001fd4
 8005df8:	2000203c 	.word	0x2000203c
 8005dfc:	200020a4 	.word	0x200020a4

08005e00 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b082      	sub	sp, #8
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005e08:	f001 fb2e 	bl	8007468 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005e0c:	4b2d      	ldr	r3, [pc, #180]	@ (8005ec4 <prvAddNewTaskToReadyList+0xc4>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	3301      	adds	r3, #1
 8005e12:	4a2c      	ldr	r2, [pc, #176]	@ (8005ec4 <prvAddNewTaskToReadyList+0xc4>)
 8005e14:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005e16:	4b2c      	ldr	r3, [pc, #176]	@ (8005ec8 <prvAddNewTaskToReadyList+0xc8>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d109      	bne.n	8005e32 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005e1e:	4a2a      	ldr	r2, [pc, #168]	@ (8005ec8 <prvAddNewTaskToReadyList+0xc8>)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005e24:	4b27      	ldr	r3, [pc, #156]	@ (8005ec4 <prvAddNewTaskToReadyList+0xc4>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	d110      	bne.n	8005e4e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005e2c:	f000 fcd0 	bl	80067d0 <prvInitialiseTaskLists>
 8005e30:	e00d      	b.n	8005e4e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005e32:	4b26      	ldr	r3, [pc, #152]	@ (8005ecc <prvAddNewTaskToReadyList+0xcc>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d109      	bne.n	8005e4e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005e3a:	4b23      	ldr	r3, [pc, #140]	@ (8005ec8 <prvAddNewTaskToReadyList+0xc8>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e44:	429a      	cmp	r2, r3
 8005e46:	d802      	bhi.n	8005e4e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005e48:	4a1f      	ldr	r2, [pc, #124]	@ (8005ec8 <prvAddNewTaskToReadyList+0xc8>)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005e4e:	4b20      	ldr	r3, [pc, #128]	@ (8005ed0 <prvAddNewTaskToReadyList+0xd0>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	3301      	adds	r3, #1
 8005e54:	4a1e      	ldr	r2, [pc, #120]	@ (8005ed0 <prvAddNewTaskToReadyList+0xd0>)
 8005e56:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005e58:	4b1d      	ldr	r3, [pc, #116]	@ (8005ed0 <prvAddNewTaskToReadyList+0xd0>)
 8005e5a:	681a      	ldr	r2, [r3, #0]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e64:	4b1b      	ldr	r3, [pc, #108]	@ (8005ed4 <prvAddNewTaskToReadyList+0xd4>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	d903      	bls.n	8005e74 <prvAddNewTaskToReadyList+0x74>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e70:	4a18      	ldr	r2, [pc, #96]	@ (8005ed4 <prvAddNewTaskToReadyList+0xd4>)
 8005e72:	6013      	str	r3, [r2, #0]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e78:	4613      	mov	r3, r2
 8005e7a:	009b      	lsls	r3, r3, #2
 8005e7c:	4413      	add	r3, r2
 8005e7e:	009b      	lsls	r3, r3, #2
 8005e80:	4a15      	ldr	r2, [pc, #84]	@ (8005ed8 <prvAddNewTaskToReadyList+0xd8>)
 8005e82:	441a      	add	r2, r3
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	3304      	adds	r3, #4
 8005e88:	4619      	mov	r1, r3
 8005e8a:	4610      	mov	r0, r2
 8005e8c:	f7ff f87a 	bl	8004f84 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005e90:	f001 fb1c 	bl	80074cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005e94:	4b0d      	ldr	r3, [pc, #52]	@ (8005ecc <prvAddNewTaskToReadyList+0xcc>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d00e      	beq.n	8005eba <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005e9c:	4b0a      	ldr	r3, [pc, #40]	@ (8005ec8 <prvAddNewTaskToReadyList+0xc8>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	d207      	bcs.n	8005eba <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8005edc <prvAddNewTaskToReadyList+0xdc>)
 8005eac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005eb0:	601a      	str	r2, [r3, #0]
 8005eb2:	f3bf 8f4f 	dsb	sy
 8005eb6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005eba:	bf00      	nop
 8005ebc:	3708      	adds	r7, #8
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bd80      	pop	{r7, pc}
 8005ec2:	bf00      	nop
 8005ec4:	20000eac 	.word	0x20000eac
 8005ec8:	200009d8 	.word	0x200009d8
 8005ecc:	20000eb8 	.word	0x20000eb8
 8005ed0:	20000ec8 	.word	0x20000ec8
 8005ed4:	20000eb4 	.word	0x20000eb4
 8005ed8:	200009dc 	.word	0x200009dc
 8005edc:	e000ed04 	.word	0xe000ed04

08005ee0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b084      	sub	sp, #16
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d018      	beq.n	8005f24 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005ef2:	4b14      	ldr	r3, [pc, #80]	@ (8005f44 <vTaskDelay+0x64>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d00b      	beq.n	8005f12 <vTaskDelay+0x32>
	__asm volatile
 8005efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005efe:	f383 8811 	msr	BASEPRI, r3
 8005f02:	f3bf 8f6f 	isb	sy
 8005f06:	f3bf 8f4f 	dsb	sy
 8005f0a:	60bb      	str	r3, [r7, #8]
}
 8005f0c:	bf00      	nop
 8005f0e:	bf00      	nop
 8005f10:	e7fd      	b.n	8005f0e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005f12:	f000 f88b 	bl	800602c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005f16:	2100      	movs	r1, #0
 8005f18:	6878      	ldr	r0, [r7, #4]
 8005f1a:	f000 fdc3 	bl	8006aa4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005f1e:	f000 f893 	bl	8006048 <xTaskResumeAll>
 8005f22:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d107      	bne.n	8005f3a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005f2a:	4b07      	ldr	r3, [pc, #28]	@ (8005f48 <vTaskDelay+0x68>)
 8005f2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f30:	601a      	str	r2, [r3, #0]
 8005f32:	f3bf 8f4f 	dsb	sy
 8005f36:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005f3a:	bf00      	nop
 8005f3c:	3710      	adds	r7, #16
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bd80      	pop	{r7, pc}
 8005f42:	bf00      	nop
 8005f44:	20000ed4 	.word	0x20000ed4
 8005f48:	e000ed04 	.word	0xe000ed04

08005f4c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b08a      	sub	sp, #40	@ 0x28
 8005f50:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005f52:	2300      	movs	r3, #0
 8005f54:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005f56:	2300      	movs	r3, #0
 8005f58:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005f5a:	463a      	mov	r2, r7
 8005f5c:	1d39      	adds	r1, r7, #4
 8005f5e:	f107 0308 	add.w	r3, r7, #8
 8005f62:	4618      	mov	r0, r3
 8005f64:	f7fe fdda 	bl	8004b1c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005f68:	6839      	ldr	r1, [r7, #0]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	68ba      	ldr	r2, [r7, #8]
 8005f6e:	9202      	str	r2, [sp, #8]
 8005f70:	9301      	str	r3, [sp, #4]
 8005f72:	2300      	movs	r3, #0
 8005f74:	9300      	str	r3, [sp, #0]
 8005f76:	2300      	movs	r3, #0
 8005f78:	460a      	mov	r2, r1
 8005f7a:	4924      	ldr	r1, [pc, #144]	@ (800600c <vTaskStartScheduler+0xc0>)
 8005f7c:	4824      	ldr	r0, [pc, #144]	@ (8006010 <vTaskStartScheduler+0xc4>)
 8005f7e:	f7ff fdf1 	bl	8005b64 <xTaskCreateStatic>
 8005f82:	4603      	mov	r3, r0
 8005f84:	4a23      	ldr	r2, [pc, #140]	@ (8006014 <vTaskStartScheduler+0xc8>)
 8005f86:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005f88:	4b22      	ldr	r3, [pc, #136]	@ (8006014 <vTaskStartScheduler+0xc8>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d002      	beq.n	8005f96 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005f90:	2301      	movs	r3, #1
 8005f92:	617b      	str	r3, [r7, #20]
 8005f94:	e001      	b.n	8005f9a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005f96:	2300      	movs	r3, #0
 8005f98:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	2b01      	cmp	r3, #1
 8005f9e:	d102      	bne.n	8005fa6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005fa0:	f000 fdd4 	bl	8006b4c <xTimerCreateTimerTask>
 8005fa4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	2b01      	cmp	r3, #1
 8005faa:	d11b      	bne.n	8005fe4 <vTaskStartScheduler+0x98>
	__asm volatile
 8005fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fb0:	f383 8811 	msr	BASEPRI, r3
 8005fb4:	f3bf 8f6f 	isb	sy
 8005fb8:	f3bf 8f4f 	dsb	sy
 8005fbc:	613b      	str	r3, [r7, #16]
}
 8005fbe:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005fc0:	4b15      	ldr	r3, [pc, #84]	@ (8006018 <vTaskStartScheduler+0xcc>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	3354      	adds	r3, #84	@ 0x54
 8005fc6:	4a15      	ldr	r2, [pc, #84]	@ (800601c <vTaskStartScheduler+0xd0>)
 8005fc8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005fca:	4b15      	ldr	r3, [pc, #84]	@ (8006020 <vTaskStartScheduler+0xd4>)
 8005fcc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005fd0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005fd2:	4b14      	ldr	r3, [pc, #80]	@ (8006024 <vTaskStartScheduler+0xd8>)
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005fd8:	4b13      	ldr	r3, [pc, #76]	@ (8006028 <vTaskStartScheduler+0xdc>)
 8005fda:	2200      	movs	r2, #0
 8005fdc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005fde:	f001 f99f 	bl	8007320 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005fe2:	e00f      	b.n	8006004 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005fea:	d10b      	bne.n	8006004 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005fec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ff0:	f383 8811 	msr	BASEPRI, r3
 8005ff4:	f3bf 8f6f 	isb	sy
 8005ff8:	f3bf 8f4f 	dsb	sy
 8005ffc:	60fb      	str	r3, [r7, #12]
}
 8005ffe:	bf00      	nop
 8006000:	bf00      	nop
 8006002:	e7fd      	b.n	8006000 <vTaskStartScheduler+0xb4>
}
 8006004:	bf00      	nop
 8006006:	3718      	adds	r7, #24
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}
 800600c:	08007e6c 	.word	0x08007e6c
 8006010:	080067a1 	.word	0x080067a1
 8006014:	20000ed0 	.word	0x20000ed0
 8006018:	200009d8 	.word	0x200009d8
 800601c:	20000010 	.word	0x20000010
 8006020:	20000ecc 	.word	0x20000ecc
 8006024:	20000eb8 	.word	0x20000eb8
 8006028:	20000eb0 	.word	0x20000eb0

0800602c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800602c:	b480      	push	{r7}
 800602e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006030:	4b04      	ldr	r3, [pc, #16]	@ (8006044 <vTaskSuspendAll+0x18>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	3301      	adds	r3, #1
 8006036:	4a03      	ldr	r2, [pc, #12]	@ (8006044 <vTaskSuspendAll+0x18>)
 8006038:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800603a:	bf00      	nop
 800603c:	46bd      	mov	sp, r7
 800603e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006042:	4770      	bx	lr
 8006044:	20000ed4 	.word	0x20000ed4

08006048 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b084      	sub	sp, #16
 800604c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800604e:	2300      	movs	r3, #0
 8006050:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006052:	2300      	movs	r3, #0
 8006054:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006056:	4b42      	ldr	r3, [pc, #264]	@ (8006160 <xTaskResumeAll+0x118>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d10b      	bne.n	8006076 <xTaskResumeAll+0x2e>
	__asm volatile
 800605e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006062:	f383 8811 	msr	BASEPRI, r3
 8006066:	f3bf 8f6f 	isb	sy
 800606a:	f3bf 8f4f 	dsb	sy
 800606e:	603b      	str	r3, [r7, #0]
}
 8006070:	bf00      	nop
 8006072:	bf00      	nop
 8006074:	e7fd      	b.n	8006072 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006076:	f001 f9f7 	bl	8007468 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800607a:	4b39      	ldr	r3, [pc, #228]	@ (8006160 <xTaskResumeAll+0x118>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	3b01      	subs	r3, #1
 8006080:	4a37      	ldr	r2, [pc, #220]	@ (8006160 <xTaskResumeAll+0x118>)
 8006082:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006084:	4b36      	ldr	r3, [pc, #216]	@ (8006160 <xTaskResumeAll+0x118>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d162      	bne.n	8006152 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800608c:	4b35      	ldr	r3, [pc, #212]	@ (8006164 <xTaskResumeAll+0x11c>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d05e      	beq.n	8006152 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006094:	e02f      	b.n	80060f6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006096:	4b34      	ldr	r3, [pc, #208]	@ (8006168 <xTaskResumeAll+0x120>)
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	68db      	ldr	r3, [r3, #12]
 800609c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	3318      	adds	r3, #24
 80060a2:	4618      	mov	r0, r3
 80060a4:	f7fe ffcb 	bl	800503e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	3304      	adds	r3, #4
 80060ac:	4618      	mov	r0, r3
 80060ae:	f7fe ffc6 	bl	800503e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060b6:	4b2d      	ldr	r3, [pc, #180]	@ (800616c <xTaskResumeAll+0x124>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	429a      	cmp	r2, r3
 80060bc:	d903      	bls.n	80060c6 <xTaskResumeAll+0x7e>
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060c2:	4a2a      	ldr	r2, [pc, #168]	@ (800616c <xTaskResumeAll+0x124>)
 80060c4:	6013      	str	r3, [r2, #0]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060ca:	4613      	mov	r3, r2
 80060cc:	009b      	lsls	r3, r3, #2
 80060ce:	4413      	add	r3, r2
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	4a27      	ldr	r2, [pc, #156]	@ (8006170 <xTaskResumeAll+0x128>)
 80060d4:	441a      	add	r2, r3
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	3304      	adds	r3, #4
 80060da:	4619      	mov	r1, r3
 80060dc:	4610      	mov	r0, r2
 80060de:	f7fe ff51 	bl	8004f84 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060e6:	4b23      	ldr	r3, [pc, #140]	@ (8006174 <xTaskResumeAll+0x12c>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ec:	429a      	cmp	r2, r3
 80060ee:	d302      	bcc.n	80060f6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80060f0:	4b21      	ldr	r3, [pc, #132]	@ (8006178 <xTaskResumeAll+0x130>)
 80060f2:	2201      	movs	r2, #1
 80060f4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80060f6:	4b1c      	ldr	r3, [pc, #112]	@ (8006168 <xTaskResumeAll+0x120>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d1cb      	bne.n	8006096 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d001      	beq.n	8006108 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006104:	f000 fc08 	bl	8006918 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006108:	4b1c      	ldr	r3, [pc, #112]	@ (800617c <xTaskResumeAll+0x134>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d010      	beq.n	8006136 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006114:	f000 f846 	bl	80061a4 <xTaskIncrementTick>
 8006118:	4603      	mov	r3, r0
 800611a:	2b00      	cmp	r3, #0
 800611c:	d002      	beq.n	8006124 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800611e:	4b16      	ldr	r3, [pc, #88]	@ (8006178 <xTaskResumeAll+0x130>)
 8006120:	2201      	movs	r2, #1
 8006122:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	3b01      	subs	r3, #1
 8006128:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d1f1      	bne.n	8006114 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006130:	4b12      	ldr	r3, [pc, #72]	@ (800617c <xTaskResumeAll+0x134>)
 8006132:	2200      	movs	r2, #0
 8006134:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006136:	4b10      	ldr	r3, [pc, #64]	@ (8006178 <xTaskResumeAll+0x130>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d009      	beq.n	8006152 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800613e:	2301      	movs	r3, #1
 8006140:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006142:	4b0f      	ldr	r3, [pc, #60]	@ (8006180 <xTaskResumeAll+0x138>)
 8006144:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006148:	601a      	str	r2, [r3, #0]
 800614a:	f3bf 8f4f 	dsb	sy
 800614e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006152:	f001 f9bb 	bl	80074cc <vPortExitCritical>

	return xAlreadyYielded;
 8006156:	68bb      	ldr	r3, [r7, #8]
}
 8006158:	4618      	mov	r0, r3
 800615a:	3710      	adds	r7, #16
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}
 8006160:	20000ed4 	.word	0x20000ed4
 8006164:	20000eac 	.word	0x20000eac
 8006168:	20000e6c 	.word	0x20000e6c
 800616c:	20000eb4 	.word	0x20000eb4
 8006170:	200009dc 	.word	0x200009dc
 8006174:	200009d8 	.word	0x200009d8
 8006178:	20000ec0 	.word	0x20000ec0
 800617c:	20000ebc 	.word	0x20000ebc
 8006180:	e000ed04 	.word	0xe000ed04

08006184 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006184:	b480      	push	{r7}
 8006186:	b083      	sub	sp, #12
 8006188:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800618a:	4b05      	ldr	r3, [pc, #20]	@ (80061a0 <xTaskGetTickCount+0x1c>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006190:	687b      	ldr	r3, [r7, #4]
}
 8006192:	4618      	mov	r0, r3
 8006194:	370c      	adds	r7, #12
 8006196:	46bd      	mov	sp, r7
 8006198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619c:	4770      	bx	lr
 800619e:	bf00      	nop
 80061a0:	20000eb0 	.word	0x20000eb0

080061a4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b086      	sub	sp, #24
 80061a8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80061aa:	2300      	movs	r3, #0
 80061ac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80061ae:	4b4f      	ldr	r3, [pc, #316]	@ (80062ec <xTaskIncrementTick+0x148>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	f040 8090 	bne.w	80062d8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80061b8:	4b4d      	ldr	r3, [pc, #308]	@ (80062f0 <xTaskIncrementTick+0x14c>)
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	3301      	adds	r3, #1
 80061be:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80061c0:	4a4b      	ldr	r2, [pc, #300]	@ (80062f0 <xTaskIncrementTick+0x14c>)
 80061c2:	693b      	ldr	r3, [r7, #16]
 80061c4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d121      	bne.n	8006210 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80061cc:	4b49      	ldr	r3, [pc, #292]	@ (80062f4 <xTaskIncrementTick+0x150>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d00b      	beq.n	80061ee <xTaskIncrementTick+0x4a>
	__asm volatile
 80061d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061da:	f383 8811 	msr	BASEPRI, r3
 80061de:	f3bf 8f6f 	isb	sy
 80061e2:	f3bf 8f4f 	dsb	sy
 80061e6:	603b      	str	r3, [r7, #0]
}
 80061e8:	bf00      	nop
 80061ea:	bf00      	nop
 80061ec:	e7fd      	b.n	80061ea <xTaskIncrementTick+0x46>
 80061ee:	4b41      	ldr	r3, [pc, #260]	@ (80062f4 <xTaskIncrementTick+0x150>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	60fb      	str	r3, [r7, #12]
 80061f4:	4b40      	ldr	r3, [pc, #256]	@ (80062f8 <xTaskIncrementTick+0x154>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a3e      	ldr	r2, [pc, #248]	@ (80062f4 <xTaskIncrementTick+0x150>)
 80061fa:	6013      	str	r3, [r2, #0]
 80061fc:	4a3e      	ldr	r2, [pc, #248]	@ (80062f8 <xTaskIncrementTick+0x154>)
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	6013      	str	r3, [r2, #0]
 8006202:	4b3e      	ldr	r3, [pc, #248]	@ (80062fc <xTaskIncrementTick+0x158>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	3301      	adds	r3, #1
 8006208:	4a3c      	ldr	r2, [pc, #240]	@ (80062fc <xTaskIncrementTick+0x158>)
 800620a:	6013      	str	r3, [r2, #0]
 800620c:	f000 fb84 	bl	8006918 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006210:	4b3b      	ldr	r3, [pc, #236]	@ (8006300 <xTaskIncrementTick+0x15c>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	693a      	ldr	r2, [r7, #16]
 8006216:	429a      	cmp	r2, r3
 8006218:	d349      	bcc.n	80062ae <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800621a:	4b36      	ldr	r3, [pc, #216]	@ (80062f4 <xTaskIncrementTick+0x150>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d104      	bne.n	800622e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006224:	4b36      	ldr	r3, [pc, #216]	@ (8006300 <xTaskIncrementTick+0x15c>)
 8006226:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800622a:	601a      	str	r2, [r3, #0]
					break;
 800622c:	e03f      	b.n	80062ae <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800622e:	4b31      	ldr	r3, [pc, #196]	@ (80062f4 <xTaskIncrementTick+0x150>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	68db      	ldr	r3, [r3, #12]
 8006234:	68db      	ldr	r3, [r3, #12]
 8006236:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800623e:	693a      	ldr	r2, [r7, #16]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	429a      	cmp	r2, r3
 8006244:	d203      	bcs.n	800624e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006246:	4a2e      	ldr	r2, [pc, #184]	@ (8006300 <xTaskIncrementTick+0x15c>)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800624c:	e02f      	b.n	80062ae <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	3304      	adds	r3, #4
 8006252:	4618      	mov	r0, r3
 8006254:	f7fe fef3 	bl	800503e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800625c:	2b00      	cmp	r3, #0
 800625e:	d004      	beq.n	800626a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	3318      	adds	r3, #24
 8006264:	4618      	mov	r0, r3
 8006266:	f7fe feea 	bl	800503e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800626e:	4b25      	ldr	r3, [pc, #148]	@ (8006304 <xTaskIncrementTick+0x160>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	429a      	cmp	r2, r3
 8006274:	d903      	bls.n	800627e <xTaskIncrementTick+0xda>
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800627a:	4a22      	ldr	r2, [pc, #136]	@ (8006304 <xTaskIncrementTick+0x160>)
 800627c:	6013      	str	r3, [r2, #0]
 800627e:	68bb      	ldr	r3, [r7, #8]
 8006280:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006282:	4613      	mov	r3, r2
 8006284:	009b      	lsls	r3, r3, #2
 8006286:	4413      	add	r3, r2
 8006288:	009b      	lsls	r3, r3, #2
 800628a:	4a1f      	ldr	r2, [pc, #124]	@ (8006308 <xTaskIncrementTick+0x164>)
 800628c:	441a      	add	r2, r3
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	3304      	adds	r3, #4
 8006292:	4619      	mov	r1, r3
 8006294:	4610      	mov	r0, r2
 8006296:	f7fe fe75 	bl	8004f84 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800629e:	4b1b      	ldr	r3, [pc, #108]	@ (800630c <xTaskIncrementTick+0x168>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062a4:	429a      	cmp	r2, r3
 80062a6:	d3b8      	bcc.n	800621a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80062a8:	2301      	movs	r3, #1
 80062aa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80062ac:	e7b5      	b.n	800621a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80062ae:	4b17      	ldr	r3, [pc, #92]	@ (800630c <xTaskIncrementTick+0x168>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062b4:	4914      	ldr	r1, [pc, #80]	@ (8006308 <xTaskIncrementTick+0x164>)
 80062b6:	4613      	mov	r3, r2
 80062b8:	009b      	lsls	r3, r3, #2
 80062ba:	4413      	add	r3, r2
 80062bc:	009b      	lsls	r3, r3, #2
 80062be:	440b      	add	r3, r1
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	2b01      	cmp	r3, #1
 80062c4:	d901      	bls.n	80062ca <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80062c6:	2301      	movs	r3, #1
 80062c8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80062ca:	4b11      	ldr	r3, [pc, #68]	@ (8006310 <xTaskIncrementTick+0x16c>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d007      	beq.n	80062e2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80062d2:	2301      	movs	r3, #1
 80062d4:	617b      	str	r3, [r7, #20]
 80062d6:	e004      	b.n	80062e2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80062d8:	4b0e      	ldr	r3, [pc, #56]	@ (8006314 <xTaskIncrementTick+0x170>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	3301      	adds	r3, #1
 80062de:	4a0d      	ldr	r2, [pc, #52]	@ (8006314 <xTaskIncrementTick+0x170>)
 80062e0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80062e2:	697b      	ldr	r3, [r7, #20]
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3718      	adds	r7, #24
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd80      	pop	{r7, pc}
 80062ec:	20000ed4 	.word	0x20000ed4
 80062f0:	20000eb0 	.word	0x20000eb0
 80062f4:	20000e64 	.word	0x20000e64
 80062f8:	20000e68 	.word	0x20000e68
 80062fc:	20000ec4 	.word	0x20000ec4
 8006300:	20000ecc 	.word	0x20000ecc
 8006304:	20000eb4 	.word	0x20000eb4
 8006308:	200009dc 	.word	0x200009dc
 800630c:	200009d8 	.word	0x200009d8
 8006310:	20000ec0 	.word	0x20000ec0
 8006314:	20000ebc 	.word	0x20000ebc

08006318 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006318:	b480      	push	{r7}
 800631a:	b085      	sub	sp, #20
 800631c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800631e:	4b2b      	ldr	r3, [pc, #172]	@ (80063cc <vTaskSwitchContext+0xb4>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d003      	beq.n	800632e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006326:	4b2a      	ldr	r3, [pc, #168]	@ (80063d0 <vTaskSwitchContext+0xb8>)
 8006328:	2201      	movs	r2, #1
 800632a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800632c:	e047      	b.n	80063be <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800632e:	4b28      	ldr	r3, [pc, #160]	@ (80063d0 <vTaskSwitchContext+0xb8>)
 8006330:	2200      	movs	r2, #0
 8006332:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006334:	4b27      	ldr	r3, [pc, #156]	@ (80063d4 <vTaskSwitchContext+0xbc>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	60fb      	str	r3, [r7, #12]
 800633a:	e011      	b.n	8006360 <vTaskSwitchContext+0x48>
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d10b      	bne.n	800635a <vTaskSwitchContext+0x42>
	__asm volatile
 8006342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006346:	f383 8811 	msr	BASEPRI, r3
 800634a:	f3bf 8f6f 	isb	sy
 800634e:	f3bf 8f4f 	dsb	sy
 8006352:	607b      	str	r3, [r7, #4]
}
 8006354:	bf00      	nop
 8006356:	bf00      	nop
 8006358:	e7fd      	b.n	8006356 <vTaskSwitchContext+0x3e>
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	3b01      	subs	r3, #1
 800635e:	60fb      	str	r3, [r7, #12]
 8006360:	491d      	ldr	r1, [pc, #116]	@ (80063d8 <vTaskSwitchContext+0xc0>)
 8006362:	68fa      	ldr	r2, [r7, #12]
 8006364:	4613      	mov	r3, r2
 8006366:	009b      	lsls	r3, r3, #2
 8006368:	4413      	add	r3, r2
 800636a:	009b      	lsls	r3, r3, #2
 800636c:	440b      	add	r3, r1
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d0e3      	beq.n	800633c <vTaskSwitchContext+0x24>
 8006374:	68fa      	ldr	r2, [r7, #12]
 8006376:	4613      	mov	r3, r2
 8006378:	009b      	lsls	r3, r3, #2
 800637a:	4413      	add	r3, r2
 800637c:	009b      	lsls	r3, r3, #2
 800637e:	4a16      	ldr	r2, [pc, #88]	@ (80063d8 <vTaskSwitchContext+0xc0>)
 8006380:	4413      	add	r3, r2
 8006382:	60bb      	str	r3, [r7, #8]
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	685a      	ldr	r2, [r3, #4]
 800638a:	68bb      	ldr	r3, [r7, #8]
 800638c:	605a      	str	r2, [r3, #4]
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	685a      	ldr	r2, [r3, #4]
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	3308      	adds	r3, #8
 8006396:	429a      	cmp	r2, r3
 8006398:	d104      	bne.n	80063a4 <vTaskSwitchContext+0x8c>
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	685a      	ldr	r2, [r3, #4]
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	605a      	str	r2, [r3, #4]
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	68db      	ldr	r3, [r3, #12]
 80063aa:	4a0c      	ldr	r2, [pc, #48]	@ (80063dc <vTaskSwitchContext+0xc4>)
 80063ac:	6013      	str	r3, [r2, #0]
 80063ae:	4a09      	ldr	r2, [pc, #36]	@ (80063d4 <vTaskSwitchContext+0xbc>)
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80063b4:	4b09      	ldr	r3, [pc, #36]	@ (80063dc <vTaskSwitchContext+0xc4>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	3354      	adds	r3, #84	@ 0x54
 80063ba:	4a09      	ldr	r2, [pc, #36]	@ (80063e0 <vTaskSwitchContext+0xc8>)
 80063bc:	6013      	str	r3, [r2, #0]
}
 80063be:	bf00      	nop
 80063c0:	3714      	adds	r7, #20
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr
 80063ca:	bf00      	nop
 80063cc:	20000ed4 	.word	0x20000ed4
 80063d0:	20000ec0 	.word	0x20000ec0
 80063d4:	20000eb4 	.word	0x20000eb4
 80063d8:	200009dc 	.word	0x200009dc
 80063dc:	200009d8 	.word	0x200009d8
 80063e0:	20000010 	.word	0x20000010

080063e4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b084      	sub	sp, #16
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
 80063ec:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d10b      	bne.n	800640c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80063f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063f8:	f383 8811 	msr	BASEPRI, r3
 80063fc:	f3bf 8f6f 	isb	sy
 8006400:	f3bf 8f4f 	dsb	sy
 8006404:	60fb      	str	r3, [r7, #12]
}
 8006406:	bf00      	nop
 8006408:	bf00      	nop
 800640a:	e7fd      	b.n	8006408 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800640c:	4b07      	ldr	r3, [pc, #28]	@ (800642c <vTaskPlaceOnEventList+0x48>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	3318      	adds	r3, #24
 8006412:	4619      	mov	r1, r3
 8006414:	6878      	ldr	r0, [r7, #4]
 8006416:	f7fe fdd9 	bl	8004fcc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800641a:	2101      	movs	r1, #1
 800641c:	6838      	ldr	r0, [r7, #0]
 800641e:	f000 fb41 	bl	8006aa4 <prvAddCurrentTaskToDelayedList>
}
 8006422:	bf00      	nop
 8006424:	3710      	adds	r7, #16
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop
 800642c:	200009d8 	.word	0x200009d8

08006430 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b086      	sub	sp, #24
 8006434:	af00      	add	r7, sp, #0
 8006436:	60f8      	str	r0, [r7, #12]
 8006438:	60b9      	str	r1, [r7, #8]
 800643a:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d10b      	bne.n	800645a <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 8006442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006446:	f383 8811 	msr	BASEPRI, r3
 800644a:	f3bf 8f6f 	isb	sy
 800644e:	f3bf 8f4f 	dsb	sy
 8006452:	617b      	str	r3, [r7, #20]
}
 8006454:	bf00      	nop
 8006456:	bf00      	nop
 8006458:	e7fd      	b.n	8006456 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 800645a:	4b12      	ldr	r3, [pc, #72]	@ (80064a4 <vTaskPlaceOnUnorderedEventList+0x74>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d10b      	bne.n	800647a <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 8006462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006466:	f383 8811 	msr	BASEPRI, r3
 800646a:	f3bf 8f6f 	isb	sy
 800646e:	f3bf 8f4f 	dsb	sy
 8006472:	613b      	str	r3, [r7, #16]
}
 8006474:	bf00      	nop
 8006476:	bf00      	nop
 8006478:	e7fd      	b.n	8006476 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800647a:	4b0b      	ldr	r3, [pc, #44]	@ (80064a8 <vTaskPlaceOnUnorderedEventList+0x78>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	68ba      	ldr	r2, [r7, #8]
 8006480:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8006484:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006486:	4b08      	ldr	r3, [pc, #32]	@ (80064a8 <vTaskPlaceOnUnorderedEventList+0x78>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	3318      	adds	r3, #24
 800648c:	4619      	mov	r1, r3
 800648e:	68f8      	ldr	r0, [r7, #12]
 8006490:	f7fe fd78 	bl	8004f84 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006494:	2101      	movs	r1, #1
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f000 fb04 	bl	8006aa4 <prvAddCurrentTaskToDelayedList>
}
 800649c:	bf00      	nop
 800649e:	3718      	adds	r7, #24
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}
 80064a4:	20000ed4 	.word	0x20000ed4
 80064a8:	200009d8 	.word	0x200009d8

080064ac <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b086      	sub	sp, #24
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	60f8      	str	r0, [r7, #12]
 80064b4:	60b9      	str	r1, [r7, #8]
 80064b6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d10b      	bne.n	80064d6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80064be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064c2:	f383 8811 	msr	BASEPRI, r3
 80064c6:	f3bf 8f6f 	isb	sy
 80064ca:	f3bf 8f4f 	dsb	sy
 80064ce:	617b      	str	r3, [r7, #20]
}
 80064d0:	bf00      	nop
 80064d2:	bf00      	nop
 80064d4:	e7fd      	b.n	80064d2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80064d6:	4b0a      	ldr	r3, [pc, #40]	@ (8006500 <vTaskPlaceOnEventListRestricted+0x54>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	3318      	adds	r3, #24
 80064dc:	4619      	mov	r1, r3
 80064de:	68f8      	ldr	r0, [r7, #12]
 80064e0:	f7fe fd50 	bl	8004f84 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d002      	beq.n	80064f0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80064ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80064ee:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80064f0:	6879      	ldr	r1, [r7, #4]
 80064f2:	68b8      	ldr	r0, [r7, #8]
 80064f4:	f000 fad6 	bl	8006aa4 <prvAddCurrentTaskToDelayedList>
	}
 80064f8:	bf00      	nop
 80064fa:	3718      	adds	r7, #24
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}
 8006500:	200009d8 	.word	0x200009d8

08006504 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b086      	sub	sp, #24
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	68db      	ldr	r3, [r3, #12]
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d10b      	bne.n	8006532 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800651a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800651e:	f383 8811 	msr	BASEPRI, r3
 8006522:	f3bf 8f6f 	isb	sy
 8006526:	f3bf 8f4f 	dsb	sy
 800652a:	60fb      	str	r3, [r7, #12]
}
 800652c:	bf00      	nop
 800652e:	bf00      	nop
 8006530:	e7fd      	b.n	800652e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	3318      	adds	r3, #24
 8006536:	4618      	mov	r0, r3
 8006538:	f7fe fd81 	bl	800503e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800653c:	4b1d      	ldr	r3, [pc, #116]	@ (80065b4 <xTaskRemoveFromEventList+0xb0>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d11d      	bne.n	8006580 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	3304      	adds	r3, #4
 8006548:	4618      	mov	r0, r3
 800654a:	f7fe fd78 	bl	800503e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006552:	4b19      	ldr	r3, [pc, #100]	@ (80065b8 <xTaskRemoveFromEventList+0xb4>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	429a      	cmp	r2, r3
 8006558:	d903      	bls.n	8006562 <xTaskRemoveFromEventList+0x5e>
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800655e:	4a16      	ldr	r2, [pc, #88]	@ (80065b8 <xTaskRemoveFromEventList+0xb4>)
 8006560:	6013      	str	r3, [r2, #0]
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006566:	4613      	mov	r3, r2
 8006568:	009b      	lsls	r3, r3, #2
 800656a:	4413      	add	r3, r2
 800656c:	009b      	lsls	r3, r3, #2
 800656e:	4a13      	ldr	r2, [pc, #76]	@ (80065bc <xTaskRemoveFromEventList+0xb8>)
 8006570:	441a      	add	r2, r3
 8006572:	693b      	ldr	r3, [r7, #16]
 8006574:	3304      	adds	r3, #4
 8006576:	4619      	mov	r1, r3
 8006578:	4610      	mov	r0, r2
 800657a:	f7fe fd03 	bl	8004f84 <vListInsertEnd>
 800657e:	e005      	b.n	800658c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	3318      	adds	r3, #24
 8006584:	4619      	mov	r1, r3
 8006586:	480e      	ldr	r0, [pc, #56]	@ (80065c0 <xTaskRemoveFromEventList+0xbc>)
 8006588:	f7fe fcfc 	bl	8004f84 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800658c:	693b      	ldr	r3, [r7, #16]
 800658e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006590:	4b0c      	ldr	r3, [pc, #48]	@ (80065c4 <xTaskRemoveFromEventList+0xc0>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006596:	429a      	cmp	r2, r3
 8006598:	d905      	bls.n	80065a6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800659a:	2301      	movs	r3, #1
 800659c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800659e:	4b0a      	ldr	r3, [pc, #40]	@ (80065c8 <xTaskRemoveFromEventList+0xc4>)
 80065a0:	2201      	movs	r2, #1
 80065a2:	601a      	str	r2, [r3, #0]
 80065a4:	e001      	b.n	80065aa <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80065a6:	2300      	movs	r3, #0
 80065a8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80065aa:	697b      	ldr	r3, [r7, #20]
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3718      	adds	r7, #24
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}
 80065b4:	20000ed4 	.word	0x20000ed4
 80065b8:	20000eb4 	.word	0x20000eb4
 80065bc:	200009dc 	.word	0x200009dc
 80065c0:	20000e6c 	.word	0x20000e6c
 80065c4:	200009d8 	.word	0x200009d8
 80065c8:	20000ec0 	.word	0x20000ec0

080065cc <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b086      	sub	sp, #24
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80065d6:	4b2a      	ldr	r3, [pc, #168]	@ (8006680 <vTaskRemoveFromUnorderedEventList+0xb4>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d10b      	bne.n	80065f6 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 80065de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065e2:	f383 8811 	msr	BASEPRI, r3
 80065e6:	f3bf 8f6f 	isb	sy
 80065ea:	f3bf 8f4f 	dsb	sy
 80065ee:	613b      	str	r3, [r7, #16]
}
 80065f0:	bf00      	nop
 80065f2:	bf00      	nop
 80065f4:	e7fd      	b.n	80065f2 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	68db      	ldr	r3, [r3, #12]
 8006604:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d10b      	bne.n	8006624 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 800660c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006610:	f383 8811 	msr	BASEPRI, r3
 8006614:	f3bf 8f6f 	isb	sy
 8006618:	f3bf 8f4f 	dsb	sy
 800661c:	60fb      	str	r3, [r7, #12]
}
 800661e:	bf00      	nop
 8006620:	bf00      	nop
 8006622:	e7fd      	b.n	8006620 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f7fe fd0a 	bl	800503e <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800662a:	697b      	ldr	r3, [r7, #20]
 800662c:	3304      	adds	r3, #4
 800662e:	4618      	mov	r0, r3
 8006630:	f7fe fd05 	bl	800503e <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8006634:	697b      	ldr	r3, [r7, #20]
 8006636:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006638:	4b12      	ldr	r3, [pc, #72]	@ (8006684 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	429a      	cmp	r2, r3
 800663e:	d903      	bls.n	8006648 <vTaskRemoveFromUnorderedEventList+0x7c>
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006644:	4a0f      	ldr	r2, [pc, #60]	@ (8006684 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8006646:	6013      	str	r3, [r2, #0]
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800664c:	4613      	mov	r3, r2
 800664e:	009b      	lsls	r3, r3, #2
 8006650:	4413      	add	r3, r2
 8006652:	009b      	lsls	r3, r3, #2
 8006654:	4a0c      	ldr	r2, [pc, #48]	@ (8006688 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8006656:	441a      	add	r2, r3
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	3304      	adds	r3, #4
 800665c:	4619      	mov	r1, r3
 800665e:	4610      	mov	r0, r2
 8006660:	f7fe fc90 	bl	8004f84 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006668:	4b08      	ldr	r3, [pc, #32]	@ (800668c <vTaskRemoveFromUnorderedEventList+0xc0>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800666e:	429a      	cmp	r2, r3
 8006670:	d902      	bls.n	8006678 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8006672:	4b07      	ldr	r3, [pc, #28]	@ (8006690 <vTaskRemoveFromUnorderedEventList+0xc4>)
 8006674:	2201      	movs	r2, #1
 8006676:	601a      	str	r2, [r3, #0]
	}
}
 8006678:	bf00      	nop
 800667a:	3718      	adds	r7, #24
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}
 8006680:	20000ed4 	.word	0x20000ed4
 8006684:	20000eb4 	.word	0x20000eb4
 8006688:	200009dc 	.word	0x200009dc
 800668c:	200009d8 	.word	0x200009d8
 8006690:	20000ec0 	.word	0x20000ec0

08006694 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006694:	b480      	push	{r7}
 8006696:	b083      	sub	sp, #12
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800669c:	4b06      	ldr	r3, [pc, #24]	@ (80066b8 <vTaskInternalSetTimeOutState+0x24>)
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80066a4:	4b05      	ldr	r3, [pc, #20]	@ (80066bc <vTaskInternalSetTimeOutState+0x28>)
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	605a      	str	r2, [r3, #4]
}
 80066ac:	bf00      	nop
 80066ae:	370c      	adds	r7, #12
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr
 80066b8:	20000ec4 	.word	0x20000ec4
 80066bc:	20000eb0 	.word	0x20000eb0

080066c0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b088      	sub	sp, #32
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d10b      	bne.n	80066e8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80066d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066d4:	f383 8811 	msr	BASEPRI, r3
 80066d8:	f3bf 8f6f 	isb	sy
 80066dc:	f3bf 8f4f 	dsb	sy
 80066e0:	613b      	str	r3, [r7, #16]
}
 80066e2:	bf00      	nop
 80066e4:	bf00      	nop
 80066e6:	e7fd      	b.n	80066e4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d10b      	bne.n	8006706 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80066ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f2:	f383 8811 	msr	BASEPRI, r3
 80066f6:	f3bf 8f6f 	isb	sy
 80066fa:	f3bf 8f4f 	dsb	sy
 80066fe:	60fb      	str	r3, [r7, #12]
}
 8006700:	bf00      	nop
 8006702:	bf00      	nop
 8006704:	e7fd      	b.n	8006702 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006706:	f000 feaf 	bl	8007468 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800670a:	4b1d      	ldr	r3, [pc, #116]	@ (8006780 <xTaskCheckForTimeOut+0xc0>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	685b      	ldr	r3, [r3, #4]
 8006714:	69ba      	ldr	r2, [r7, #24]
 8006716:	1ad3      	subs	r3, r2, r3
 8006718:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006722:	d102      	bne.n	800672a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006724:	2300      	movs	r3, #0
 8006726:	61fb      	str	r3, [r7, #28]
 8006728:	e023      	b.n	8006772 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681a      	ldr	r2, [r3, #0]
 800672e:	4b15      	ldr	r3, [pc, #84]	@ (8006784 <xTaskCheckForTimeOut+0xc4>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	429a      	cmp	r2, r3
 8006734:	d007      	beq.n	8006746 <xTaskCheckForTimeOut+0x86>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	69ba      	ldr	r2, [r7, #24]
 800673c:	429a      	cmp	r2, r3
 800673e:	d302      	bcc.n	8006746 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006740:	2301      	movs	r3, #1
 8006742:	61fb      	str	r3, [r7, #28]
 8006744:	e015      	b.n	8006772 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	697a      	ldr	r2, [r7, #20]
 800674c:	429a      	cmp	r2, r3
 800674e:	d20b      	bcs.n	8006768 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	681a      	ldr	r2, [r3, #0]
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	1ad2      	subs	r2, r2, r3
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800675c:	6878      	ldr	r0, [r7, #4]
 800675e:	f7ff ff99 	bl	8006694 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006762:	2300      	movs	r3, #0
 8006764:	61fb      	str	r3, [r7, #28]
 8006766:	e004      	b.n	8006772 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	2200      	movs	r2, #0
 800676c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800676e:	2301      	movs	r3, #1
 8006770:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006772:	f000 feab 	bl	80074cc <vPortExitCritical>

	return xReturn;
 8006776:	69fb      	ldr	r3, [r7, #28]
}
 8006778:	4618      	mov	r0, r3
 800677a:	3720      	adds	r7, #32
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}
 8006780:	20000eb0 	.word	0x20000eb0
 8006784:	20000ec4 	.word	0x20000ec4

08006788 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006788:	b480      	push	{r7}
 800678a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800678c:	4b03      	ldr	r3, [pc, #12]	@ (800679c <vTaskMissedYield+0x14>)
 800678e:	2201      	movs	r2, #1
 8006790:	601a      	str	r2, [r3, #0]
}
 8006792:	bf00      	nop
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr
 800679c:	20000ec0 	.word	0x20000ec0

080067a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b082      	sub	sp, #8
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80067a8:	f000 f852 	bl	8006850 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80067ac:	4b06      	ldr	r3, [pc, #24]	@ (80067c8 <prvIdleTask+0x28>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d9f9      	bls.n	80067a8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80067b4:	4b05      	ldr	r3, [pc, #20]	@ (80067cc <prvIdleTask+0x2c>)
 80067b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067ba:	601a      	str	r2, [r3, #0]
 80067bc:	f3bf 8f4f 	dsb	sy
 80067c0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80067c4:	e7f0      	b.n	80067a8 <prvIdleTask+0x8>
 80067c6:	bf00      	nop
 80067c8:	200009dc 	.word	0x200009dc
 80067cc:	e000ed04 	.word	0xe000ed04

080067d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b082      	sub	sp, #8
 80067d4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80067d6:	2300      	movs	r3, #0
 80067d8:	607b      	str	r3, [r7, #4]
 80067da:	e00c      	b.n	80067f6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80067dc:	687a      	ldr	r2, [r7, #4]
 80067de:	4613      	mov	r3, r2
 80067e0:	009b      	lsls	r3, r3, #2
 80067e2:	4413      	add	r3, r2
 80067e4:	009b      	lsls	r3, r3, #2
 80067e6:	4a12      	ldr	r2, [pc, #72]	@ (8006830 <prvInitialiseTaskLists+0x60>)
 80067e8:	4413      	add	r3, r2
 80067ea:	4618      	mov	r0, r3
 80067ec:	f7fe fb9d 	bl	8004f2a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	3301      	adds	r3, #1
 80067f4:	607b      	str	r3, [r7, #4]
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2b37      	cmp	r3, #55	@ 0x37
 80067fa:	d9ef      	bls.n	80067dc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80067fc:	480d      	ldr	r0, [pc, #52]	@ (8006834 <prvInitialiseTaskLists+0x64>)
 80067fe:	f7fe fb94 	bl	8004f2a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006802:	480d      	ldr	r0, [pc, #52]	@ (8006838 <prvInitialiseTaskLists+0x68>)
 8006804:	f7fe fb91 	bl	8004f2a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006808:	480c      	ldr	r0, [pc, #48]	@ (800683c <prvInitialiseTaskLists+0x6c>)
 800680a:	f7fe fb8e 	bl	8004f2a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800680e:	480c      	ldr	r0, [pc, #48]	@ (8006840 <prvInitialiseTaskLists+0x70>)
 8006810:	f7fe fb8b 	bl	8004f2a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006814:	480b      	ldr	r0, [pc, #44]	@ (8006844 <prvInitialiseTaskLists+0x74>)
 8006816:	f7fe fb88 	bl	8004f2a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800681a:	4b0b      	ldr	r3, [pc, #44]	@ (8006848 <prvInitialiseTaskLists+0x78>)
 800681c:	4a05      	ldr	r2, [pc, #20]	@ (8006834 <prvInitialiseTaskLists+0x64>)
 800681e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006820:	4b0a      	ldr	r3, [pc, #40]	@ (800684c <prvInitialiseTaskLists+0x7c>)
 8006822:	4a05      	ldr	r2, [pc, #20]	@ (8006838 <prvInitialiseTaskLists+0x68>)
 8006824:	601a      	str	r2, [r3, #0]
}
 8006826:	bf00      	nop
 8006828:	3708      	adds	r7, #8
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}
 800682e:	bf00      	nop
 8006830:	200009dc 	.word	0x200009dc
 8006834:	20000e3c 	.word	0x20000e3c
 8006838:	20000e50 	.word	0x20000e50
 800683c:	20000e6c 	.word	0x20000e6c
 8006840:	20000e80 	.word	0x20000e80
 8006844:	20000e98 	.word	0x20000e98
 8006848:	20000e64 	.word	0x20000e64
 800684c:	20000e68 	.word	0x20000e68

08006850 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b082      	sub	sp, #8
 8006854:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006856:	e019      	b.n	800688c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006858:	f000 fe06 	bl	8007468 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800685c:	4b10      	ldr	r3, [pc, #64]	@ (80068a0 <prvCheckTasksWaitingTermination+0x50>)
 800685e:	68db      	ldr	r3, [r3, #12]
 8006860:	68db      	ldr	r3, [r3, #12]
 8006862:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	3304      	adds	r3, #4
 8006868:	4618      	mov	r0, r3
 800686a:	f7fe fbe8 	bl	800503e <uxListRemove>
				--uxCurrentNumberOfTasks;
 800686e:	4b0d      	ldr	r3, [pc, #52]	@ (80068a4 <prvCheckTasksWaitingTermination+0x54>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	3b01      	subs	r3, #1
 8006874:	4a0b      	ldr	r2, [pc, #44]	@ (80068a4 <prvCheckTasksWaitingTermination+0x54>)
 8006876:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006878:	4b0b      	ldr	r3, [pc, #44]	@ (80068a8 <prvCheckTasksWaitingTermination+0x58>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	3b01      	subs	r3, #1
 800687e:	4a0a      	ldr	r2, [pc, #40]	@ (80068a8 <prvCheckTasksWaitingTermination+0x58>)
 8006880:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006882:	f000 fe23 	bl	80074cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006886:	6878      	ldr	r0, [r7, #4]
 8006888:	f000 f810 	bl	80068ac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800688c:	4b06      	ldr	r3, [pc, #24]	@ (80068a8 <prvCheckTasksWaitingTermination+0x58>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d1e1      	bne.n	8006858 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006894:	bf00      	nop
 8006896:	bf00      	nop
 8006898:	3708      	adds	r7, #8
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}
 800689e:	bf00      	nop
 80068a0:	20000e80 	.word	0x20000e80
 80068a4:	20000eac 	.word	0x20000eac
 80068a8:	20000e94 	.word	0x20000e94

080068ac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b084      	sub	sp, #16
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	3354      	adds	r3, #84	@ 0x54
 80068b8:	4618      	mov	r0, r3
 80068ba:	f001 f9e1 	bl	8007c80 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d108      	bne.n	80068da <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068cc:	4618      	mov	r0, r3
 80068ce:	f000 ffbb 	bl	8007848 <vPortFree>
				vPortFree( pxTCB );
 80068d2:	6878      	ldr	r0, [r7, #4]
 80068d4:	f000 ffb8 	bl	8007848 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80068d8:	e019      	b.n	800690e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	d103      	bne.n	80068ec <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f000 ffaf 	bl	8007848 <vPortFree>
	}
 80068ea:	e010      	b.n	800690e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80068f2:	2b02      	cmp	r3, #2
 80068f4:	d00b      	beq.n	800690e <prvDeleteTCB+0x62>
	__asm volatile
 80068f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068fa:	f383 8811 	msr	BASEPRI, r3
 80068fe:	f3bf 8f6f 	isb	sy
 8006902:	f3bf 8f4f 	dsb	sy
 8006906:	60fb      	str	r3, [r7, #12]
}
 8006908:	bf00      	nop
 800690a:	bf00      	nop
 800690c:	e7fd      	b.n	800690a <prvDeleteTCB+0x5e>
	}
 800690e:	bf00      	nop
 8006910:	3710      	adds	r7, #16
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}
	...

08006918 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006918:	b480      	push	{r7}
 800691a:	b083      	sub	sp, #12
 800691c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800691e:	4b0c      	ldr	r3, [pc, #48]	@ (8006950 <prvResetNextTaskUnblockTime+0x38>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d104      	bne.n	8006932 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006928:	4b0a      	ldr	r3, [pc, #40]	@ (8006954 <prvResetNextTaskUnblockTime+0x3c>)
 800692a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800692e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006930:	e008      	b.n	8006944 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006932:	4b07      	ldr	r3, [pc, #28]	@ (8006950 <prvResetNextTaskUnblockTime+0x38>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	68db      	ldr	r3, [r3, #12]
 8006938:	68db      	ldr	r3, [r3, #12]
 800693a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	4a04      	ldr	r2, [pc, #16]	@ (8006954 <prvResetNextTaskUnblockTime+0x3c>)
 8006942:	6013      	str	r3, [r2, #0]
}
 8006944:	bf00      	nop
 8006946:	370c      	adds	r7, #12
 8006948:	46bd      	mov	sp, r7
 800694a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694e:	4770      	bx	lr
 8006950:	20000e64 	.word	0x20000e64
 8006954:	20000ecc 	.word	0x20000ecc

08006958 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006958:	b480      	push	{r7}
 800695a:	b083      	sub	sp, #12
 800695c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800695e:	4b0b      	ldr	r3, [pc, #44]	@ (800698c <xTaskGetSchedulerState+0x34>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d102      	bne.n	800696c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006966:	2301      	movs	r3, #1
 8006968:	607b      	str	r3, [r7, #4]
 800696a:	e008      	b.n	800697e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800696c:	4b08      	ldr	r3, [pc, #32]	@ (8006990 <xTaskGetSchedulerState+0x38>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d102      	bne.n	800697a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006974:	2302      	movs	r3, #2
 8006976:	607b      	str	r3, [r7, #4]
 8006978:	e001      	b.n	800697e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800697a:	2300      	movs	r3, #0
 800697c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800697e:	687b      	ldr	r3, [r7, #4]
	}
 8006980:	4618      	mov	r0, r3
 8006982:	370c      	adds	r7, #12
 8006984:	46bd      	mov	sp, r7
 8006986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698a:	4770      	bx	lr
 800698c:	20000eb8 	.word	0x20000eb8
 8006990:	20000ed4 	.word	0x20000ed4

08006994 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006994:	b580      	push	{r7, lr}
 8006996:	b086      	sub	sp, #24
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80069a0:	2300      	movs	r3, #0
 80069a2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d058      	beq.n	8006a5c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80069aa:	4b2f      	ldr	r3, [pc, #188]	@ (8006a68 <xTaskPriorityDisinherit+0xd4>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	693a      	ldr	r2, [r7, #16]
 80069b0:	429a      	cmp	r2, r3
 80069b2:	d00b      	beq.n	80069cc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80069b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069b8:	f383 8811 	msr	BASEPRI, r3
 80069bc:	f3bf 8f6f 	isb	sy
 80069c0:	f3bf 8f4f 	dsb	sy
 80069c4:	60fb      	str	r3, [r7, #12]
}
 80069c6:	bf00      	nop
 80069c8:	bf00      	nop
 80069ca:	e7fd      	b.n	80069c8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80069cc:	693b      	ldr	r3, [r7, #16]
 80069ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d10b      	bne.n	80069ec <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80069d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069d8:	f383 8811 	msr	BASEPRI, r3
 80069dc:	f3bf 8f6f 	isb	sy
 80069e0:	f3bf 8f4f 	dsb	sy
 80069e4:	60bb      	str	r3, [r7, #8]
}
 80069e6:	bf00      	nop
 80069e8:	bf00      	nop
 80069ea:	e7fd      	b.n	80069e8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069f0:	1e5a      	subs	r2, r3, #1
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069fa:	693b      	ldr	r3, [r7, #16]
 80069fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069fe:	429a      	cmp	r2, r3
 8006a00:	d02c      	beq.n	8006a5c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d128      	bne.n	8006a5c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a0a:	693b      	ldr	r3, [r7, #16]
 8006a0c:	3304      	adds	r3, #4
 8006a0e:	4618      	mov	r0, r3
 8006a10:	f7fe fb15 	bl	800503e <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006a14:	693b      	ldr	r3, [r7, #16]
 8006a16:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006a18:	693b      	ldr	r3, [r7, #16]
 8006a1a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a20:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8006a6c <xTaskPriorityDisinherit+0xd8>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	429a      	cmp	r2, r3
 8006a32:	d903      	bls.n	8006a3c <xTaskPriorityDisinherit+0xa8>
 8006a34:	693b      	ldr	r3, [r7, #16]
 8006a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a38:	4a0c      	ldr	r2, [pc, #48]	@ (8006a6c <xTaskPriorityDisinherit+0xd8>)
 8006a3a:	6013      	str	r3, [r2, #0]
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a40:	4613      	mov	r3, r2
 8006a42:	009b      	lsls	r3, r3, #2
 8006a44:	4413      	add	r3, r2
 8006a46:	009b      	lsls	r3, r3, #2
 8006a48:	4a09      	ldr	r2, [pc, #36]	@ (8006a70 <xTaskPriorityDisinherit+0xdc>)
 8006a4a:	441a      	add	r2, r3
 8006a4c:	693b      	ldr	r3, [r7, #16]
 8006a4e:	3304      	adds	r3, #4
 8006a50:	4619      	mov	r1, r3
 8006a52:	4610      	mov	r0, r2
 8006a54:	f7fe fa96 	bl	8004f84 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006a5c:	697b      	ldr	r3, [r7, #20]
	}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	3718      	adds	r7, #24
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	200009d8 	.word	0x200009d8
 8006a6c:	20000eb4 	.word	0x20000eb4
 8006a70:	200009dc 	.word	0x200009dc

08006a74 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8006a74:	b480      	push	{r7}
 8006a76:	b083      	sub	sp, #12
 8006a78:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8006a7a:	4b09      	ldr	r3, [pc, #36]	@ (8006aa0 <uxTaskResetEventItemValue+0x2c>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	699b      	ldr	r3, [r3, #24]
 8006a80:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a82:	4b07      	ldr	r3, [pc, #28]	@ (8006aa0 <uxTaskResetEventItemValue+0x2c>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a88:	4b05      	ldr	r3, [pc, #20]	@ (8006aa0 <uxTaskResetEventItemValue+0x2c>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8006a90:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8006a92:	687b      	ldr	r3, [r7, #4]
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	370c      	adds	r7, #12
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9e:	4770      	bx	lr
 8006aa0:	200009d8 	.word	0x200009d8

08006aa4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b084      	sub	sp, #16
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
 8006aac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006aae:	4b21      	ldr	r3, [pc, #132]	@ (8006b34 <prvAddCurrentTaskToDelayedList+0x90>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ab4:	4b20      	ldr	r3, [pc, #128]	@ (8006b38 <prvAddCurrentTaskToDelayedList+0x94>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	3304      	adds	r3, #4
 8006aba:	4618      	mov	r0, r3
 8006abc:	f7fe fabf 	bl	800503e <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006ac6:	d10a      	bne.n	8006ade <prvAddCurrentTaskToDelayedList+0x3a>
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d007      	beq.n	8006ade <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006ace:	4b1a      	ldr	r3, [pc, #104]	@ (8006b38 <prvAddCurrentTaskToDelayedList+0x94>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	3304      	adds	r3, #4
 8006ad4:	4619      	mov	r1, r3
 8006ad6:	4819      	ldr	r0, [pc, #100]	@ (8006b3c <prvAddCurrentTaskToDelayedList+0x98>)
 8006ad8:	f7fe fa54 	bl	8004f84 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006adc:	e026      	b.n	8006b2c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006ade:	68fa      	ldr	r2, [r7, #12]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	4413      	add	r3, r2
 8006ae4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006ae6:	4b14      	ldr	r3, [pc, #80]	@ (8006b38 <prvAddCurrentTaskToDelayedList+0x94>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	68ba      	ldr	r2, [r7, #8]
 8006aec:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006aee:	68ba      	ldr	r2, [r7, #8]
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	429a      	cmp	r2, r3
 8006af4:	d209      	bcs.n	8006b0a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006af6:	4b12      	ldr	r3, [pc, #72]	@ (8006b40 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006af8:	681a      	ldr	r2, [r3, #0]
 8006afa:	4b0f      	ldr	r3, [pc, #60]	@ (8006b38 <prvAddCurrentTaskToDelayedList+0x94>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	3304      	adds	r3, #4
 8006b00:	4619      	mov	r1, r3
 8006b02:	4610      	mov	r0, r2
 8006b04:	f7fe fa62 	bl	8004fcc <vListInsert>
}
 8006b08:	e010      	b.n	8006b2c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b0a:	4b0e      	ldr	r3, [pc, #56]	@ (8006b44 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	4b0a      	ldr	r3, [pc, #40]	@ (8006b38 <prvAddCurrentTaskToDelayedList+0x94>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	3304      	adds	r3, #4
 8006b14:	4619      	mov	r1, r3
 8006b16:	4610      	mov	r0, r2
 8006b18:	f7fe fa58 	bl	8004fcc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006b1c:	4b0a      	ldr	r3, [pc, #40]	@ (8006b48 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	68ba      	ldr	r2, [r7, #8]
 8006b22:	429a      	cmp	r2, r3
 8006b24:	d202      	bcs.n	8006b2c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006b26:	4a08      	ldr	r2, [pc, #32]	@ (8006b48 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	6013      	str	r3, [r2, #0]
}
 8006b2c:	bf00      	nop
 8006b2e:	3710      	adds	r7, #16
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}
 8006b34:	20000eb0 	.word	0x20000eb0
 8006b38:	200009d8 	.word	0x200009d8
 8006b3c:	20000e98 	.word	0x20000e98
 8006b40:	20000e68 	.word	0x20000e68
 8006b44:	20000e64 	.word	0x20000e64
 8006b48:	20000ecc 	.word	0x20000ecc

08006b4c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b08a      	sub	sp, #40	@ 0x28
 8006b50:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006b52:	2300      	movs	r3, #0
 8006b54:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006b56:	f000 fb13 	bl	8007180 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006b5a:	4b1d      	ldr	r3, [pc, #116]	@ (8006bd0 <xTimerCreateTimerTask+0x84>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d021      	beq.n	8006ba6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006b62:	2300      	movs	r3, #0
 8006b64:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006b66:	2300      	movs	r3, #0
 8006b68:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006b6a:	1d3a      	adds	r2, r7, #4
 8006b6c:	f107 0108 	add.w	r1, r7, #8
 8006b70:	f107 030c 	add.w	r3, r7, #12
 8006b74:	4618      	mov	r0, r3
 8006b76:	f7fd ffeb 	bl	8004b50 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006b7a:	6879      	ldr	r1, [r7, #4]
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	68fa      	ldr	r2, [r7, #12]
 8006b80:	9202      	str	r2, [sp, #8]
 8006b82:	9301      	str	r3, [sp, #4]
 8006b84:	2302      	movs	r3, #2
 8006b86:	9300      	str	r3, [sp, #0]
 8006b88:	2300      	movs	r3, #0
 8006b8a:	460a      	mov	r2, r1
 8006b8c:	4911      	ldr	r1, [pc, #68]	@ (8006bd4 <xTimerCreateTimerTask+0x88>)
 8006b8e:	4812      	ldr	r0, [pc, #72]	@ (8006bd8 <xTimerCreateTimerTask+0x8c>)
 8006b90:	f7fe ffe8 	bl	8005b64 <xTaskCreateStatic>
 8006b94:	4603      	mov	r3, r0
 8006b96:	4a11      	ldr	r2, [pc, #68]	@ (8006bdc <xTimerCreateTimerTask+0x90>)
 8006b98:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006b9a:	4b10      	ldr	r3, [pc, #64]	@ (8006bdc <xTimerCreateTimerTask+0x90>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d001      	beq.n	8006ba6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d10b      	bne.n	8006bc4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006bac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bb0:	f383 8811 	msr	BASEPRI, r3
 8006bb4:	f3bf 8f6f 	isb	sy
 8006bb8:	f3bf 8f4f 	dsb	sy
 8006bbc:	613b      	str	r3, [r7, #16]
}
 8006bbe:	bf00      	nop
 8006bc0:	bf00      	nop
 8006bc2:	e7fd      	b.n	8006bc0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006bc4:	697b      	ldr	r3, [r7, #20]
}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	3718      	adds	r7, #24
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}
 8006bce:	bf00      	nop
 8006bd0:	20000f08 	.word	0x20000f08
 8006bd4:	08007e74 	.word	0x08007e74
 8006bd8:	08006d19 	.word	0x08006d19
 8006bdc:	20000f0c 	.word	0x20000f0c

08006be0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b08a      	sub	sp, #40	@ 0x28
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	60f8      	str	r0, [r7, #12]
 8006be8:	60b9      	str	r1, [r7, #8]
 8006bea:	607a      	str	r2, [r7, #4]
 8006bec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d10b      	bne.n	8006c10 <xTimerGenericCommand+0x30>
	__asm volatile
 8006bf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bfc:	f383 8811 	msr	BASEPRI, r3
 8006c00:	f3bf 8f6f 	isb	sy
 8006c04:	f3bf 8f4f 	dsb	sy
 8006c08:	623b      	str	r3, [r7, #32]
}
 8006c0a:	bf00      	nop
 8006c0c:	bf00      	nop
 8006c0e:	e7fd      	b.n	8006c0c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006c10:	4b19      	ldr	r3, [pc, #100]	@ (8006c78 <xTimerGenericCommand+0x98>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d02a      	beq.n	8006c6e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	2b05      	cmp	r3, #5
 8006c28:	dc18      	bgt.n	8006c5c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006c2a:	f7ff fe95 	bl	8006958 <xTaskGetSchedulerState>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	2b02      	cmp	r3, #2
 8006c32:	d109      	bne.n	8006c48 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006c34:	4b10      	ldr	r3, [pc, #64]	@ (8006c78 <xTimerGenericCommand+0x98>)
 8006c36:	6818      	ldr	r0, [r3, #0]
 8006c38:	f107 0110 	add.w	r1, r7, #16
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c40:	f7fe fba0 	bl	8005384 <xQueueGenericSend>
 8006c44:	6278      	str	r0, [r7, #36]	@ 0x24
 8006c46:	e012      	b.n	8006c6e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006c48:	4b0b      	ldr	r3, [pc, #44]	@ (8006c78 <xTimerGenericCommand+0x98>)
 8006c4a:	6818      	ldr	r0, [r3, #0]
 8006c4c:	f107 0110 	add.w	r1, r7, #16
 8006c50:	2300      	movs	r3, #0
 8006c52:	2200      	movs	r2, #0
 8006c54:	f7fe fb96 	bl	8005384 <xQueueGenericSend>
 8006c58:	6278      	str	r0, [r7, #36]	@ 0x24
 8006c5a:	e008      	b.n	8006c6e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006c5c:	4b06      	ldr	r3, [pc, #24]	@ (8006c78 <xTimerGenericCommand+0x98>)
 8006c5e:	6818      	ldr	r0, [r3, #0]
 8006c60:	f107 0110 	add.w	r1, r7, #16
 8006c64:	2300      	movs	r3, #0
 8006c66:	683a      	ldr	r2, [r7, #0]
 8006c68:	f7fe fc8e 	bl	8005588 <xQueueGenericSendFromISR>
 8006c6c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	3728      	adds	r7, #40	@ 0x28
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bd80      	pop	{r7, pc}
 8006c78:	20000f08 	.word	0x20000f08

08006c7c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b088      	sub	sp, #32
 8006c80:	af02      	add	r7, sp, #8
 8006c82:	6078      	str	r0, [r7, #4]
 8006c84:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c86:	4b23      	ldr	r3, [pc, #140]	@ (8006d14 <prvProcessExpiredTimer+0x98>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	68db      	ldr	r3, [r3, #12]
 8006c8c:	68db      	ldr	r3, [r3, #12]
 8006c8e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c90:	697b      	ldr	r3, [r7, #20]
 8006c92:	3304      	adds	r3, #4
 8006c94:	4618      	mov	r0, r3
 8006c96:	f7fe f9d2 	bl	800503e <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ca0:	f003 0304 	and.w	r3, r3, #4
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d023      	beq.n	8006cf0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	699a      	ldr	r2, [r3, #24]
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	18d1      	adds	r1, r2, r3
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	683a      	ldr	r2, [r7, #0]
 8006cb4:	6978      	ldr	r0, [r7, #20]
 8006cb6:	f000 f8d5 	bl	8006e64 <prvInsertTimerInActiveList>
 8006cba:	4603      	mov	r3, r0
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d020      	beq.n	8006d02 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	9300      	str	r3, [sp, #0]
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	687a      	ldr	r2, [r7, #4]
 8006cc8:	2100      	movs	r1, #0
 8006cca:	6978      	ldr	r0, [r7, #20]
 8006ccc:	f7ff ff88 	bl	8006be0 <xTimerGenericCommand>
 8006cd0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006cd2:	693b      	ldr	r3, [r7, #16]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d114      	bne.n	8006d02 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cdc:	f383 8811 	msr	BASEPRI, r3
 8006ce0:	f3bf 8f6f 	isb	sy
 8006ce4:	f3bf 8f4f 	dsb	sy
 8006ce8:	60fb      	str	r3, [r7, #12]
}
 8006cea:	bf00      	nop
 8006cec:	bf00      	nop
 8006cee:	e7fd      	b.n	8006cec <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006cf0:	697b      	ldr	r3, [r7, #20]
 8006cf2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006cf6:	f023 0301 	bic.w	r3, r3, #1
 8006cfa:	b2da      	uxtb	r2, r3
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	6a1b      	ldr	r3, [r3, #32]
 8006d06:	6978      	ldr	r0, [r7, #20]
 8006d08:	4798      	blx	r3
}
 8006d0a:	bf00      	nop
 8006d0c:	3718      	adds	r7, #24
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}
 8006d12:	bf00      	nop
 8006d14:	20000f00 	.word	0x20000f00

08006d18 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b084      	sub	sp, #16
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006d20:	f107 0308 	add.w	r3, r7, #8
 8006d24:	4618      	mov	r0, r3
 8006d26:	f000 f859 	bl	8006ddc <prvGetNextExpireTime>
 8006d2a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	4619      	mov	r1, r3
 8006d30:	68f8      	ldr	r0, [r7, #12]
 8006d32:	f000 f805 	bl	8006d40 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006d36:	f000 f8d7 	bl	8006ee8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006d3a:	bf00      	nop
 8006d3c:	e7f0      	b.n	8006d20 <prvTimerTask+0x8>
	...

08006d40 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b084      	sub	sp, #16
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006d4a:	f7ff f96f 	bl	800602c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006d4e:	f107 0308 	add.w	r3, r7, #8
 8006d52:	4618      	mov	r0, r3
 8006d54:	f000 f866 	bl	8006e24 <prvSampleTimeNow>
 8006d58:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d130      	bne.n	8006dc2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d10a      	bne.n	8006d7c <prvProcessTimerOrBlockTask+0x3c>
 8006d66:	687a      	ldr	r2, [r7, #4]
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	429a      	cmp	r2, r3
 8006d6c:	d806      	bhi.n	8006d7c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006d6e:	f7ff f96b 	bl	8006048 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006d72:	68f9      	ldr	r1, [r7, #12]
 8006d74:	6878      	ldr	r0, [r7, #4]
 8006d76:	f7ff ff81 	bl	8006c7c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006d7a:	e024      	b.n	8006dc6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d008      	beq.n	8006d94 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006d82:	4b13      	ldr	r3, [pc, #76]	@ (8006dd0 <prvProcessTimerOrBlockTask+0x90>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d101      	bne.n	8006d90 <prvProcessTimerOrBlockTask+0x50>
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	e000      	b.n	8006d92 <prvProcessTimerOrBlockTask+0x52>
 8006d90:	2300      	movs	r3, #0
 8006d92:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006d94:	4b0f      	ldr	r3, [pc, #60]	@ (8006dd4 <prvProcessTimerOrBlockTask+0x94>)
 8006d96:	6818      	ldr	r0, [r3, #0]
 8006d98:	687a      	ldr	r2, [r7, #4]
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	1ad3      	subs	r3, r2, r3
 8006d9e:	683a      	ldr	r2, [r7, #0]
 8006da0:	4619      	mov	r1, r3
 8006da2:	f7fe feab 	bl	8005afc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006da6:	f7ff f94f 	bl	8006048 <xTaskResumeAll>
 8006daa:	4603      	mov	r3, r0
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d10a      	bne.n	8006dc6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006db0:	4b09      	ldr	r3, [pc, #36]	@ (8006dd8 <prvProcessTimerOrBlockTask+0x98>)
 8006db2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006db6:	601a      	str	r2, [r3, #0]
 8006db8:	f3bf 8f4f 	dsb	sy
 8006dbc:	f3bf 8f6f 	isb	sy
}
 8006dc0:	e001      	b.n	8006dc6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006dc2:	f7ff f941 	bl	8006048 <xTaskResumeAll>
}
 8006dc6:	bf00      	nop
 8006dc8:	3710      	adds	r7, #16
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}
 8006dce:	bf00      	nop
 8006dd0:	20000f04 	.word	0x20000f04
 8006dd4:	20000f08 	.word	0x20000f08
 8006dd8:	e000ed04 	.word	0xe000ed04

08006ddc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b085      	sub	sp, #20
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006de4:	4b0e      	ldr	r3, [pc, #56]	@ (8006e20 <prvGetNextExpireTime+0x44>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d101      	bne.n	8006df2 <prvGetNextExpireTime+0x16>
 8006dee:	2201      	movs	r2, #1
 8006df0:	e000      	b.n	8006df4 <prvGetNextExpireTime+0x18>
 8006df2:	2200      	movs	r2, #0
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d105      	bne.n	8006e0c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006e00:	4b07      	ldr	r3, [pc, #28]	@ (8006e20 <prvGetNextExpireTime+0x44>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	68db      	ldr	r3, [r3, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	60fb      	str	r3, [r7, #12]
 8006e0a:	e001      	b.n	8006e10 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006e10:	68fb      	ldr	r3, [r7, #12]
}
 8006e12:	4618      	mov	r0, r3
 8006e14:	3714      	adds	r7, #20
 8006e16:	46bd      	mov	sp, r7
 8006e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1c:	4770      	bx	lr
 8006e1e:	bf00      	nop
 8006e20:	20000f00 	.word	0x20000f00

08006e24 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b084      	sub	sp, #16
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006e2c:	f7ff f9aa 	bl	8006184 <xTaskGetTickCount>
 8006e30:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006e32:	4b0b      	ldr	r3, [pc, #44]	@ (8006e60 <prvSampleTimeNow+0x3c>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	68fa      	ldr	r2, [r7, #12]
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d205      	bcs.n	8006e48 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006e3c:	f000 f93a 	bl	80070b4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2201      	movs	r2, #1
 8006e44:	601a      	str	r2, [r3, #0]
 8006e46:	e002      	b.n	8006e4e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006e4e:	4a04      	ldr	r2, [pc, #16]	@ (8006e60 <prvSampleTimeNow+0x3c>)
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006e54:	68fb      	ldr	r3, [r7, #12]
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3710      	adds	r7, #16
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}
 8006e5e:	bf00      	nop
 8006e60:	20000f10 	.word	0x20000f10

08006e64 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b086      	sub	sp, #24
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	60f8      	str	r0, [r7, #12]
 8006e6c:	60b9      	str	r1, [r7, #8]
 8006e6e:	607a      	str	r2, [r7, #4]
 8006e70:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006e72:	2300      	movs	r3, #0
 8006e74:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	68ba      	ldr	r2, [r7, #8]
 8006e7a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	68fa      	ldr	r2, [r7, #12]
 8006e80:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006e82:	68ba      	ldr	r2, [r7, #8]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	429a      	cmp	r2, r3
 8006e88:	d812      	bhi.n	8006eb0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e8a:	687a      	ldr	r2, [r7, #4]
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	1ad2      	subs	r2, r2, r3
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	699b      	ldr	r3, [r3, #24]
 8006e94:	429a      	cmp	r2, r3
 8006e96:	d302      	bcc.n	8006e9e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006e98:	2301      	movs	r3, #1
 8006e9a:	617b      	str	r3, [r7, #20]
 8006e9c:	e01b      	b.n	8006ed6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006e9e:	4b10      	ldr	r3, [pc, #64]	@ (8006ee0 <prvInsertTimerInActiveList+0x7c>)
 8006ea0:	681a      	ldr	r2, [r3, #0]
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	3304      	adds	r3, #4
 8006ea6:	4619      	mov	r1, r3
 8006ea8:	4610      	mov	r0, r2
 8006eaa:	f7fe f88f 	bl	8004fcc <vListInsert>
 8006eae:	e012      	b.n	8006ed6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006eb0:	687a      	ldr	r2, [r7, #4]
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	d206      	bcs.n	8006ec6 <prvInsertTimerInActiveList+0x62>
 8006eb8:	68ba      	ldr	r2, [r7, #8]
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	429a      	cmp	r2, r3
 8006ebe:	d302      	bcc.n	8006ec6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	617b      	str	r3, [r7, #20]
 8006ec4:	e007      	b.n	8006ed6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006ec6:	4b07      	ldr	r3, [pc, #28]	@ (8006ee4 <prvInsertTimerInActiveList+0x80>)
 8006ec8:	681a      	ldr	r2, [r3, #0]
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	3304      	adds	r3, #4
 8006ece:	4619      	mov	r1, r3
 8006ed0:	4610      	mov	r0, r2
 8006ed2:	f7fe f87b 	bl	8004fcc <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006ed6:	697b      	ldr	r3, [r7, #20]
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3718      	adds	r7, #24
 8006edc:	46bd      	mov	sp, r7
 8006ede:	bd80      	pop	{r7, pc}
 8006ee0:	20000f04 	.word	0x20000f04
 8006ee4:	20000f00 	.word	0x20000f00

08006ee8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b08e      	sub	sp, #56	@ 0x38
 8006eec:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006eee:	e0ce      	b.n	800708e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	da19      	bge.n	8006f2a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006ef6:	1d3b      	adds	r3, r7, #4
 8006ef8:	3304      	adds	r3, #4
 8006efa:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006efc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d10b      	bne.n	8006f1a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006f02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f06:	f383 8811 	msr	BASEPRI, r3
 8006f0a:	f3bf 8f6f 	isb	sy
 8006f0e:	f3bf 8f4f 	dsb	sy
 8006f12:	61fb      	str	r3, [r7, #28]
}
 8006f14:	bf00      	nop
 8006f16:	bf00      	nop
 8006f18:	e7fd      	b.n	8006f16 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006f1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f20:	6850      	ldr	r0, [r2, #4]
 8006f22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f24:	6892      	ldr	r2, [r2, #8]
 8006f26:	4611      	mov	r1, r2
 8006f28:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	f2c0 80ae 	blt.w	800708e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f38:	695b      	ldr	r3, [r3, #20]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d004      	beq.n	8006f48 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f40:	3304      	adds	r3, #4
 8006f42:	4618      	mov	r0, r3
 8006f44:	f7fe f87b 	bl	800503e <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006f48:	463b      	mov	r3, r7
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	f7ff ff6a 	bl	8006e24 <prvSampleTimeNow>
 8006f50:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2b09      	cmp	r3, #9
 8006f56:	f200 8097 	bhi.w	8007088 <prvProcessReceivedCommands+0x1a0>
 8006f5a:	a201      	add	r2, pc, #4	@ (adr r2, 8006f60 <prvProcessReceivedCommands+0x78>)
 8006f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f60:	08006f89 	.word	0x08006f89
 8006f64:	08006f89 	.word	0x08006f89
 8006f68:	08006f89 	.word	0x08006f89
 8006f6c:	08006fff 	.word	0x08006fff
 8006f70:	08007013 	.word	0x08007013
 8006f74:	0800705f 	.word	0x0800705f
 8006f78:	08006f89 	.word	0x08006f89
 8006f7c:	08006f89 	.word	0x08006f89
 8006f80:	08006fff 	.word	0x08006fff
 8006f84:	08007013 	.word	0x08007013
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f8a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006f8e:	f043 0301 	orr.w	r3, r3, #1
 8006f92:	b2da      	uxtb	r2, r3
 8006f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f96:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006f9a:	68ba      	ldr	r2, [r7, #8]
 8006f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f9e:	699b      	ldr	r3, [r3, #24]
 8006fa0:	18d1      	adds	r1, r2, r3
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fa6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006fa8:	f7ff ff5c 	bl	8006e64 <prvInsertTimerInActiveList>
 8006fac:	4603      	mov	r3, r0
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d06c      	beq.n	800708c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fb4:	6a1b      	ldr	r3, [r3, #32]
 8006fb6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006fb8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fbc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006fc0:	f003 0304 	and.w	r3, r3, #4
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d061      	beq.n	800708c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006fc8:	68ba      	ldr	r2, [r7, #8]
 8006fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fcc:	699b      	ldr	r3, [r3, #24]
 8006fce:	441a      	add	r2, r3
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	9300      	str	r3, [sp, #0]
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	2100      	movs	r1, #0
 8006fd8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006fda:	f7ff fe01 	bl	8006be0 <xTimerGenericCommand>
 8006fde:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006fe0:	6a3b      	ldr	r3, [r7, #32]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d152      	bne.n	800708c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fea:	f383 8811 	msr	BASEPRI, r3
 8006fee:	f3bf 8f6f 	isb	sy
 8006ff2:	f3bf 8f4f 	dsb	sy
 8006ff6:	61bb      	str	r3, [r7, #24]
}
 8006ff8:	bf00      	nop
 8006ffa:	bf00      	nop
 8006ffc:	e7fd      	b.n	8006ffa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007000:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007004:	f023 0301 	bic.w	r3, r3, #1
 8007008:	b2da      	uxtb	r2, r3
 800700a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800700c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007010:	e03d      	b.n	800708e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007014:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007018:	f043 0301 	orr.w	r3, r3, #1
 800701c:	b2da      	uxtb	r2, r3
 800701e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007020:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007024:	68ba      	ldr	r2, [r7, #8]
 8007026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007028:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800702a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800702c:	699b      	ldr	r3, [r3, #24]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d10b      	bne.n	800704a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007036:	f383 8811 	msr	BASEPRI, r3
 800703a:	f3bf 8f6f 	isb	sy
 800703e:	f3bf 8f4f 	dsb	sy
 8007042:	617b      	str	r3, [r7, #20]
}
 8007044:	bf00      	nop
 8007046:	bf00      	nop
 8007048:	e7fd      	b.n	8007046 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800704a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800704c:	699a      	ldr	r2, [r3, #24]
 800704e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007050:	18d1      	adds	r1, r2, r3
 8007052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007054:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007056:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007058:	f7ff ff04 	bl	8006e64 <prvInsertTimerInActiveList>
					break;
 800705c:	e017      	b.n	800708e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800705e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007060:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007064:	f003 0302 	and.w	r3, r3, #2
 8007068:	2b00      	cmp	r3, #0
 800706a:	d103      	bne.n	8007074 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800706c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800706e:	f000 fbeb 	bl	8007848 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007072:	e00c      	b.n	800708e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007076:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800707a:	f023 0301 	bic.w	r3, r3, #1
 800707e:	b2da      	uxtb	r2, r3
 8007080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007082:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007086:	e002      	b.n	800708e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007088:	bf00      	nop
 800708a:	e000      	b.n	800708e <prvProcessReceivedCommands+0x1a6>
					break;
 800708c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800708e:	4b08      	ldr	r3, [pc, #32]	@ (80070b0 <prvProcessReceivedCommands+0x1c8>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	1d39      	adds	r1, r7, #4
 8007094:	2200      	movs	r2, #0
 8007096:	4618      	mov	r0, r3
 8007098:	f7fe fb14 	bl	80056c4 <xQueueReceive>
 800709c:	4603      	mov	r3, r0
 800709e:	2b00      	cmp	r3, #0
 80070a0:	f47f af26 	bne.w	8006ef0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80070a4:	bf00      	nop
 80070a6:	bf00      	nop
 80070a8:	3730      	adds	r7, #48	@ 0x30
 80070aa:	46bd      	mov	sp, r7
 80070ac:	bd80      	pop	{r7, pc}
 80070ae:	bf00      	nop
 80070b0:	20000f08 	.word	0x20000f08

080070b4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b088      	sub	sp, #32
 80070b8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80070ba:	e049      	b.n	8007150 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80070bc:	4b2e      	ldr	r3, [pc, #184]	@ (8007178 <prvSwitchTimerLists+0xc4>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	68db      	ldr	r3, [r3, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070c6:	4b2c      	ldr	r3, [pc, #176]	@ (8007178 <prvSwitchTimerLists+0xc4>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	68db      	ldr	r3, [r3, #12]
 80070cc:	68db      	ldr	r3, [r3, #12]
 80070ce:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	3304      	adds	r3, #4
 80070d4:	4618      	mov	r0, r3
 80070d6:	f7fd ffb2 	bl	800503e <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	6a1b      	ldr	r3, [r3, #32]
 80070de:	68f8      	ldr	r0, [r7, #12]
 80070e0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80070e8:	f003 0304 	and.w	r3, r3, #4
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d02f      	beq.n	8007150 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	699b      	ldr	r3, [r3, #24]
 80070f4:	693a      	ldr	r2, [r7, #16]
 80070f6:	4413      	add	r3, r2
 80070f8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80070fa:	68ba      	ldr	r2, [r7, #8]
 80070fc:	693b      	ldr	r3, [r7, #16]
 80070fe:	429a      	cmp	r2, r3
 8007100:	d90e      	bls.n	8007120 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	68ba      	ldr	r2, [r7, #8]
 8007106:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	68fa      	ldr	r2, [r7, #12]
 800710c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800710e:	4b1a      	ldr	r3, [pc, #104]	@ (8007178 <prvSwitchTimerLists+0xc4>)
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	3304      	adds	r3, #4
 8007116:	4619      	mov	r1, r3
 8007118:	4610      	mov	r0, r2
 800711a:	f7fd ff57 	bl	8004fcc <vListInsert>
 800711e:	e017      	b.n	8007150 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007120:	2300      	movs	r3, #0
 8007122:	9300      	str	r3, [sp, #0]
 8007124:	2300      	movs	r3, #0
 8007126:	693a      	ldr	r2, [r7, #16]
 8007128:	2100      	movs	r1, #0
 800712a:	68f8      	ldr	r0, [r7, #12]
 800712c:	f7ff fd58 	bl	8006be0 <xTimerGenericCommand>
 8007130:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d10b      	bne.n	8007150 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800713c:	f383 8811 	msr	BASEPRI, r3
 8007140:	f3bf 8f6f 	isb	sy
 8007144:	f3bf 8f4f 	dsb	sy
 8007148:	603b      	str	r3, [r7, #0]
}
 800714a:	bf00      	nop
 800714c:	bf00      	nop
 800714e:	e7fd      	b.n	800714c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007150:	4b09      	ldr	r3, [pc, #36]	@ (8007178 <prvSwitchTimerLists+0xc4>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d1b0      	bne.n	80070bc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800715a:	4b07      	ldr	r3, [pc, #28]	@ (8007178 <prvSwitchTimerLists+0xc4>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007160:	4b06      	ldr	r3, [pc, #24]	@ (800717c <prvSwitchTimerLists+0xc8>)
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4a04      	ldr	r2, [pc, #16]	@ (8007178 <prvSwitchTimerLists+0xc4>)
 8007166:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007168:	4a04      	ldr	r2, [pc, #16]	@ (800717c <prvSwitchTimerLists+0xc8>)
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	6013      	str	r3, [r2, #0]
}
 800716e:	bf00      	nop
 8007170:	3718      	adds	r7, #24
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}
 8007176:	bf00      	nop
 8007178:	20000f00 	.word	0x20000f00
 800717c:	20000f04 	.word	0x20000f04

08007180 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b082      	sub	sp, #8
 8007184:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007186:	f000 f96f 	bl	8007468 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800718a:	4b15      	ldr	r3, [pc, #84]	@ (80071e0 <prvCheckForValidListAndQueue+0x60>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d120      	bne.n	80071d4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007192:	4814      	ldr	r0, [pc, #80]	@ (80071e4 <prvCheckForValidListAndQueue+0x64>)
 8007194:	f7fd fec9 	bl	8004f2a <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007198:	4813      	ldr	r0, [pc, #76]	@ (80071e8 <prvCheckForValidListAndQueue+0x68>)
 800719a:	f7fd fec6 	bl	8004f2a <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800719e:	4b13      	ldr	r3, [pc, #76]	@ (80071ec <prvCheckForValidListAndQueue+0x6c>)
 80071a0:	4a10      	ldr	r2, [pc, #64]	@ (80071e4 <prvCheckForValidListAndQueue+0x64>)
 80071a2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80071a4:	4b12      	ldr	r3, [pc, #72]	@ (80071f0 <prvCheckForValidListAndQueue+0x70>)
 80071a6:	4a10      	ldr	r2, [pc, #64]	@ (80071e8 <prvCheckForValidListAndQueue+0x68>)
 80071a8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80071aa:	2300      	movs	r3, #0
 80071ac:	9300      	str	r3, [sp, #0]
 80071ae:	4b11      	ldr	r3, [pc, #68]	@ (80071f4 <prvCheckForValidListAndQueue+0x74>)
 80071b0:	4a11      	ldr	r2, [pc, #68]	@ (80071f8 <prvCheckForValidListAndQueue+0x78>)
 80071b2:	2110      	movs	r1, #16
 80071b4:	200a      	movs	r0, #10
 80071b6:	f7fd ffd7 	bl	8005168 <xQueueGenericCreateStatic>
 80071ba:	4603      	mov	r3, r0
 80071bc:	4a08      	ldr	r2, [pc, #32]	@ (80071e0 <prvCheckForValidListAndQueue+0x60>)
 80071be:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80071c0:	4b07      	ldr	r3, [pc, #28]	@ (80071e0 <prvCheckForValidListAndQueue+0x60>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d005      	beq.n	80071d4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80071c8:	4b05      	ldr	r3, [pc, #20]	@ (80071e0 <prvCheckForValidListAndQueue+0x60>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	490b      	ldr	r1, [pc, #44]	@ (80071fc <prvCheckForValidListAndQueue+0x7c>)
 80071ce:	4618      	mov	r0, r3
 80071d0:	f7fe fc6a 	bl	8005aa8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80071d4:	f000 f97a 	bl	80074cc <vPortExitCritical>
}
 80071d8:	bf00      	nop
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd80      	pop	{r7, pc}
 80071de:	bf00      	nop
 80071e0:	20000f08 	.word	0x20000f08
 80071e4:	20000ed8 	.word	0x20000ed8
 80071e8:	20000eec 	.word	0x20000eec
 80071ec:	20000f00 	.word	0x20000f00
 80071f0:	20000f04 	.word	0x20000f04
 80071f4:	20000fb4 	.word	0x20000fb4
 80071f8:	20000f14 	.word	0x20000f14
 80071fc:	08007e7c 	.word	0x08007e7c

08007200 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007200:	b480      	push	{r7}
 8007202:	b085      	sub	sp, #20
 8007204:	af00      	add	r7, sp, #0
 8007206:	60f8      	str	r0, [r7, #12]
 8007208:	60b9      	str	r1, [r7, #8]
 800720a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	3b04      	subs	r3, #4
 8007210:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007218:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	3b04      	subs	r3, #4
 800721e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	f023 0201 	bic.w	r2, r3, #1
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	3b04      	subs	r3, #4
 800722e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007230:	4a0c      	ldr	r2, [pc, #48]	@ (8007264 <pxPortInitialiseStack+0x64>)
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	3b14      	subs	r3, #20
 800723a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800723c:	687a      	ldr	r2, [r7, #4]
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	3b04      	subs	r3, #4
 8007246:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f06f 0202 	mvn.w	r2, #2
 800724e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	3b20      	subs	r3, #32
 8007254:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007256:	68fb      	ldr	r3, [r7, #12]
}
 8007258:	4618      	mov	r0, r3
 800725a:	3714      	adds	r7, #20
 800725c:	46bd      	mov	sp, r7
 800725e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007262:	4770      	bx	lr
 8007264:	08007269 	.word	0x08007269

08007268 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007268:	b480      	push	{r7}
 800726a:	b085      	sub	sp, #20
 800726c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800726e:	2300      	movs	r3, #0
 8007270:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007272:	4b13      	ldr	r3, [pc, #76]	@ (80072c0 <prvTaskExitError+0x58>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800727a:	d00b      	beq.n	8007294 <prvTaskExitError+0x2c>
	__asm volatile
 800727c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007280:	f383 8811 	msr	BASEPRI, r3
 8007284:	f3bf 8f6f 	isb	sy
 8007288:	f3bf 8f4f 	dsb	sy
 800728c:	60fb      	str	r3, [r7, #12]
}
 800728e:	bf00      	nop
 8007290:	bf00      	nop
 8007292:	e7fd      	b.n	8007290 <prvTaskExitError+0x28>
	__asm volatile
 8007294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007298:	f383 8811 	msr	BASEPRI, r3
 800729c:	f3bf 8f6f 	isb	sy
 80072a0:	f3bf 8f4f 	dsb	sy
 80072a4:	60bb      	str	r3, [r7, #8]
}
 80072a6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80072a8:	bf00      	nop
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d0fc      	beq.n	80072aa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80072b0:	bf00      	nop
 80072b2:	bf00      	nop
 80072b4:	3714      	adds	r7, #20
 80072b6:	46bd      	mov	sp, r7
 80072b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072bc:	4770      	bx	lr
 80072be:	bf00      	nop
 80072c0:	2000000c 	.word	0x2000000c
	...

080072d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80072d0:	4b07      	ldr	r3, [pc, #28]	@ (80072f0 <pxCurrentTCBConst2>)
 80072d2:	6819      	ldr	r1, [r3, #0]
 80072d4:	6808      	ldr	r0, [r1, #0]
 80072d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072da:	f380 8809 	msr	PSP, r0
 80072de:	f3bf 8f6f 	isb	sy
 80072e2:	f04f 0000 	mov.w	r0, #0
 80072e6:	f380 8811 	msr	BASEPRI, r0
 80072ea:	4770      	bx	lr
 80072ec:	f3af 8000 	nop.w

080072f0 <pxCurrentTCBConst2>:
 80072f0:	200009d8 	.word	0x200009d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80072f4:	bf00      	nop
 80072f6:	bf00      	nop

080072f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80072f8:	4808      	ldr	r0, [pc, #32]	@ (800731c <prvPortStartFirstTask+0x24>)
 80072fa:	6800      	ldr	r0, [r0, #0]
 80072fc:	6800      	ldr	r0, [r0, #0]
 80072fe:	f380 8808 	msr	MSP, r0
 8007302:	f04f 0000 	mov.w	r0, #0
 8007306:	f380 8814 	msr	CONTROL, r0
 800730a:	b662      	cpsie	i
 800730c:	b661      	cpsie	f
 800730e:	f3bf 8f4f 	dsb	sy
 8007312:	f3bf 8f6f 	isb	sy
 8007316:	df00      	svc	0
 8007318:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800731a:	bf00      	nop
 800731c:	e000ed08 	.word	0xe000ed08

08007320 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b086      	sub	sp, #24
 8007324:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007326:	4b47      	ldr	r3, [pc, #284]	@ (8007444 <xPortStartScheduler+0x124>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a47      	ldr	r2, [pc, #284]	@ (8007448 <xPortStartScheduler+0x128>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d10b      	bne.n	8007348 <xPortStartScheduler+0x28>
	__asm volatile
 8007330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007334:	f383 8811 	msr	BASEPRI, r3
 8007338:	f3bf 8f6f 	isb	sy
 800733c:	f3bf 8f4f 	dsb	sy
 8007340:	60fb      	str	r3, [r7, #12]
}
 8007342:	bf00      	nop
 8007344:	bf00      	nop
 8007346:	e7fd      	b.n	8007344 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007348:	4b3e      	ldr	r3, [pc, #248]	@ (8007444 <xPortStartScheduler+0x124>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4a3f      	ldr	r2, [pc, #252]	@ (800744c <xPortStartScheduler+0x12c>)
 800734e:	4293      	cmp	r3, r2
 8007350:	d10b      	bne.n	800736a <xPortStartScheduler+0x4a>
	__asm volatile
 8007352:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007356:	f383 8811 	msr	BASEPRI, r3
 800735a:	f3bf 8f6f 	isb	sy
 800735e:	f3bf 8f4f 	dsb	sy
 8007362:	613b      	str	r3, [r7, #16]
}
 8007364:	bf00      	nop
 8007366:	bf00      	nop
 8007368:	e7fd      	b.n	8007366 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800736a:	4b39      	ldr	r3, [pc, #228]	@ (8007450 <xPortStartScheduler+0x130>)
 800736c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	781b      	ldrb	r3, [r3, #0]
 8007372:	b2db      	uxtb	r3, r3
 8007374:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	22ff      	movs	r2, #255	@ 0xff
 800737a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	781b      	ldrb	r3, [r3, #0]
 8007380:	b2db      	uxtb	r3, r3
 8007382:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007384:	78fb      	ldrb	r3, [r7, #3]
 8007386:	b2db      	uxtb	r3, r3
 8007388:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800738c:	b2da      	uxtb	r2, r3
 800738e:	4b31      	ldr	r3, [pc, #196]	@ (8007454 <xPortStartScheduler+0x134>)
 8007390:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007392:	4b31      	ldr	r3, [pc, #196]	@ (8007458 <xPortStartScheduler+0x138>)
 8007394:	2207      	movs	r2, #7
 8007396:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007398:	e009      	b.n	80073ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800739a:	4b2f      	ldr	r3, [pc, #188]	@ (8007458 <xPortStartScheduler+0x138>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	3b01      	subs	r3, #1
 80073a0:	4a2d      	ldr	r2, [pc, #180]	@ (8007458 <xPortStartScheduler+0x138>)
 80073a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80073a4:	78fb      	ldrb	r3, [r7, #3]
 80073a6:	b2db      	uxtb	r3, r3
 80073a8:	005b      	lsls	r3, r3, #1
 80073aa:	b2db      	uxtb	r3, r3
 80073ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80073ae:	78fb      	ldrb	r3, [r7, #3]
 80073b0:	b2db      	uxtb	r3, r3
 80073b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073b6:	2b80      	cmp	r3, #128	@ 0x80
 80073b8:	d0ef      	beq.n	800739a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80073ba:	4b27      	ldr	r3, [pc, #156]	@ (8007458 <xPortStartScheduler+0x138>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f1c3 0307 	rsb	r3, r3, #7
 80073c2:	2b04      	cmp	r3, #4
 80073c4:	d00b      	beq.n	80073de <xPortStartScheduler+0xbe>
	__asm volatile
 80073c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ca:	f383 8811 	msr	BASEPRI, r3
 80073ce:	f3bf 8f6f 	isb	sy
 80073d2:	f3bf 8f4f 	dsb	sy
 80073d6:	60bb      	str	r3, [r7, #8]
}
 80073d8:	bf00      	nop
 80073da:	bf00      	nop
 80073dc:	e7fd      	b.n	80073da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80073de:	4b1e      	ldr	r3, [pc, #120]	@ (8007458 <xPortStartScheduler+0x138>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	021b      	lsls	r3, r3, #8
 80073e4:	4a1c      	ldr	r2, [pc, #112]	@ (8007458 <xPortStartScheduler+0x138>)
 80073e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80073e8:	4b1b      	ldr	r3, [pc, #108]	@ (8007458 <xPortStartScheduler+0x138>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80073f0:	4a19      	ldr	r2, [pc, #100]	@ (8007458 <xPortStartScheduler+0x138>)
 80073f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	b2da      	uxtb	r2, r3
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80073fc:	4b17      	ldr	r3, [pc, #92]	@ (800745c <xPortStartScheduler+0x13c>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a16      	ldr	r2, [pc, #88]	@ (800745c <xPortStartScheduler+0x13c>)
 8007402:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007406:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007408:	4b14      	ldr	r3, [pc, #80]	@ (800745c <xPortStartScheduler+0x13c>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a13      	ldr	r2, [pc, #76]	@ (800745c <xPortStartScheduler+0x13c>)
 800740e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007412:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007414:	f000 f8da 	bl	80075cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007418:	4b11      	ldr	r3, [pc, #68]	@ (8007460 <xPortStartScheduler+0x140>)
 800741a:	2200      	movs	r2, #0
 800741c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800741e:	f000 f8f9 	bl	8007614 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007422:	4b10      	ldr	r3, [pc, #64]	@ (8007464 <xPortStartScheduler+0x144>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	4a0f      	ldr	r2, [pc, #60]	@ (8007464 <xPortStartScheduler+0x144>)
 8007428:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800742c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800742e:	f7ff ff63 	bl	80072f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007432:	f7fe ff71 	bl	8006318 <vTaskSwitchContext>
	prvTaskExitError();
 8007436:	f7ff ff17 	bl	8007268 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800743a:	2300      	movs	r3, #0
}
 800743c:	4618      	mov	r0, r3
 800743e:	3718      	adds	r7, #24
 8007440:	46bd      	mov	sp, r7
 8007442:	bd80      	pop	{r7, pc}
 8007444:	e000ed00 	.word	0xe000ed00
 8007448:	410fc271 	.word	0x410fc271
 800744c:	410fc270 	.word	0x410fc270
 8007450:	e000e400 	.word	0xe000e400
 8007454:	20001004 	.word	0x20001004
 8007458:	20001008 	.word	0x20001008
 800745c:	e000ed20 	.word	0xe000ed20
 8007460:	2000000c 	.word	0x2000000c
 8007464:	e000ef34 	.word	0xe000ef34

08007468 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007468:	b480      	push	{r7}
 800746a:	b083      	sub	sp, #12
 800746c:	af00      	add	r7, sp, #0
	__asm volatile
 800746e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007472:	f383 8811 	msr	BASEPRI, r3
 8007476:	f3bf 8f6f 	isb	sy
 800747a:	f3bf 8f4f 	dsb	sy
 800747e:	607b      	str	r3, [r7, #4]
}
 8007480:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007482:	4b10      	ldr	r3, [pc, #64]	@ (80074c4 <vPortEnterCritical+0x5c>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	3301      	adds	r3, #1
 8007488:	4a0e      	ldr	r2, [pc, #56]	@ (80074c4 <vPortEnterCritical+0x5c>)
 800748a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800748c:	4b0d      	ldr	r3, [pc, #52]	@ (80074c4 <vPortEnterCritical+0x5c>)
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	2b01      	cmp	r3, #1
 8007492:	d110      	bne.n	80074b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007494:	4b0c      	ldr	r3, [pc, #48]	@ (80074c8 <vPortEnterCritical+0x60>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	b2db      	uxtb	r3, r3
 800749a:	2b00      	cmp	r3, #0
 800749c:	d00b      	beq.n	80074b6 <vPortEnterCritical+0x4e>
	__asm volatile
 800749e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074a2:	f383 8811 	msr	BASEPRI, r3
 80074a6:	f3bf 8f6f 	isb	sy
 80074aa:	f3bf 8f4f 	dsb	sy
 80074ae:	603b      	str	r3, [r7, #0]
}
 80074b0:	bf00      	nop
 80074b2:	bf00      	nop
 80074b4:	e7fd      	b.n	80074b2 <vPortEnterCritical+0x4a>
	}
}
 80074b6:	bf00      	nop
 80074b8:	370c      	adds	r7, #12
 80074ba:	46bd      	mov	sp, r7
 80074bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c0:	4770      	bx	lr
 80074c2:	bf00      	nop
 80074c4:	2000000c 	.word	0x2000000c
 80074c8:	e000ed04 	.word	0xe000ed04

080074cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80074cc:	b480      	push	{r7}
 80074ce:	b083      	sub	sp, #12
 80074d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80074d2:	4b12      	ldr	r3, [pc, #72]	@ (800751c <vPortExitCritical+0x50>)
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d10b      	bne.n	80074f2 <vPortExitCritical+0x26>
	__asm volatile
 80074da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074de:	f383 8811 	msr	BASEPRI, r3
 80074e2:	f3bf 8f6f 	isb	sy
 80074e6:	f3bf 8f4f 	dsb	sy
 80074ea:	607b      	str	r3, [r7, #4]
}
 80074ec:	bf00      	nop
 80074ee:	bf00      	nop
 80074f0:	e7fd      	b.n	80074ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80074f2:	4b0a      	ldr	r3, [pc, #40]	@ (800751c <vPortExitCritical+0x50>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	3b01      	subs	r3, #1
 80074f8:	4a08      	ldr	r2, [pc, #32]	@ (800751c <vPortExitCritical+0x50>)
 80074fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80074fc:	4b07      	ldr	r3, [pc, #28]	@ (800751c <vPortExitCritical+0x50>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d105      	bne.n	8007510 <vPortExitCritical+0x44>
 8007504:	2300      	movs	r3, #0
 8007506:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	f383 8811 	msr	BASEPRI, r3
}
 800750e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007510:	bf00      	nop
 8007512:	370c      	adds	r7, #12
 8007514:	46bd      	mov	sp, r7
 8007516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751a:	4770      	bx	lr
 800751c:	2000000c 	.word	0x2000000c

08007520 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007520:	f3ef 8009 	mrs	r0, PSP
 8007524:	f3bf 8f6f 	isb	sy
 8007528:	4b15      	ldr	r3, [pc, #84]	@ (8007580 <pxCurrentTCBConst>)
 800752a:	681a      	ldr	r2, [r3, #0]
 800752c:	f01e 0f10 	tst.w	lr, #16
 8007530:	bf08      	it	eq
 8007532:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007536:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800753a:	6010      	str	r0, [r2, #0]
 800753c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007540:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007544:	f380 8811 	msr	BASEPRI, r0
 8007548:	f3bf 8f4f 	dsb	sy
 800754c:	f3bf 8f6f 	isb	sy
 8007550:	f7fe fee2 	bl	8006318 <vTaskSwitchContext>
 8007554:	f04f 0000 	mov.w	r0, #0
 8007558:	f380 8811 	msr	BASEPRI, r0
 800755c:	bc09      	pop	{r0, r3}
 800755e:	6819      	ldr	r1, [r3, #0]
 8007560:	6808      	ldr	r0, [r1, #0]
 8007562:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007566:	f01e 0f10 	tst.w	lr, #16
 800756a:	bf08      	it	eq
 800756c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007570:	f380 8809 	msr	PSP, r0
 8007574:	f3bf 8f6f 	isb	sy
 8007578:	4770      	bx	lr
 800757a:	bf00      	nop
 800757c:	f3af 8000 	nop.w

08007580 <pxCurrentTCBConst>:
 8007580:	200009d8 	.word	0x200009d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007584:	bf00      	nop
 8007586:	bf00      	nop

08007588 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b082      	sub	sp, #8
 800758c:	af00      	add	r7, sp, #0
	__asm volatile
 800758e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007592:	f383 8811 	msr	BASEPRI, r3
 8007596:	f3bf 8f6f 	isb	sy
 800759a:	f3bf 8f4f 	dsb	sy
 800759e:	607b      	str	r3, [r7, #4]
}
 80075a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80075a2:	f7fe fdff 	bl	80061a4 <xTaskIncrementTick>
 80075a6:	4603      	mov	r3, r0
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d003      	beq.n	80075b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80075ac:	4b06      	ldr	r3, [pc, #24]	@ (80075c8 <xPortSysTickHandler+0x40>)
 80075ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075b2:	601a      	str	r2, [r3, #0]
 80075b4:	2300      	movs	r3, #0
 80075b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	f383 8811 	msr	BASEPRI, r3
}
 80075be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80075c0:	bf00      	nop
 80075c2:	3708      	adds	r7, #8
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bd80      	pop	{r7, pc}
 80075c8:	e000ed04 	.word	0xe000ed04

080075cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80075cc:	b480      	push	{r7}
 80075ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80075d0:	4b0b      	ldr	r3, [pc, #44]	@ (8007600 <vPortSetupTimerInterrupt+0x34>)
 80075d2:	2200      	movs	r2, #0
 80075d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80075d6:	4b0b      	ldr	r3, [pc, #44]	@ (8007604 <vPortSetupTimerInterrupt+0x38>)
 80075d8:	2200      	movs	r2, #0
 80075da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80075dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007608 <vPortSetupTimerInterrupt+0x3c>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4a0a      	ldr	r2, [pc, #40]	@ (800760c <vPortSetupTimerInterrupt+0x40>)
 80075e2:	fba2 2303 	umull	r2, r3, r2, r3
 80075e6:	099b      	lsrs	r3, r3, #6
 80075e8:	4a09      	ldr	r2, [pc, #36]	@ (8007610 <vPortSetupTimerInterrupt+0x44>)
 80075ea:	3b01      	subs	r3, #1
 80075ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80075ee:	4b04      	ldr	r3, [pc, #16]	@ (8007600 <vPortSetupTimerInterrupt+0x34>)
 80075f0:	2207      	movs	r2, #7
 80075f2:	601a      	str	r2, [r3, #0]
}
 80075f4:	bf00      	nop
 80075f6:	46bd      	mov	sp, r7
 80075f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fc:	4770      	bx	lr
 80075fe:	bf00      	nop
 8007600:	e000e010 	.word	0xe000e010
 8007604:	e000e018 	.word	0xe000e018
 8007608:	20000000 	.word	0x20000000
 800760c:	10624dd3 	.word	0x10624dd3
 8007610:	e000e014 	.word	0xe000e014

08007614 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007614:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007624 <vPortEnableVFP+0x10>
 8007618:	6801      	ldr	r1, [r0, #0]
 800761a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800761e:	6001      	str	r1, [r0, #0]
 8007620:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007622:	bf00      	nop
 8007624:	e000ed88 	.word	0xe000ed88

08007628 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007628:	b480      	push	{r7}
 800762a:	b085      	sub	sp, #20
 800762c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800762e:	f3ef 8305 	mrs	r3, IPSR
 8007632:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	2b0f      	cmp	r3, #15
 8007638:	d915      	bls.n	8007666 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800763a:	4a18      	ldr	r2, [pc, #96]	@ (800769c <vPortValidateInterruptPriority+0x74>)
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	4413      	add	r3, r2
 8007640:	781b      	ldrb	r3, [r3, #0]
 8007642:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007644:	4b16      	ldr	r3, [pc, #88]	@ (80076a0 <vPortValidateInterruptPriority+0x78>)
 8007646:	781b      	ldrb	r3, [r3, #0]
 8007648:	7afa      	ldrb	r2, [r7, #11]
 800764a:	429a      	cmp	r2, r3
 800764c:	d20b      	bcs.n	8007666 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800764e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007652:	f383 8811 	msr	BASEPRI, r3
 8007656:	f3bf 8f6f 	isb	sy
 800765a:	f3bf 8f4f 	dsb	sy
 800765e:	607b      	str	r3, [r7, #4]
}
 8007660:	bf00      	nop
 8007662:	bf00      	nop
 8007664:	e7fd      	b.n	8007662 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007666:	4b0f      	ldr	r3, [pc, #60]	@ (80076a4 <vPortValidateInterruptPriority+0x7c>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800766e:	4b0e      	ldr	r3, [pc, #56]	@ (80076a8 <vPortValidateInterruptPriority+0x80>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	429a      	cmp	r2, r3
 8007674:	d90b      	bls.n	800768e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007676:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800767a:	f383 8811 	msr	BASEPRI, r3
 800767e:	f3bf 8f6f 	isb	sy
 8007682:	f3bf 8f4f 	dsb	sy
 8007686:	603b      	str	r3, [r7, #0]
}
 8007688:	bf00      	nop
 800768a:	bf00      	nop
 800768c:	e7fd      	b.n	800768a <vPortValidateInterruptPriority+0x62>
	}
 800768e:	bf00      	nop
 8007690:	3714      	adds	r7, #20
 8007692:	46bd      	mov	sp, r7
 8007694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007698:	4770      	bx	lr
 800769a:	bf00      	nop
 800769c:	e000e3f0 	.word	0xe000e3f0
 80076a0:	20001004 	.word	0x20001004
 80076a4:	e000ed0c 	.word	0xe000ed0c
 80076a8:	20001008 	.word	0x20001008

080076ac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b08a      	sub	sp, #40	@ 0x28
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80076b4:	2300      	movs	r3, #0
 80076b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80076b8:	f7fe fcb8 	bl	800602c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80076bc:	4b5c      	ldr	r3, [pc, #368]	@ (8007830 <pvPortMalloc+0x184>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d101      	bne.n	80076c8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80076c4:	f000 f924 	bl	8007910 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80076c8:	4b5a      	ldr	r3, [pc, #360]	@ (8007834 <pvPortMalloc+0x188>)
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	4013      	ands	r3, r2
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	f040 8095 	bne.w	8007800 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d01e      	beq.n	800771a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80076dc:	2208      	movs	r2, #8
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	4413      	add	r3, r2
 80076e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f003 0307 	and.w	r3, r3, #7
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d015      	beq.n	800771a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f023 0307 	bic.w	r3, r3, #7
 80076f4:	3308      	adds	r3, #8
 80076f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	f003 0307 	and.w	r3, r3, #7
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d00b      	beq.n	800771a <pvPortMalloc+0x6e>
	__asm volatile
 8007702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007706:	f383 8811 	msr	BASEPRI, r3
 800770a:	f3bf 8f6f 	isb	sy
 800770e:	f3bf 8f4f 	dsb	sy
 8007712:	617b      	str	r3, [r7, #20]
}
 8007714:	bf00      	nop
 8007716:	bf00      	nop
 8007718:	e7fd      	b.n	8007716 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d06f      	beq.n	8007800 <pvPortMalloc+0x154>
 8007720:	4b45      	ldr	r3, [pc, #276]	@ (8007838 <pvPortMalloc+0x18c>)
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	687a      	ldr	r2, [r7, #4]
 8007726:	429a      	cmp	r2, r3
 8007728:	d86a      	bhi.n	8007800 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800772a:	4b44      	ldr	r3, [pc, #272]	@ (800783c <pvPortMalloc+0x190>)
 800772c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800772e:	4b43      	ldr	r3, [pc, #268]	@ (800783c <pvPortMalloc+0x190>)
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007734:	e004      	b.n	8007740 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007738:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800773a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007742:	685b      	ldr	r3, [r3, #4]
 8007744:	687a      	ldr	r2, [r7, #4]
 8007746:	429a      	cmp	r2, r3
 8007748:	d903      	bls.n	8007752 <pvPortMalloc+0xa6>
 800774a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d1f1      	bne.n	8007736 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007752:	4b37      	ldr	r3, [pc, #220]	@ (8007830 <pvPortMalloc+0x184>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007758:	429a      	cmp	r2, r3
 800775a:	d051      	beq.n	8007800 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800775c:	6a3b      	ldr	r3, [r7, #32]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	2208      	movs	r2, #8
 8007762:	4413      	add	r3, r2
 8007764:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007768:	681a      	ldr	r2, [r3, #0]
 800776a:	6a3b      	ldr	r3, [r7, #32]
 800776c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800776e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007770:	685a      	ldr	r2, [r3, #4]
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	1ad2      	subs	r2, r2, r3
 8007776:	2308      	movs	r3, #8
 8007778:	005b      	lsls	r3, r3, #1
 800777a:	429a      	cmp	r2, r3
 800777c:	d920      	bls.n	80077c0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800777e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	4413      	add	r3, r2
 8007784:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007786:	69bb      	ldr	r3, [r7, #24]
 8007788:	f003 0307 	and.w	r3, r3, #7
 800778c:	2b00      	cmp	r3, #0
 800778e:	d00b      	beq.n	80077a8 <pvPortMalloc+0xfc>
	__asm volatile
 8007790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007794:	f383 8811 	msr	BASEPRI, r3
 8007798:	f3bf 8f6f 	isb	sy
 800779c:	f3bf 8f4f 	dsb	sy
 80077a0:	613b      	str	r3, [r7, #16]
}
 80077a2:	bf00      	nop
 80077a4:	bf00      	nop
 80077a6:	e7fd      	b.n	80077a4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80077a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077aa:	685a      	ldr	r2, [r3, #4]
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	1ad2      	subs	r2, r2, r3
 80077b0:	69bb      	ldr	r3, [r7, #24]
 80077b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80077b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077b6:	687a      	ldr	r2, [r7, #4]
 80077b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80077ba:	69b8      	ldr	r0, [r7, #24]
 80077bc:	f000 f90a 	bl	80079d4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80077c0:	4b1d      	ldr	r3, [pc, #116]	@ (8007838 <pvPortMalloc+0x18c>)
 80077c2:	681a      	ldr	r2, [r3, #0]
 80077c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077c6:	685b      	ldr	r3, [r3, #4]
 80077c8:	1ad3      	subs	r3, r2, r3
 80077ca:	4a1b      	ldr	r2, [pc, #108]	@ (8007838 <pvPortMalloc+0x18c>)
 80077cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80077ce:	4b1a      	ldr	r3, [pc, #104]	@ (8007838 <pvPortMalloc+0x18c>)
 80077d0:	681a      	ldr	r2, [r3, #0]
 80077d2:	4b1b      	ldr	r3, [pc, #108]	@ (8007840 <pvPortMalloc+0x194>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	429a      	cmp	r2, r3
 80077d8:	d203      	bcs.n	80077e2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80077da:	4b17      	ldr	r3, [pc, #92]	@ (8007838 <pvPortMalloc+0x18c>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	4a18      	ldr	r2, [pc, #96]	@ (8007840 <pvPortMalloc+0x194>)
 80077e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80077e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077e4:	685a      	ldr	r2, [r3, #4]
 80077e6:	4b13      	ldr	r3, [pc, #76]	@ (8007834 <pvPortMalloc+0x188>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	431a      	orrs	r2, r3
 80077ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80077f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077f2:	2200      	movs	r2, #0
 80077f4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80077f6:	4b13      	ldr	r3, [pc, #76]	@ (8007844 <pvPortMalloc+0x198>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	3301      	adds	r3, #1
 80077fc:	4a11      	ldr	r2, [pc, #68]	@ (8007844 <pvPortMalloc+0x198>)
 80077fe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007800:	f7fe fc22 	bl	8006048 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007804:	69fb      	ldr	r3, [r7, #28]
 8007806:	f003 0307 	and.w	r3, r3, #7
 800780a:	2b00      	cmp	r3, #0
 800780c:	d00b      	beq.n	8007826 <pvPortMalloc+0x17a>
	__asm volatile
 800780e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007812:	f383 8811 	msr	BASEPRI, r3
 8007816:	f3bf 8f6f 	isb	sy
 800781a:	f3bf 8f4f 	dsb	sy
 800781e:	60fb      	str	r3, [r7, #12]
}
 8007820:	bf00      	nop
 8007822:	bf00      	nop
 8007824:	e7fd      	b.n	8007822 <pvPortMalloc+0x176>
	return pvReturn;
 8007826:	69fb      	ldr	r3, [r7, #28]
}
 8007828:	4618      	mov	r0, r3
 800782a:	3728      	adds	r7, #40	@ 0x28
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}
 8007830:	20001fb4 	.word	0x20001fb4
 8007834:	20001fc8 	.word	0x20001fc8
 8007838:	20001fb8 	.word	0x20001fb8
 800783c:	20001fac 	.word	0x20001fac
 8007840:	20001fbc 	.word	0x20001fbc
 8007844:	20001fc0 	.word	0x20001fc0

08007848 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b086      	sub	sp, #24
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d04f      	beq.n	80078fa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800785a:	2308      	movs	r3, #8
 800785c:	425b      	negs	r3, r3
 800785e:	697a      	ldr	r2, [r7, #20]
 8007860:	4413      	add	r3, r2
 8007862:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007864:	697b      	ldr	r3, [r7, #20]
 8007866:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007868:	693b      	ldr	r3, [r7, #16]
 800786a:	685a      	ldr	r2, [r3, #4]
 800786c:	4b25      	ldr	r3, [pc, #148]	@ (8007904 <vPortFree+0xbc>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4013      	ands	r3, r2
 8007872:	2b00      	cmp	r3, #0
 8007874:	d10b      	bne.n	800788e <vPortFree+0x46>
	__asm volatile
 8007876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800787a:	f383 8811 	msr	BASEPRI, r3
 800787e:	f3bf 8f6f 	isb	sy
 8007882:	f3bf 8f4f 	dsb	sy
 8007886:	60fb      	str	r3, [r7, #12]
}
 8007888:	bf00      	nop
 800788a:	bf00      	nop
 800788c:	e7fd      	b.n	800788a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800788e:	693b      	ldr	r3, [r7, #16]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d00b      	beq.n	80078ae <vPortFree+0x66>
	__asm volatile
 8007896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800789a:	f383 8811 	msr	BASEPRI, r3
 800789e:	f3bf 8f6f 	isb	sy
 80078a2:	f3bf 8f4f 	dsb	sy
 80078a6:	60bb      	str	r3, [r7, #8]
}
 80078a8:	bf00      	nop
 80078aa:	bf00      	nop
 80078ac:	e7fd      	b.n	80078aa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80078ae:	693b      	ldr	r3, [r7, #16]
 80078b0:	685a      	ldr	r2, [r3, #4]
 80078b2:	4b14      	ldr	r3, [pc, #80]	@ (8007904 <vPortFree+0xbc>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	4013      	ands	r3, r2
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d01e      	beq.n	80078fa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80078bc:	693b      	ldr	r3, [r7, #16]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d11a      	bne.n	80078fa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	685a      	ldr	r2, [r3, #4]
 80078c8:	4b0e      	ldr	r3, [pc, #56]	@ (8007904 <vPortFree+0xbc>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	43db      	mvns	r3, r3
 80078ce:	401a      	ands	r2, r3
 80078d0:	693b      	ldr	r3, [r7, #16]
 80078d2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80078d4:	f7fe fbaa 	bl	800602c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80078d8:	693b      	ldr	r3, [r7, #16]
 80078da:	685a      	ldr	r2, [r3, #4]
 80078dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007908 <vPortFree+0xc0>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4413      	add	r3, r2
 80078e2:	4a09      	ldr	r2, [pc, #36]	@ (8007908 <vPortFree+0xc0>)
 80078e4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80078e6:	6938      	ldr	r0, [r7, #16]
 80078e8:	f000 f874 	bl	80079d4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80078ec:	4b07      	ldr	r3, [pc, #28]	@ (800790c <vPortFree+0xc4>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	3301      	adds	r3, #1
 80078f2:	4a06      	ldr	r2, [pc, #24]	@ (800790c <vPortFree+0xc4>)
 80078f4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80078f6:	f7fe fba7 	bl	8006048 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80078fa:	bf00      	nop
 80078fc:	3718      	adds	r7, #24
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}
 8007902:	bf00      	nop
 8007904:	20001fc8 	.word	0x20001fc8
 8007908:	20001fb8 	.word	0x20001fb8
 800790c:	20001fc4 	.word	0x20001fc4

08007910 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007910:	b480      	push	{r7}
 8007912:	b085      	sub	sp, #20
 8007914:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007916:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 800791a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800791c:	4b27      	ldr	r3, [pc, #156]	@ (80079bc <prvHeapInit+0xac>)
 800791e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	f003 0307 	and.w	r3, r3, #7
 8007926:	2b00      	cmp	r3, #0
 8007928:	d00c      	beq.n	8007944 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	3307      	adds	r3, #7
 800792e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	f023 0307 	bic.w	r3, r3, #7
 8007936:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007938:	68ba      	ldr	r2, [r7, #8]
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	1ad3      	subs	r3, r2, r3
 800793e:	4a1f      	ldr	r2, [pc, #124]	@ (80079bc <prvHeapInit+0xac>)
 8007940:	4413      	add	r3, r2
 8007942:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007948:	4a1d      	ldr	r2, [pc, #116]	@ (80079c0 <prvHeapInit+0xb0>)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800794e:	4b1c      	ldr	r3, [pc, #112]	@ (80079c0 <prvHeapInit+0xb0>)
 8007950:	2200      	movs	r2, #0
 8007952:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	68ba      	ldr	r2, [r7, #8]
 8007958:	4413      	add	r3, r2
 800795a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800795c:	2208      	movs	r2, #8
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	1a9b      	subs	r3, r3, r2
 8007962:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	f023 0307 	bic.w	r3, r3, #7
 800796a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	4a15      	ldr	r2, [pc, #84]	@ (80079c4 <prvHeapInit+0xb4>)
 8007970:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007972:	4b14      	ldr	r3, [pc, #80]	@ (80079c4 <prvHeapInit+0xb4>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	2200      	movs	r2, #0
 8007978:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800797a:	4b12      	ldr	r3, [pc, #72]	@ (80079c4 <prvHeapInit+0xb4>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	2200      	movs	r2, #0
 8007980:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	68fa      	ldr	r2, [r7, #12]
 800798a:	1ad2      	subs	r2, r2, r3
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007990:	4b0c      	ldr	r3, [pc, #48]	@ (80079c4 <prvHeapInit+0xb4>)
 8007992:	681a      	ldr	r2, [r3, #0]
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	685b      	ldr	r3, [r3, #4]
 800799c:	4a0a      	ldr	r2, [pc, #40]	@ (80079c8 <prvHeapInit+0xb8>)
 800799e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	685b      	ldr	r3, [r3, #4]
 80079a4:	4a09      	ldr	r2, [pc, #36]	@ (80079cc <prvHeapInit+0xbc>)
 80079a6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80079a8:	4b09      	ldr	r3, [pc, #36]	@ (80079d0 <prvHeapInit+0xc0>)
 80079aa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80079ae:	601a      	str	r2, [r3, #0]
}
 80079b0:	bf00      	nop
 80079b2:	3714      	adds	r7, #20
 80079b4:	46bd      	mov	sp, r7
 80079b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ba:	4770      	bx	lr
 80079bc:	2000100c 	.word	0x2000100c
 80079c0:	20001fac 	.word	0x20001fac
 80079c4:	20001fb4 	.word	0x20001fb4
 80079c8:	20001fbc 	.word	0x20001fbc
 80079cc:	20001fb8 	.word	0x20001fb8
 80079d0:	20001fc8 	.word	0x20001fc8

080079d4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80079d4:	b480      	push	{r7}
 80079d6:	b085      	sub	sp, #20
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80079dc:	4b28      	ldr	r3, [pc, #160]	@ (8007a80 <prvInsertBlockIntoFreeList+0xac>)
 80079de:	60fb      	str	r3, [r7, #12]
 80079e0:	e002      	b.n	80079e8 <prvInsertBlockIntoFreeList+0x14>
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	60fb      	str	r3, [r7, #12]
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	687a      	ldr	r2, [r7, #4]
 80079ee:	429a      	cmp	r2, r3
 80079f0:	d8f7      	bhi.n	80079e2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	68ba      	ldr	r2, [r7, #8]
 80079fc:	4413      	add	r3, r2
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d108      	bne.n	8007a16 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	685a      	ldr	r2, [r3, #4]
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	685b      	ldr	r3, [r3, #4]
 8007a0c:	441a      	add	r2, r3
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	685b      	ldr	r3, [r3, #4]
 8007a1e:	68ba      	ldr	r2, [r7, #8]
 8007a20:	441a      	add	r2, r3
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	429a      	cmp	r2, r3
 8007a28:	d118      	bne.n	8007a5c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681a      	ldr	r2, [r3, #0]
 8007a2e:	4b15      	ldr	r3, [pc, #84]	@ (8007a84 <prvInsertBlockIntoFreeList+0xb0>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	429a      	cmp	r2, r3
 8007a34:	d00d      	beq.n	8007a52 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	685a      	ldr	r2, [r3, #4]
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	685b      	ldr	r3, [r3, #4]
 8007a40:	441a      	add	r2, r3
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	681a      	ldr	r2, [r3, #0]
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	601a      	str	r2, [r3, #0]
 8007a50:	e008      	b.n	8007a64 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007a52:	4b0c      	ldr	r3, [pc, #48]	@ (8007a84 <prvInsertBlockIntoFreeList+0xb0>)
 8007a54:	681a      	ldr	r2, [r3, #0]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	601a      	str	r2, [r3, #0]
 8007a5a:	e003      	b.n	8007a64 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681a      	ldr	r2, [r3, #0]
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007a64:	68fa      	ldr	r2, [r7, #12]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	429a      	cmp	r2, r3
 8007a6a:	d002      	beq.n	8007a72 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	687a      	ldr	r2, [r7, #4]
 8007a70:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007a72:	bf00      	nop
 8007a74:	3714      	adds	r7, #20
 8007a76:	46bd      	mov	sp, r7
 8007a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7c:	4770      	bx	lr
 8007a7e:	bf00      	nop
 8007a80:	20001fac 	.word	0x20001fac
 8007a84:	20001fb4 	.word	0x20001fb4

08007a88 <malloc>:
 8007a88:	4b02      	ldr	r3, [pc, #8]	@ (8007a94 <malloc+0xc>)
 8007a8a:	4601      	mov	r1, r0
 8007a8c:	6818      	ldr	r0, [r3, #0]
 8007a8e:	f000 b82d 	b.w	8007aec <_malloc_r>
 8007a92:	bf00      	nop
 8007a94:	20000010 	.word	0x20000010

08007a98 <free>:
 8007a98:	4b02      	ldr	r3, [pc, #8]	@ (8007aa4 <free+0xc>)
 8007a9a:	4601      	mov	r1, r0
 8007a9c:	6818      	ldr	r0, [r3, #0]
 8007a9e:	f000 b95b 	b.w	8007d58 <_free_r>
 8007aa2:	bf00      	nop
 8007aa4:	20000010 	.word	0x20000010

08007aa8 <sbrk_aligned>:
 8007aa8:	b570      	push	{r4, r5, r6, lr}
 8007aaa:	4e0f      	ldr	r6, [pc, #60]	@ (8007ae8 <sbrk_aligned+0x40>)
 8007aac:	460c      	mov	r4, r1
 8007aae:	6831      	ldr	r1, [r6, #0]
 8007ab0:	4605      	mov	r5, r0
 8007ab2:	b911      	cbnz	r1, 8007aba <sbrk_aligned+0x12>
 8007ab4:	f000 f8ae 	bl	8007c14 <_sbrk_r>
 8007ab8:	6030      	str	r0, [r6, #0]
 8007aba:	4621      	mov	r1, r4
 8007abc:	4628      	mov	r0, r5
 8007abe:	f000 f8a9 	bl	8007c14 <_sbrk_r>
 8007ac2:	1c43      	adds	r3, r0, #1
 8007ac4:	d103      	bne.n	8007ace <sbrk_aligned+0x26>
 8007ac6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007aca:	4620      	mov	r0, r4
 8007acc:	bd70      	pop	{r4, r5, r6, pc}
 8007ace:	1cc4      	adds	r4, r0, #3
 8007ad0:	f024 0403 	bic.w	r4, r4, #3
 8007ad4:	42a0      	cmp	r0, r4
 8007ad6:	d0f8      	beq.n	8007aca <sbrk_aligned+0x22>
 8007ad8:	1a21      	subs	r1, r4, r0
 8007ada:	4628      	mov	r0, r5
 8007adc:	f000 f89a 	bl	8007c14 <_sbrk_r>
 8007ae0:	3001      	adds	r0, #1
 8007ae2:	d1f2      	bne.n	8007aca <sbrk_aligned+0x22>
 8007ae4:	e7ef      	b.n	8007ac6 <sbrk_aligned+0x1e>
 8007ae6:	bf00      	nop
 8007ae8:	20001fcc 	.word	0x20001fcc

08007aec <_malloc_r>:
 8007aec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007af0:	1ccd      	adds	r5, r1, #3
 8007af2:	f025 0503 	bic.w	r5, r5, #3
 8007af6:	3508      	adds	r5, #8
 8007af8:	2d0c      	cmp	r5, #12
 8007afa:	bf38      	it	cc
 8007afc:	250c      	movcc	r5, #12
 8007afe:	2d00      	cmp	r5, #0
 8007b00:	4606      	mov	r6, r0
 8007b02:	db01      	blt.n	8007b08 <_malloc_r+0x1c>
 8007b04:	42a9      	cmp	r1, r5
 8007b06:	d904      	bls.n	8007b12 <_malloc_r+0x26>
 8007b08:	230c      	movs	r3, #12
 8007b0a:	6033      	str	r3, [r6, #0]
 8007b0c:	2000      	movs	r0, #0
 8007b0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007be8 <_malloc_r+0xfc>
 8007b16:	f000 f869 	bl	8007bec <__malloc_lock>
 8007b1a:	f8d8 3000 	ldr.w	r3, [r8]
 8007b1e:	461c      	mov	r4, r3
 8007b20:	bb44      	cbnz	r4, 8007b74 <_malloc_r+0x88>
 8007b22:	4629      	mov	r1, r5
 8007b24:	4630      	mov	r0, r6
 8007b26:	f7ff ffbf 	bl	8007aa8 <sbrk_aligned>
 8007b2a:	1c43      	adds	r3, r0, #1
 8007b2c:	4604      	mov	r4, r0
 8007b2e:	d158      	bne.n	8007be2 <_malloc_r+0xf6>
 8007b30:	f8d8 4000 	ldr.w	r4, [r8]
 8007b34:	4627      	mov	r7, r4
 8007b36:	2f00      	cmp	r7, #0
 8007b38:	d143      	bne.n	8007bc2 <_malloc_r+0xd6>
 8007b3a:	2c00      	cmp	r4, #0
 8007b3c:	d04b      	beq.n	8007bd6 <_malloc_r+0xea>
 8007b3e:	6823      	ldr	r3, [r4, #0]
 8007b40:	4639      	mov	r1, r7
 8007b42:	4630      	mov	r0, r6
 8007b44:	eb04 0903 	add.w	r9, r4, r3
 8007b48:	f000 f864 	bl	8007c14 <_sbrk_r>
 8007b4c:	4581      	cmp	r9, r0
 8007b4e:	d142      	bne.n	8007bd6 <_malloc_r+0xea>
 8007b50:	6821      	ldr	r1, [r4, #0]
 8007b52:	1a6d      	subs	r5, r5, r1
 8007b54:	4629      	mov	r1, r5
 8007b56:	4630      	mov	r0, r6
 8007b58:	f7ff ffa6 	bl	8007aa8 <sbrk_aligned>
 8007b5c:	3001      	adds	r0, #1
 8007b5e:	d03a      	beq.n	8007bd6 <_malloc_r+0xea>
 8007b60:	6823      	ldr	r3, [r4, #0]
 8007b62:	442b      	add	r3, r5
 8007b64:	6023      	str	r3, [r4, #0]
 8007b66:	f8d8 3000 	ldr.w	r3, [r8]
 8007b6a:	685a      	ldr	r2, [r3, #4]
 8007b6c:	bb62      	cbnz	r2, 8007bc8 <_malloc_r+0xdc>
 8007b6e:	f8c8 7000 	str.w	r7, [r8]
 8007b72:	e00f      	b.n	8007b94 <_malloc_r+0xa8>
 8007b74:	6822      	ldr	r2, [r4, #0]
 8007b76:	1b52      	subs	r2, r2, r5
 8007b78:	d420      	bmi.n	8007bbc <_malloc_r+0xd0>
 8007b7a:	2a0b      	cmp	r2, #11
 8007b7c:	d917      	bls.n	8007bae <_malloc_r+0xc2>
 8007b7e:	1961      	adds	r1, r4, r5
 8007b80:	42a3      	cmp	r3, r4
 8007b82:	6025      	str	r5, [r4, #0]
 8007b84:	bf18      	it	ne
 8007b86:	6059      	strne	r1, [r3, #4]
 8007b88:	6863      	ldr	r3, [r4, #4]
 8007b8a:	bf08      	it	eq
 8007b8c:	f8c8 1000 	streq.w	r1, [r8]
 8007b90:	5162      	str	r2, [r4, r5]
 8007b92:	604b      	str	r3, [r1, #4]
 8007b94:	4630      	mov	r0, r6
 8007b96:	f000 f82f 	bl	8007bf8 <__malloc_unlock>
 8007b9a:	f104 000b 	add.w	r0, r4, #11
 8007b9e:	1d23      	adds	r3, r4, #4
 8007ba0:	f020 0007 	bic.w	r0, r0, #7
 8007ba4:	1ac2      	subs	r2, r0, r3
 8007ba6:	bf1c      	itt	ne
 8007ba8:	1a1b      	subne	r3, r3, r0
 8007baa:	50a3      	strne	r3, [r4, r2]
 8007bac:	e7af      	b.n	8007b0e <_malloc_r+0x22>
 8007bae:	6862      	ldr	r2, [r4, #4]
 8007bb0:	42a3      	cmp	r3, r4
 8007bb2:	bf0c      	ite	eq
 8007bb4:	f8c8 2000 	streq.w	r2, [r8]
 8007bb8:	605a      	strne	r2, [r3, #4]
 8007bba:	e7eb      	b.n	8007b94 <_malloc_r+0xa8>
 8007bbc:	4623      	mov	r3, r4
 8007bbe:	6864      	ldr	r4, [r4, #4]
 8007bc0:	e7ae      	b.n	8007b20 <_malloc_r+0x34>
 8007bc2:	463c      	mov	r4, r7
 8007bc4:	687f      	ldr	r7, [r7, #4]
 8007bc6:	e7b6      	b.n	8007b36 <_malloc_r+0x4a>
 8007bc8:	461a      	mov	r2, r3
 8007bca:	685b      	ldr	r3, [r3, #4]
 8007bcc:	42a3      	cmp	r3, r4
 8007bce:	d1fb      	bne.n	8007bc8 <_malloc_r+0xdc>
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	6053      	str	r3, [r2, #4]
 8007bd4:	e7de      	b.n	8007b94 <_malloc_r+0xa8>
 8007bd6:	230c      	movs	r3, #12
 8007bd8:	6033      	str	r3, [r6, #0]
 8007bda:	4630      	mov	r0, r6
 8007bdc:	f000 f80c 	bl	8007bf8 <__malloc_unlock>
 8007be0:	e794      	b.n	8007b0c <_malloc_r+0x20>
 8007be2:	6005      	str	r5, [r0, #0]
 8007be4:	e7d6      	b.n	8007b94 <_malloc_r+0xa8>
 8007be6:	bf00      	nop
 8007be8:	20001fd0 	.word	0x20001fd0

08007bec <__malloc_lock>:
 8007bec:	4801      	ldr	r0, [pc, #4]	@ (8007bf4 <__malloc_lock+0x8>)
 8007bee:	f000 b845 	b.w	8007c7c <__retarget_lock_acquire_recursive>
 8007bf2:	bf00      	nop
 8007bf4:	2000210c 	.word	0x2000210c

08007bf8 <__malloc_unlock>:
 8007bf8:	4801      	ldr	r0, [pc, #4]	@ (8007c00 <__malloc_unlock+0x8>)
 8007bfa:	f000 b840 	b.w	8007c7e <__retarget_lock_release_recursive>
 8007bfe:	bf00      	nop
 8007c00:	2000210c 	.word	0x2000210c

08007c04 <memset>:
 8007c04:	4402      	add	r2, r0
 8007c06:	4603      	mov	r3, r0
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d100      	bne.n	8007c0e <memset+0xa>
 8007c0c:	4770      	bx	lr
 8007c0e:	f803 1b01 	strb.w	r1, [r3], #1
 8007c12:	e7f9      	b.n	8007c08 <memset+0x4>

08007c14 <_sbrk_r>:
 8007c14:	b538      	push	{r3, r4, r5, lr}
 8007c16:	4d06      	ldr	r5, [pc, #24]	@ (8007c30 <_sbrk_r+0x1c>)
 8007c18:	2300      	movs	r3, #0
 8007c1a:	4604      	mov	r4, r0
 8007c1c:	4608      	mov	r0, r1
 8007c1e:	602b      	str	r3, [r5, #0]
 8007c20:	f000 f8e4 	bl	8007dec <_sbrk>
 8007c24:	1c43      	adds	r3, r0, #1
 8007c26:	d102      	bne.n	8007c2e <_sbrk_r+0x1a>
 8007c28:	682b      	ldr	r3, [r5, #0]
 8007c2a:	b103      	cbz	r3, 8007c2e <_sbrk_r+0x1a>
 8007c2c:	6023      	str	r3, [r4, #0]
 8007c2e:	bd38      	pop	{r3, r4, r5, pc}
 8007c30:	20002110 	.word	0x20002110

08007c34 <__libc_init_array>:
 8007c34:	b570      	push	{r4, r5, r6, lr}
 8007c36:	4d0d      	ldr	r5, [pc, #52]	@ (8007c6c <__libc_init_array+0x38>)
 8007c38:	4c0d      	ldr	r4, [pc, #52]	@ (8007c70 <__libc_init_array+0x3c>)
 8007c3a:	1b64      	subs	r4, r4, r5
 8007c3c:	10a4      	asrs	r4, r4, #2
 8007c3e:	2600      	movs	r6, #0
 8007c40:	42a6      	cmp	r6, r4
 8007c42:	d109      	bne.n	8007c58 <__libc_init_array+0x24>
 8007c44:	4d0b      	ldr	r5, [pc, #44]	@ (8007c74 <__libc_init_array+0x40>)
 8007c46:	4c0c      	ldr	r4, [pc, #48]	@ (8007c78 <__libc_init_array+0x44>)
 8007c48:	f000 f8de 	bl	8007e08 <_init>
 8007c4c:	1b64      	subs	r4, r4, r5
 8007c4e:	10a4      	asrs	r4, r4, #2
 8007c50:	2600      	movs	r6, #0
 8007c52:	42a6      	cmp	r6, r4
 8007c54:	d105      	bne.n	8007c62 <__libc_init_array+0x2e>
 8007c56:	bd70      	pop	{r4, r5, r6, pc}
 8007c58:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c5c:	4798      	blx	r3
 8007c5e:	3601      	adds	r6, #1
 8007c60:	e7ee      	b.n	8007c40 <__libc_init_array+0xc>
 8007c62:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c66:	4798      	blx	r3
 8007c68:	3601      	adds	r6, #1
 8007c6a:	e7f2      	b.n	8007c52 <__libc_init_array+0x1e>
 8007c6c:	08007f88 	.word	0x08007f88
 8007c70:	08007f88 	.word	0x08007f88
 8007c74:	08007f88 	.word	0x08007f88
 8007c78:	08007f8c 	.word	0x08007f8c

08007c7c <__retarget_lock_acquire_recursive>:
 8007c7c:	4770      	bx	lr

08007c7e <__retarget_lock_release_recursive>:
 8007c7e:	4770      	bx	lr

08007c80 <_reclaim_reent>:
 8007c80:	4b2d      	ldr	r3, [pc, #180]	@ (8007d38 <_reclaim_reent+0xb8>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	4283      	cmp	r3, r0
 8007c86:	b570      	push	{r4, r5, r6, lr}
 8007c88:	4604      	mov	r4, r0
 8007c8a:	d053      	beq.n	8007d34 <_reclaim_reent+0xb4>
 8007c8c:	69c3      	ldr	r3, [r0, #28]
 8007c8e:	b31b      	cbz	r3, 8007cd8 <_reclaim_reent+0x58>
 8007c90:	68db      	ldr	r3, [r3, #12]
 8007c92:	b163      	cbz	r3, 8007cae <_reclaim_reent+0x2e>
 8007c94:	2500      	movs	r5, #0
 8007c96:	69e3      	ldr	r3, [r4, #28]
 8007c98:	68db      	ldr	r3, [r3, #12]
 8007c9a:	5959      	ldr	r1, [r3, r5]
 8007c9c:	b9b1      	cbnz	r1, 8007ccc <_reclaim_reent+0x4c>
 8007c9e:	3504      	adds	r5, #4
 8007ca0:	2d80      	cmp	r5, #128	@ 0x80
 8007ca2:	d1f8      	bne.n	8007c96 <_reclaim_reent+0x16>
 8007ca4:	69e3      	ldr	r3, [r4, #28]
 8007ca6:	4620      	mov	r0, r4
 8007ca8:	68d9      	ldr	r1, [r3, #12]
 8007caa:	f000 f855 	bl	8007d58 <_free_r>
 8007cae:	69e3      	ldr	r3, [r4, #28]
 8007cb0:	6819      	ldr	r1, [r3, #0]
 8007cb2:	b111      	cbz	r1, 8007cba <_reclaim_reent+0x3a>
 8007cb4:	4620      	mov	r0, r4
 8007cb6:	f000 f84f 	bl	8007d58 <_free_r>
 8007cba:	69e3      	ldr	r3, [r4, #28]
 8007cbc:	689d      	ldr	r5, [r3, #8]
 8007cbe:	b15d      	cbz	r5, 8007cd8 <_reclaim_reent+0x58>
 8007cc0:	4629      	mov	r1, r5
 8007cc2:	4620      	mov	r0, r4
 8007cc4:	682d      	ldr	r5, [r5, #0]
 8007cc6:	f000 f847 	bl	8007d58 <_free_r>
 8007cca:	e7f8      	b.n	8007cbe <_reclaim_reent+0x3e>
 8007ccc:	680e      	ldr	r6, [r1, #0]
 8007cce:	4620      	mov	r0, r4
 8007cd0:	f000 f842 	bl	8007d58 <_free_r>
 8007cd4:	4631      	mov	r1, r6
 8007cd6:	e7e1      	b.n	8007c9c <_reclaim_reent+0x1c>
 8007cd8:	6961      	ldr	r1, [r4, #20]
 8007cda:	b111      	cbz	r1, 8007ce2 <_reclaim_reent+0x62>
 8007cdc:	4620      	mov	r0, r4
 8007cde:	f000 f83b 	bl	8007d58 <_free_r>
 8007ce2:	69e1      	ldr	r1, [r4, #28]
 8007ce4:	b111      	cbz	r1, 8007cec <_reclaim_reent+0x6c>
 8007ce6:	4620      	mov	r0, r4
 8007ce8:	f000 f836 	bl	8007d58 <_free_r>
 8007cec:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007cee:	b111      	cbz	r1, 8007cf6 <_reclaim_reent+0x76>
 8007cf0:	4620      	mov	r0, r4
 8007cf2:	f000 f831 	bl	8007d58 <_free_r>
 8007cf6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007cf8:	b111      	cbz	r1, 8007d00 <_reclaim_reent+0x80>
 8007cfa:	4620      	mov	r0, r4
 8007cfc:	f000 f82c 	bl	8007d58 <_free_r>
 8007d00:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007d02:	b111      	cbz	r1, 8007d0a <_reclaim_reent+0x8a>
 8007d04:	4620      	mov	r0, r4
 8007d06:	f000 f827 	bl	8007d58 <_free_r>
 8007d0a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007d0c:	b111      	cbz	r1, 8007d14 <_reclaim_reent+0x94>
 8007d0e:	4620      	mov	r0, r4
 8007d10:	f000 f822 	bl	8007d58 <_free_r>
 8007d14:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007d16:	b111      	cbz	r1, 8007d1e <_reclaim_reent+0x9e>
 8007d18:	4620      	mov	r0, r4
 8007d1a:	f000 f81d 	bl	8007d58 <_free_r>
 8007d1e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007d20:	b111      	cbz	r1, 8007d28 <_reclaim_reent+0xa8>
 8007d22:	4620      	mov	r0, r4
 8007d24:	f000 f818 	bl	8007d58 <_free_r>
 8007d28:	6a23      	ldr	r3, [r4, #32]
 8007d2a:	b11b      	cbz	r3, 8007d34 <_reclaim_reent+0xb4>
 8007d2c:	4620      	mov	r0, r4
 8007d2e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007d32:	4718      	bx	r3
 8007d34:	bd70      	pop	{r4, r5, r6, pc}
 8007d36:	bf00      	nop
 8007d38:	20000010 	.word	0x20000010

08007d3c <memcpy>:
 8007d3c:	440a      	add	r2, r1
 8007d3e:	4291      	cmp	r1, r2
 8007d40:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007d44:	d100      	bne.n	8007d48 <memcpy+0xc>
 8007d46:	4770      	bx	lr
 8007d48:	b510      	push	{r4, lr}
 8007d4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d4e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d52:	4291      	cmp	r1, r2
 8007d54:	d1f9      	bne.n	8007d4a <memcpy+0xe>
 8007d56:	bd10      	pop	{r4, pc}

08007d58 <_free_r>:
 8007d58:	b538      	push	{r3, r4, r5, lr}
 8007d5a:	4605      	mov	r5, r0
 8007d5c:	2900      	cmp	r1, #0
 8007d5e:	d041      	beq.n	8007de4 <_free_r+0x8c>
 8007d60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d64:	1f0c      	subs	r4, r1, #4
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	bfb8      	it	lt
 8007d6a:	18e4      	addlt	r4, r4, r3
 8007d6c:	f7ff ff3e 	bl	8007bec <__malloc_lock>
 8007d70:	4a1d      	ldr	r2, [pc, #116]	@ (8007de8 <_free_r+0x90>)
 8007d72:	6813      	ldr	r3, [r2, #0]
 8007d74:	b933      	cbnz	r3, 8007d84 <_free_r+0x2c>
 8007d76:	6063      	str	r3, [r4, #4]
 8007d78:	6014      	str	r4, [r2, #0]
 8007d7a:	4628      	mov	r0, r5
 8007d7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d80:	f7ff bf3a 	b.w	8007bf8 <__malloc_unlock>
 8007d84:	42a3      	cmp	r3, r4
 8007d86:	d908      	bls.n	8007d9a <_free_r+0x42>
 8007d88:	6820      	ldr	r0, [r4, #0]
 8007d8a:	1821      	adds	r1, r4, r0
 8007d8c:	428b      	cmp	r3, r1
 8007d8e:	bf01      	itttt	eq
 8007d90:	6819      	ldreq	r1, [r3, #0]
 8007d92:	685b      	ldreq	r3, [r3, #4]
 8007d94:	1809      	addeq	r1, r1, r0
 8007d96:	6021      	streq	r1, [r4, #0]
 8007d98:	e7ed      	b.n	8007d76 <_free_r+0x1e>
 8007d9a:	461a      	mov	r2, r3
 8007d9c:	685b      	ldr	r3, [r3, #4]
 8007d9e:	b10b      	cbz	r3, 8007da4 <_free_r+0x4c>
 8007da0:	42a3      	cmp	r3, r4
 8007da2:	d9fa      	bls.n	8007d9a <_free_r+0x42>
 8007da4:	6811      	ldr	r1, [r2, #0]
 8007da6:	1850      	adds	r0, r2, r1
 8007da8:	42a0      	cmp	r0, r4
 8007daa:	d10b      	bne.n	8007dc4 <_free_r+0x6c>
 8007dac:	6820      	ldr	r0, [r4, #0]
 8007dae:	4401      	add	r1, r0
 8007db0:	1850      	adds	r0, r2, r1
 8007db2:	4283      	cmp	r3, r0
 8007db4:	6011      	str	r1, [r2, #0]
 8007db6:	d1e0      	bne.n	8007d7a <_free_r+0x22>
 8007db8:	6818      	ldr	r0, [r3, #0]
 8007dba:	685b      	ldr	r3, [r3, #4]
 8007dbc:	6053      	str	r3, [r2, #4]
 8007dbe:	4408      	add	r0, r1
 8007dc0:	6010      	str	r0, [r2, #0]
 8007dc2:	e7da      	b.n	8007d7a <_free_r+0x22>
 8007dc4:	d902      	bls.n	8007dcc <_free_r+0x74>
 8007dc6:	230c      	movs	r3, #12
 8007dc8:	602b      	str	r3, [r5, #0]
 8007dca:	e7d6      	b.n	8007d7a <_free_r+0x22>
 8007dcc:	6820      	ldr	r0, [r4, #0]
 8007dce:	1821      	adds	r1, r4, r0
 8007dd0:	428b      	cmp	r3, r1
 8007dd2:	bf04      	itt	eq
 8007dd4:	6819      	ldreq	r1, [r3, #0]
 8007dd6:	685b      	ldreq	r3, [r3, #4]
 8007dd8:	6063      	str	r3, [r4, #4]
 8007dda:	bf04      	itt	eq
 8007ddc:	1809      	addeq	r1, r1, r0
 8007dde:	6021      	streq	r1, [r4, #0]
 8007de0:	6054      	str	r4, [r2, #4]
 8007de2:	e7ca      	b.n	8007d7a <_free_r+0x22>
 8007de4:	bd38      	pop	{r3, r4, r5, pc}
 8007de6:	bf00      	nop
 8007de8:	20001fd0 	.word	0x20001fd0

08007dec <_sbrk>:
 8007dec:	4a04      	ldr	r2, [pc, #16]	@ (8007e00 <_sbrk+0x14>)
 8007dee:	6811      	ldr	r1, [r2, #0]
 8007df0:	4603      	mov	r3, r0
 8007df2:	b909      	cbnz	r1, 8007df8 <_sbrk+0xc>
 8007df4:	4903      	ldr	r1, [pc, #12]	@ (8007e04 <_sbrk+0x18>)
 8007df6:	6011      	str	r1, [r2, #0]
 8007df8:	6810      	ldr	r0, [r2, #0]
 8007dfa:	4403      	add	r3, r0
 8007dfc:	6013      	str	r3, [r2, #0]
 8007dfe:	4770      	bx	lr
 8007e00:	20002114 	.word	0x20002114
 8007e04:	20002118 	.word	0x20002118

08007e08 <_init>:
 8007e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e0a:	bf00      	nop
 8007e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e0e:	bc08      	pop	{r3}
 8007e10:	469e      	mov	lr, r3
 8007e12:	4770      	bx	lr

08007e14 <_fini>:
 8007e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e16:	bf00      	nop
 8007e18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e1a:	bc08      	pop	{r3}
 8007e1c:	469e      	mov	lr, r3
 8007e1e:	4770      	bx	lr
