{
    "f20f58dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFADD.VV        v5, v5, v6, none"
        ],
        "disassembly": "addsd xmm3, xmm4"
    },
    "f20f58d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFADD.VV        v4, v4, v4, none"
        ],
        "disassembly": "addsd xmm2, xmm2"
    },
    "f20f580f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFADD.VV        v3, v3, v26, none"
        ],
        "disassembly": "addsd xmm1, [rdi]"
    },
    "f20f5cdc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFSUB.VV        v5, v5, v6, none"
        ],
        "disassembly": "subsd xmm3, xmm4"
    },
    "f20f5cd2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFSUB.VV        v4, v4, v4, none"
        ],
        "disassembly": "subsd xmm2, xmm2"
    },
    "f20f5c0f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFSUB.VV        v3, v3, v26, none"
        ],
        "disassembly": "subsd xmm1, [rdi]"
    },
    "f20f59dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMUL.VV        v5, v5, v6, none"
        ],
        "disassembly": "mulsd xmm3, xmm4"
    },
    "f20f59d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMUL.VV        v4, v4, v4, none"
        ],
        "disassembly": "mulsd xmm2, xmm2"
    },
    "f20f590f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMUL.VV        v3, v3, v26, none"
        ],
        "disassembly": "mulsd xmm1, [rdi]"
    },
    "f20f5edc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFDIV.VV        v5, v5, v6, none"
        ],
        "disassembly": "divsd xmm3, xmm4"
    },
    "f20f5ed2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFDIV.VV        v4, v4, v4, none"
        ],
        "disassembly": "divsd xmm2, xmm2"
    },
    "f20f5e0f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFDIV.VV        v3, v3, v26, none"
        ],
        "disassembly": "divsd xmm1, [rdi]"
    },
    "f20f51dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFSQRT.V        v5, v6, none"
        ],
        "disassembly": "sqrtsd xmm3, xmm4"
    },
    "f20f51d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFSQRT.V        v4, v4, none"
        ],
        "disassembly": "sqrtsd xmm2, xmm2"
    },
    "f20f510f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFSQRT.V        v3, v26, none"
        ],
        "disassembly": "sqrtsd xmm1, [rdi]"
    },
    "f20f5ddc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMIN.VV        v5, v5, v6, none"
        ],
        "disassembly": "minsd xmm3, xmm4"
    },
    "f20f5dd2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMIN.VV        v4, v4, v4, none"
        ],
        "disassembly": "minsd xmm2, xmm2"
    },
    "f20f5d0f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMIN.VV        v3, v3, v26, none"
        ],
        "disassembly": "minsd xmm1, [rdi]"
    },
    "f20f5fdc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMAX.VV        v5, v5, v6, none"
        ],
        "disassembly": "maxsd xmm3, xmm4"
    },
    "f20f5fd2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMAX.VV        v4, v4, v4, none"
        ],
        "disassembly": "maxsd xmm2, xmm2"
    },
    "f20f5f0f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMAX.VV        v3, v3, v26, none"
        ],
        "disassembly": "maxsd xmm1, [rdi]"
    },
    "660f58dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VFADD.VV        v5, v5, v6, none"
        ],
        "disassembly": "addpd xmm3, xmm4"
    },
    "660f58d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VFADD.VV        v4, v4, v4, none"
        ],
        "disassembly": "addpd xmm2, xmm2"
    },
    "660f580f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VFADD.VV        v3, v3, v26, none"
        ],
        "disassembly": "addpd xmm1, [rdi]"
    },
    "660f5cdc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VFSUB.VV        v5, v5, v6, none"
        ],
        "disassembly": "subpd xmm3, xmm4"
    },
    "660f5cd2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VFSUB.VV        v4, v4, v4, none"
        ],
        "disassembly": "subpd xmm2, xmm2"
    },
    "660f5c0f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VFSUB.VV        v3, v3, v26, none"
        ],
        "disassembly": "subpd xmm1, [rdi]"
    },
    "660f59dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VFMUL.VV        v5, v5, v6, none"
        ],
        "disassembly": "mulpd xmm3, xmm4"
    },
    "660f59d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VFMUL.VV        v4, v4, v4, none"
        ],
        "disassembly": "mulpd xmm2, xmm2"
    },
    "660f590f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VFMUL.VV        v3, v3, v26, none"
        ],
        "disassembly": "mulpd xmm1, [rdi]"
    },
    "660f5edc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VFDIV.VV        v5, v5, v6, none"
        ],
        "disassembly": "divpd xmm3, xmm4"
    },
    "660f5ed2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VFDIV.VV        v4, v4, v4, none"
        ],
        "disassembly": "divpd xmm2, xmm2"
    },
    "660f5e0f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VFDIV.VV        v3, v3, v26, none"
        ],
        "disassembly": "divpd xmm1, [rdi]"
    },
    "660f51dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VFSQRT.V        v5, v6, none"
        ],
        "disassembly": "sqrtpd xmm3, xmm4"
    },
    "660f51d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VFSQRT.V        v4, v4, none"
        ],
        "disassembly": "sqrtpd xmm2, xmm2"
    },
    "660f510f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VFSQRT.V        v3, v26, none"
        ],
        "disassembly": "sqrtpd xmm1, [rdi]"
    },
    "660f5ddc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VFMIN.VV        v5, v5, v6, none"
        ],
        "disassembly": "minpd xmm3, xmm4"
    },
    "660f5dd2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VFMIN.VV        v4, v4, v4, none"
        ],
        "disassembly": "minpd xmm2, xmm2"
    },
    "660f5d0f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VFMIN.VV        v3, v3, v26, none"
        ],
        "disassembly": "minpd xmm1, [rdi]"
    },
    "660f5fdc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VFMAX.VV        v5, v5, v6, none"
        ],
        "disassembly": "maxpd xmm3, xmm4"
    },
    "660f5fd2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VFMAX.VV        v4, v4, v4, none"
        ],
        "disassembly": "maxpd xmm2, xmm2"
    },
    "660f5f0f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VFMAX.VV        v3, v3, v26, none"
        ],
        "disassembly": "maxpd xmm1, [rdi]"
    },
    "660f54dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VAND.VV         v5, v5, v6, none"
        ],
        "disassembly": "andpd xmm3, xmm4"
    },
    "660f54d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VAND.VV         v4, v4, v4, none"
        ],
        "disassembly": "andpd xmm2, xmm2"
    },
    "660f540f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VAND.VV         v3, v3, v26, none"
        ],
        "disassembly": "andpd xmm1, [rdi]"
    },
    "660f56dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VOR.VV          v5, v5, v6, none"
        ],
        "disassembly": "orpd xmm3, xmm4"
    },
    "660f56d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VOR.VV          v4, v4, v4, none"
        ],
        "disassembly": "orpd xmm2, xmm2"
    },
    "660f560f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VOR.VV          v3, v3, v26, none"
        ],
        "disassembly": "orpd xmm1, [rdi]"
    },
    "660f57dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VXOR.VV         v5, v5, v6, none"
        ],
        "disassembly": "xorpd xmm3, xmm4"
    },
    "660f57d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VXOR.VV         v4, v4, v4, none"
        ],
        "disassembly": "xorpd xmm2, xmm2"
    },
    "660f570f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VXOR.VV         v3, v3, v26, none"
        ],
        "disassembly": "xorpd xmm1, [rdi]"
    },
    "660f55dc": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VXOR.VI         v26, v5, 0xffffffff(-1), none",
            "VAND.VV         v5, v26, v6, none"
        ],
        "disassembly": "andnpd xmm3, xmm4"
    },
    "660f55d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VXOR.VI         v26, v4, 0xffffffff(-1), none",
            "VAND.VV         v4, v26, v4, none"
        ],
        "disassembly": "andnpd xmm2, xmm2"
    },
    "660f550f": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v27, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VXOR.VI         v26, v3, 0xffffffff(-1), none",
            "VAND.VV         v3, v26, v27, none"
        ],
        "disassembly": "andnpd xmm1, [rdi]"
    },
    "660f2fdc": {
        "instruction_count": 14,
        "expected_asm": [
            "ADDIW           s5, zero, 0x0(0)",
            "ADDIW           s7, zero, 0x0(0)",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v5",
            "VFMV.F.S        f29, v6",
            "FEQ.D           s7, f28, f29",
            "FEQ.D           t1, f28, f28",
            "FEQ.D           ra, f29, f29",
            "FLT.D           s5, f28, f29",
            "AND             ra, ra, t1",
            "XORI            ra, ra, 0x1(1)",
            "SB              ra, s11, 0x1c9(457)",
            "OR              s5, s5, ra",
            "OR              s7, s7, ra"
        ],
        "disassembly": "comisd xmm3, xmm4"
    },
    "660f2fd2": {
        "instruction_count": 14,
        "expected_asm": [
            "ADDIW           s5, zero, 0x0(0)",
            "ADDIW           s7, zero, 0x0(0)",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v4",
            "VFMV.F.S        f29, v4",
            "FEQ.D           s7, f28, f29",
            "FEQ.D           t1, f28, f28",
            "FEQ.D           ra, f29, f29",
            "FLT.D           s5, f28, f29",
            "AND             ra, ra, t1",
            "XORI            ra, ra, 0x1(1)",
            "SB              ra, s11, 0x1c9(457)",
            "OR              s5, s5, ra",
            "OR              s7, s7, ra"
        ],
        "disassembly": "comisd xmm2, xmm2"
    },
    "660f2f0f": {
        "instruction_count": 16,
        "expected_asm": [
            "ADDIW           s5, zero, 0x0(0)",
            "ADDIW           s7, zero, 0x0(0)",
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v3",
            "VFMV.F.S        f29, v26",
            "FEQ.D           s7, f28, f29",
            "FEQ.D           t1, f28, f28",
            "FEQ.D           ra, f29, f29",
            "FLT.D           s5, f28, f29",
            "AND             ra, ra, t1",
            "XORI            ra, ra, 0x1(1)",
            "SB              ra, s11, 0x1c9(457)",
            "OR              s5, s5, ra",
            "OR              s7, s7, ra"
        ],
        "disassembly": "comisd xmm1, [rdi]"
    },
    "660f2edc": {
        "instruction_count": 14,
        "expected_asm": [
            "ADDIW           s5, zero, 0x0(0)",
            "ADDIW           s7, zero, 0x0(0)",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v5",
            "VFMV.F.S        f29, v6",
            "FEQ.D           s7, f28, f29",
            "FEQ.D           t1, f28, f28",
            "FEQ.D           ra, f29, f29",
            "FLT.D           s5, f28, f29",
            "AND             ra, ra, t1",
            "XORI            ra, ra, 0x1(1)",
            "SB              ra, s11, 0x1c9(457)",
            "OR              s5, s5, ra",
            "OR              s7, s7, ra"
        ],
        "disassembly": "ucomisd xmm3, xmm4"
    },
    "660f2ed2": {
        "instruction_count": 14,
        "expected_asm": [
            "ADDIW           s5, zero, 0x0(0)",
            "ADDIW           s7, zero, 0x0(0)",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v4",
            "VFMV.F.S        f29, v4",
            "FEQ.D           s7, f28, f29",
            "FEQ.D           t1, f28, f28",
            "FEQ.D           ra, f29, f29",
            "FLT.D           s5, f28, f29",
            "AND             ra, ra, t1",
            "XORI            ra, ra, 0x1(1)",
            "SB              ra, s11, 0x1c9(457)",
            "OR              s5, s5, ra",
            "OR              s7, s7, ra"
        ],
        "disassembly": "ucomisd xmm2, xmm2"
    },
    "660f2e0f": {
        "instruction_count": 16,
        "expected_asm": [
            "ADDIW           s5, zero, 0x0(0)",
            "ADDIW           s7, zero, 0x0(0)",
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v3",
            "VFMV.F.S        f29, v26",
            "FEQ.D           s7, f28, f29",
            "FEQ.D           t1, f28, f28",
            "FEQ.D           ra, f29, f29",
            "FLT.D           s5, f28, f29",
            "AND             ra, ra, t1",
            "XORI            ra, ra, 0x1(1)",
            "SB              ra, s11, 0x1c9(457)",
            "OR              s5, s5, ra",
            "OR              s7, s7, ra"
        ],
        "disassembly": "ucomisd xmm1, [rdi]"
    },
    "660f74dc": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VMSEQ.VV        v0, v5, v6, none",
            "VMERGE.VIM      v5, v26, 0xffffffff(-1)"
        ],
        "disassembly": "pcmpeqb xmm3, xmm4"
    },
    "660f74d2": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VMSEQ.VV        v0, v4, v4, none",
            "VMERGE.VIM      v4, v26, 0xffffffff(-1)"
        ],
        "disassembly": "pcmpeqb xmm2, xmm2"
    },
    "660f740f": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v27, a0, none, 1",
            "VMV.V.I         v26, 0x0(0)",
            "VMSEQ.VV        v0, v3, v27, none",
            "VMERGE.VIM      v3, v26, 0xffffffff(-1)"
        ],
        "disassembly": "pcmpeqb xmm1, [rdi]"
    },
    "660f75dc": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VMSEQ.VV        v0, v5, v6, none",
            "VMERGE.VIM      v5, v26, 0xffffffff(-1)"
        ],
        "disassembly": "pcmpeqw xmm3, xmm4"
    },
    "660f75d2": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VMSEQ.VV        v0, v4, v4, none",
            "VMERGE.VIM      v4, v26, 0xffffffff(-1)"
        ],
        "disassembly": "pcmpeqw xmm2, xmm2"
    },
    "660f750f": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v27, a0, none, 1",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VMSEQ.VV        v0, v3, v27, none",
            "VMERGE.VIM      v3, v26, 0xffffffff(-1)"
        ],
        "disassembly": "pcmpeqw xmm1, [rdi]"
    },
    "660f76dc": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VMSEQ.VV        v0, v5, v6, none",
            "VMERGE.VIM      v5, v26, 0xffffffff(-1)"
        ],
        "disassembly": "pcmpeqd xmm3, xmm4"
    },
    "660f76d2": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VMSEQ.VV        v0, v4, v4, none",
            "VMERGE.VIM      v4, v26, 0xffffffff(-1)"
        ],
        "disassembly": "pcmpeqd xmm2, xmm2"
    },
    "660f760f": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v27, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VMSEQ.VV        v0, v3, v27, none",
            "VMERGE.VIM      v3, v26, 0xffffffff(-1)"
        ],
        "disassembly": "pcmpeqd xmm1, [rdi]"
    },
    "f30f5ada": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, mf2, tu, mu",
            "VFWCVT.F.F.V    v5, v4, none"
        ],
        "disassembly": "cvtss2sd xmm3, xmm2"
    },
    "f30f5a1f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 1, e32, mf2, tu, mu",
            "VFWCVT.F.F.V    v5, v26, none"
        ],
        "disassembly": "cvtss2sd xmm3, dword ptr [rdi]"
    },
    "f20f5ada": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, mf2, tu, mu",
            "VFNCVT.F.F.W    v5, v4, none"
        ],
        "disassembly": "cvtsd2ss xmm3, xmm2"
    },
    "f20f5a1f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 1, e32, mf2, tu, mu",
            "VFNCVT.F.F.W    v5, v26, none"
        ],
        "disassembly": "cvtsd2ss xmm3, qword ptr [rdi]"
    },
    "f2480f2ad8": {
        "instruction_count": 3,
        "expected_asm": [
            "FCVT.D.L        f28, t0, dyn",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.S.F        v5, f28"
        ],
        "disassembly": "cvtsi2sd xmm3, rax"
    },
    "f20f2ad0": {
        "instruction_count": 4,
        "expected_asm": [
            "ADD.UW          ra, t0, zero",
            "FCVT.D.W        f28, ra, dyn",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.S.F        v4, f28"
        ],
        "disassembly": "cvtsi2sd xmm2, eax"
    },
    "f20f2a0f": {
        "instruction_count": 4,
        "expected_asm": [
            "LWU             ra, a0, 0x0(0)",
            "FCVT.D.W        f28, ra, dyn",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.S.F        v3, f28"
        ],
        "disassembly": "cvtsi2sd xmm1, dword ptr [rdi]"
    },
    "f2480f2dc3": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v5",
            "FCVT.L.D        t0, f28, dyn"
        ],
        "disassembly": "cvtsd2si rax, xmm3"
    },
    "f20f2dc2": {
        "instruction_count": 5,
        "expected_asm": [
            "ADD.UW          ra, t0, zero",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v4",
            "FCVT.W.D        ra, f28, dyn",
            "ADD.UW          t0, ra, zero"
        ],
        "disassembly": "cvtsd2si eax, xmm2"
    },
    "f20f2d07": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "ADD.UW          ra, t0, zero",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v26",
            "FCVT.W.D        ra, f28, dyn",
            "ADD.UW          t0, ra, zero"
        ],
        "disassembly": "cvtsd2si eax, qword ptr [rdi]"
    },
    "f2480f2d07": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v26",
            "FCVT.L.D        t0, f28, dyn"
        ],
        "disassembly": "cvtsd2si rax, [rdi]"
    },
    "f2480f2cc3": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v5",
            "FCVT.L.D        t0, f28, rtz"
        ],
        "disassembly": "cvttsd2si rax, xmm3"
    },
    "f20f2cc2": {
        "instruction_count": 5,
        "expected_asm": [
            "ADD.UW          ra, t0, zero",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v4",
            "FCVT.W.D        ra, f28, rtz",
            "ADD.UW          t0, ra, zero"
        ],
        "disassembly": "cvttsd2si eax, xmm2"
    },
    "f20f2c07": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "ADD.UW          ra, t0, zero",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v26",
            "FCVT.W.D        ra, f28, rtz",
            "ADD.UW          t0, ra, zero"
        ],
        "disassembly": "cvttsd2si eax, qword ptr [rdi]"
    },
    "f2480f2c07": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v26",
            "FCVT.L.D        t0, f28, rtz"
        ],
        "disassembly": "cvttsd2si rax, [rdi]"
    },
    "0f5adc": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, mf2, tu, mu",
            "VFWCVT.F.F.V    v26, v6, none",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "cvtps2pd xmm3, xmm4"
    },
    "0f5ad2": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, mf2, tu, mu",
            "VFWCVT.F.F.V    v26, v4, none",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "cvtps2pd xmm2, xmm2"
    },
    "0f5a1f": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v27, a0, none, 1",
            "VSETIVLI        zero, 4, e32, mf2, tu, mu",
            "VFWCVT.F.F.V    v26, v27, none",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "cvtps2pd xmm3, qword ptr [rdi]"
    },
    "f20fe6dc": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, mf2, tu, mu",
            "VFNCVT.X.F.W    v26, v6, none",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xc(12)",
            "VAND.VI         v26, v26, 0x0(0), v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "cvtpd2dq xmm3, xmm4"
    },
    "f20fe6d2": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, mf2, tu, mu",
            "VFNCVT.X.F.W    v26, v4, none",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xc(12)",
            "VAND.VI         v26, v26, 0x0(0), v0.t",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "cvtpd2dq xmm2, xmm2"
    },
    "f20fe61f": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v27, a0, none, 1",
            "VSETIVLI        zero, 4, e32, mf2, tu, mu",
            "VFNCVT.X.F.W    v26, v27, none",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xc(12)",
            "VAND.VI         v26, v26, 0x0(0), v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "cvtpd2dq xmm3, [rdi]"
    },
    "660f5adc": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, mf2, tu, mu",
            "VFNCVT.F.F.W    v26, v6, none",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xc(12)",
            "VAND.VI         v26, v26, 0x0(0), v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "cvtpd2ps xmm3, xmm4"
    },
    "660f5ad2": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, mf2, tu, mu",
            "VFNCVT.F.F.W    v26, v4, none",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xc(12)",
            "VAND.VI         v26, v26, 0x0(0), v0.t",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "cvtpd2ps xmm2, xmm2"
    },
    "660f5a1f": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v27, a0, none, 1",
            "VSETIVLI        zero, 4, e32, mf2, tu, mu",
            "VFNCVT.F.F.W    v26, v27, none",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xc(12)",
            "VAND.VI         v26, v26, 0x0(0), v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "cvtpd2ps xmm3, [rdi]"
    },
    "660f5bdc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFCVT.X.F.V     v5, v6, none"
        ],
        "disassembly": "cvtps2dq xmm3, xmm4"
    },
    "660f5bd2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFCVT.X.F.V     v4, v4, none"
        ],
        "disassembly": "cvtps2dq xmm2, xmm2"
    },
    "660f5b1f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFCVT.X.F.V     v5, v26, none"
        ],
        "disassembly": "cvtps2dq xmm3, [rdi]"
    },
    "f30f5bdc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFCVT.RTZ.X.F.V v5, v6, none"
        ],
        "disassembly": "cvttps2dq xmm3, xmm4"
    },
    "f30f5bd2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFCVT.RTZ.X.F.V v4, v4, none"
        ],
        "disassembly": "cvttps2dq xmm2, xmm2"
    },
    "f30f5b1f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VFCVT.RTZ.X.F.V v5, v26, none"
        ],
        "disassembly": "cvttps2dq xmm3, [rdi]"
    },
    "660fe6dc": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, mf2, tu, mu",
            "VFNCVT.RTZ.X.F.W v5, v6, none",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xc(12)",
            "VAND.VI         v5, v5, 0x0(0), v0.t"
        ],
        "disassembly": "cvttpd2dq xmm3, xmm4"
    },
    "660fe6d2": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, mf2, tu, mu",
            "VFNCVT.RTZ.X.F.W v4, v4, none",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xc(12)",
            "VAND.VI         v4, v4, 0x0(0), v0.t"
        ],
        "disassembly": "cvttpd2dq xmm2, xmm2"
    },
    "660fe61f": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 4, e32, mf2, tu, mu",
            "VFNCVT.RTZ.X.F.W v5, v26, none",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xc(12)",
            "VAND.VI         v5, v5, 0x0(0), v0.t"
        ],
        "disassembly": "cvttpd2dq xmm3, [rdi]"
    },
    "660f15dc": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDEDOWN.VI   v26, v5, 0x1(1), none",
            "VMV.V.I         v0, 0x2(2)",
            "VMERGE.VVM      v27, v26, v6",
            "VMV.V.V         v5, v27"
        ],
        "disassembly": "unpckhpd xmm3, xmm4"
    },
    "660f15d2": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDEDOWN.VI   v26, v4, 0x1(1), none",
            "VMV.V.I         v0, 0x2(2)",
            "VMERGE.VVM      v27, v26, v4",
            "VMV.V.V         v4, v27"
        ],
        "disassembly": "unpckhpd xmm2, xmm2"
    },
    "660f151f": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v28, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDEDOWN.VI   v26, v5, 0x1(1), none",
            "VMV.V.I         v0, 0x2(2)",
            "VMERGE.VVM      v27, v26, v28",
            "VMV.V.V         v5, v27"
        ],
        "disassembly": "unpckhpd xmm3, [rdi]"
    },
    "660f14dc": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDEUP.VI     v26, v6, 0x1(1), none",
            "VMV.V.I         v0, 0x2(2)",
            "VMERGE.VVM      v27, v5, v26",
            "VMV.V.V         v5, v27"
        ],
        "disassembly": "unpcklpd xmm3, xmm4"
    },
    "660f14d2": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDEUP.VI     v26, v4, 0x1(1), none",
            "VMV.V.I         v0, 0x2(2)",
            "VMERGE.VVM      v27, v4, v26",
            "VMV.V.V         v4, v27"
        ],
        "disassembly": "unpcklpd xmm2, xmm2"
    },
    "660f141f": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v28, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDEUP.VI     v26, v28, 0x1(1), none",
            "VMV.V.I         v0, 0x2(2)",
            "VMERGE.VVM      v27, v5, v26",
            "VMV.V.V         v5, v27"
        ],
        "disassembly": "unpcklpd xmm3, [rdi]"
    },
    "660f70dc00": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "ADDIW           ra, zero, 0x0(0)",
            "VMV.S.X         v27, ra",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VRGATHEREI16.VV v26, v6, v27, none",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "pshufd xmm3, xmm4, 0x00"
    },
    "660f70d200": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "ADDIW           ra, zero, 0x0(0)",
            "VMV.S.X         v27, ra",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VRGATHEREI16.VV v26, v4, v27, none",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "pshufd xmm2, xmm2, 0x00"
    },
    "660f701f00": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v28, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "ADDIW           ra, zero, 0x0(0)",
            "VMV.S.X         v27, ra",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VRGATHEREI16.VV v26, v28, v27, none",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "pshufd xmm3, [rdi], 0x00"
    },
    "660f70dce4": {
        "instruction_count": 10,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "LUI             ra, 0x18(24)",
            "ADDIW           ra, ra, 0x1(1)",
            "SLLI            ra, ra, 0x11(17)",
            "ADDI            ra, ra, 0x1(1)",
            "SLLI            ra, ra, 0x10(16)",
            "VMV.S.X         v27, ra",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VRGATHEREI16.VV v26, v6, v27, none",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "pshufd xmm3, xmm4, 0xE4"
    },
    "660f70d2e4": {
        "instruction_count": 10,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "LUI             ra, 0x18(24)",
            "ADDIW           ra, ra, 0x1(1)",
            "SLLI            ra, ra, 0x11(17)",
            "ADDI            ra, ra, 0x1(1)",
            "SLLI            ra, ra, 0x10(16)",
            "VMV.S.X         v27, ra",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VRGATHEREI16.VV v26, v4, v27, none",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "pshufd xmm2, xmm2, 0xE4"
    },
    "660f701fe4": {
        "instruction_count": 12,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v28, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "LUI             ra, 0x18(24)",
            "ADDIW           ra, ra, 0x1(1)",
            "SLLI            ra, ra, 0x11(17)",
            "ADDI            ra, ra, 0x1(1)",
            "SLLI            ra, ra, 0x10(16)",
            "VMV.S.X         v27, ra",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VRGATHEREI16.VV v26, v28, v27, none",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "pshufd xmm3, [rdi], 0xE4"
    },
    "f20f70dc00": {
        "instruction_count": 10,
        "expected_asm": [
            "ADDIW           ra, zero, 0x0(0)",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VID.V           v26, none",
            "VSLIDEDOWN.VI   v26, v26, 0x4(4), none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDE1UP.VX    v27, v26, ra, none",
            "VMV.V.I         v28, 0x0(0)",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VRGATHER.VV     v28, v6, v27, none",
            "VMV.V.V         v5, v28"
        ],
        "disassembly": "pshuflw xmm3, xmm4, 0x00"
    },
    "f20f70d200": {
        "instruction_count": 10,
        "expected_asm": [
            "ADDIW           ra, zero, 0x0(0)",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VID.V           v26, none",
            "VSLIDEDOWN.VI   v26, v26, 0x4(4), none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDE1UP.VX    v27, v26, ra, none",
            "VMV.V.I         v28, 0x0(0)",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VRGATHER.VV     v28, v4, v27, none",
            "VMV.V.V         v4, v28"
        ],
        "disassembly": "pshuflw xmm2, xmm2, 0x00"
    },
    "f20f701f00": {
        "instruction_count": 12,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "ADDIW           ra, zero, 0x0(0)",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VID.V           v27, none",
            "VSLIDEDOWN.VI   v27, v27, 0x4(4), none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDE1UP.VX    v28, v27, ra, none",
            "VMV.V.I         v29, 0x0(0)",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VRGATHER.VV     v29, v26, v28, none",
            "VMV.V.V         v5, v29"
        ],
        "disassembly": "pshuflw xmm3, [rdi], 0x00"
    },
    "f20f70dce4": {
        "instruction_count": 14,
        "expected_asm": [
            "LUI             ra, 0x18(24)",
            "ADDIW           ra, ra, 0x1(1)",
            "SLLI            ra, ra, 0x11(17)",
            "ADDI            ra, ra, 0x1(1)",
            "SLLI            ra, ra, 0x10(16)",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VID.V           v26, none",
            "VSLIDEDOWN.VI   v26, v26, 0x4(4), none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDE1UP.VX    v27, v26, ra, none",
            "VMV.V.I         v28, 0x0(0)",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VRGATHER.VV     v28, v6, v27, none",
            "VMV.V.V         v5, v28"
        ],
        "disassembly": "pshuflw xmm3, xmm4, 0xE4"
    },
    "f20f70d2e4": {
        "instruction_count": 14,
        "expected_asm": [
            "LUI             ra, 0x18(24)",
            "ADDIW           ra, ra, 0x1(1)",
            "SLLI            ra, ra, 0x11(17)",
            "ADDI            ra, ra, 0x1(1)",
            "SLLI            ra, ra, 0x10(16)",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VID.V           v26, none",
            "VSLIDEDOWN.VI   v26, v26, 0x4(4), none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDE1UP.VX    v27, v26, ra, none",
            "VMV.V.I         v28, 0x0(0)",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VRGATHER.VV     v28, v4, v27, none",
            "VMV.V.V         v4, v28"
        ],
        "disassembly": "pshuflw xmm2, xmm2, 0xE4"
    },
    "f20f701fe4": {
        "instruction_count": 16,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "LUI             ra, 0x18(24)",
            "ADDIW           ra, ra, 0x1(1)",
            "SLLI            ra, ra, 0x11(17)",
            "ADDI            ra, ra, 0x1(1)",
            "SLLI            ra, ra, 0x10(16)",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VID.V           v27, none",
            "VSLIDEDOWN.VI   v27, v27, 0x4(4), none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDE1UP.VX    v28, v27, ra, none",
            "VMV.V.I         v29, 0x0(0)",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VRGATHER.VV     v29, v26, v28, none",
            "VMV.V.V         v5, v29"
        ],
        "disassembly": "pshuflw xmm3, [rdi], 0xE4"
    },
    "f30f70dc00": {
        "instruction_count": 15,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "LUI             ra, 0x10(16)",
            "ADDIW           ra, ra, 0x1(1)",
            "SLLI            ra, ra, 0x10(16)",
            "ADDI            ra, ra, 0x1(1)",
            "SLLI            ra, ra, 0x12(18)",
            "ADDI            ra, ra, 0x4(4)",
            "VMV.S.X         v27, ra",
            "VSLIDE1UP.VX    v28, v27, zero, none",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMV.V.V         v26, v6",
            "ADDIW           t1, zero, 0xf0(240)",
            "VMV.V.X         v0, t1",
            "VRGATHER.VV     v26, v6, v28, v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "pshufhw xmm3, xmm4, 0x00"
    },
    "f30f70d200": {
        "instruction_count": 15,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "LUI             ra, 0x10(16)",
            "ADDIW           ra, ra, 0x1(1)",
            "SLLI            ra, ra, 0x10(16)",
            "ADDI            ra, ra, 0x1(1)",
            "SLLI            ra, ra, 0x12(18)",
            "ADDI            ra, ra, 0x4(4)",
            "VMV.S.X         v27, ra",
            "VSLIDE1UP.VX    v28, v27, zero, none",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMV.V.V         v26, v4",
            "ADDIW           t1, zero, 0xf0(240)",
            "VMV.V.X         v0, t1",
            "VRGATHER.VV     v26, v4, v28, v0.t",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "pshufhw xmm2, xmm2, 0x00"
    },
    "f30f701f00": {
        "instruction_count": 17,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v27, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "LUI             ra, 0x10(16)",
            "ADDIW           ra, ra, 0x1(1)",
            "SLLI            ra, ra, 0x10(16)",
            "ADDI            ra, ra, 0x1(1)",
            "SLLI            ra, ra, 0x12(18)",
            "ADDI            ra, ra, 0x4(4)",
            "VMV.S.X         v28, ra",
            "VSLIDE1UP.VX    v29, v28, zero, none",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMV.V.V         v26, v27",
            "ADDIW           t1, zero, 0xf0(240)",
            "VMV.V.X         v0, t1",
            "VRGATHER.VV     v26, v27, v29, v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "pshufhw xmm3, [rdi], 0x00"
    },
    "f30f70dce4": {
        "instruction_count": 15,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "LUI             ra, 0x38(56)",
            "ADDIW           ra, ra, 0x3(3)",
            "SLLI            ra, ra, 0x11(17)",
            "ADDI            ra, ra, 0x5(5)",
            "SLLI            ra, ra, 0x10(16)",
            "ADDI            ra, ra, 0x4(4)",
            "VMV.S.X         v27, ra",
            "VSLIDE1UP.VX    v28, v27, zero, none",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMV.V.V         v26, v6",
            "ADDIW           t1, zero, 0xf0(240)",
            "VMV.V.X         v0, t1",
            "VRGATHER.VV     v26, v6, v28, v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "pshufhw xmm3, xmm4, 0xE4"
    },
    "f30f70d2e4": {
        "instruction_count": 15,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "LUI             ra, 0x38(56)",
            "ADDIW           ra, ra, 0x3(3)",
            "SLLI            ra, ra, 0x11(17)",
            "ADDI            ra, ra, 0x5(5)",
            "SLLI            ra, ra, 0x10(16)",
            "ADDI            ra, ra, 0x4(4)",
            "VMV.S.X         v27, ra",
            "VSLIDE1UP.VX    v28, v27, zero, none",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMV.V.V         v26, v4",
            "ADDIW           t1, zero, 0xf0(240)",
            "VMV.V.X         v0, t1",
            "VRGATHER.VV     v26, v4, v28, v0.t",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "pshufhw xmm2, xmm2, 0xE4"
    },
    "f30f701fe4": {
        "instruction_count": 17,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v27, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "LUI             ra, 0x38(56)",
            "ADDIW           ra, ra, 0x3(3)",
            "SLLI            ra, ra, 0x11(17)",
            "ADDI            ra, ra, 0x5(5)",
            "SLLI            ra, ra, 0x10(16)",
            "ADDI            ra, ra, 0x4(4)",
            "VMV.S.X         v28, ra",
            "VSLIDE1UP.VX    v29, v28, zero, none",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMV.V.V         v26, v27",
            "ADDIW           t1, zero, 0xf0(240)",
            "VMV.V.X         v0, t1",
            "VRGATHER.VV     v26, v27, v29, v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "pshufhw xmm3, [rdi], 0xE4"
    },
    "660f73fa05": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VSLIDEUP.VI     v26, v4, 0x5(5), none",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "pslldq xmm2, 0x05"
    },
    "660f73da05": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDIW           ra, zero, 0xfffff800(-2048)",
            "VMV.S.X         v0, ra",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VSLIDEDOWN.VI   v26, v4, 0x5(5), none",
            "VAND.VI         v26, v26, 0x0(0), v0.t",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "psrldq xmm2, 0x05"
    },
    "f20fc2dc00": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v5",
            "VFMV.F.S        f29, v6",
            "FEQ.D           ra, f28, f29",
            "SUB             ra, zero, ra",
            "VMV.S.X         v5, ra"
        ],
        "disassembly": "cmpsd xmm3, xmm4, 0x00"
    },
    "f20fc2dc01": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v5",
            "VFMV.F.S        f29, v6",
            "FLT.D           ra, f28, f29",
            "SUB             ra, zero, ra",
            "VMV.S.X         v5, ra"
        ],
        "disassembly": "cmpsd xmm3, xmm4, 0x01"
    },
    "f20fc2dc02": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v5",
            "VFMV.F.S        f29, v6",
            "FLE.D           ra, f28, f29",
            "SUB             ra, zero, ra",
            "VMV.S.X         v5, ra"
        ],
        "disassembly": "cmpsd xmm3, xmm4, 0x02"
    },
    "f20fc2dc03": {
        "instruction_count": 11,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v5",
            "VFMV.F.S        f29, v6",
            "FCLASS.D        ra, f28",
            "FCLASS.D        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "SUB             ra, zero, ra",
            "VMV.S.X         v5, ra"
        ],
        "disassembly": "cmpsd xmm3, xmm4, 0x03"
    },
    "f20fc2dc04": {
        "instruction_count": 14,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v5",
            "VFMV.F.S        f29, v6",
            "FCLASS.D        ra, f28",
            "FCLASS.D        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "FEQ.D           t1, f28, f29",
            "XORI            t1, t1, 0x1(1)",
            "OR              ra, ra, t1",
            "SUB             ra, zero, ra",
            "VMV.S.X         v5, ra"
        ],
        "disassembly": "cmpsd xmm3, xmm4, 0x04"
    },
    "f20fc2dc05": {
        "instruction_count": 14,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v5",
            "VFMV.F.S        f29, v6",
            "FCLASS.D        ra, f28",
            "FCLASS.D        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "FLT.D           t1, f28, f29",
            "XORI            t1, t1, 0x1(1)",
            "OR              ra, ra, t1",
            "SUB             ra, zero, ra",
            "VMV.S.X         v5, ra"
        ],
        "disassembly": "cmpsd xmm3, xmm4, 0x05"
    },
    "f20fc2dc06": {
        "instruction_count": 14,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v5",
            "VFMV.F.S        f29, v6",
            "FCLASS.D        ra, f28",
            "FCLASS.D        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "FLE.D           t1, f28, f29",
            "XORI            t1, t1, 0x1(1)",
            "OR              ra, ra, t1",
            "SUB             ra, zero, ra",
            "VMV.S.X         v5, ra"
        ],
        "disassembly": "cmpsd xmm3, xmm4, 0x06"
    },
    "f20fc2dc07": {
        "instruction_count": 11,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v5",
            "VFMV.F.S        f29, v6",
            "FCLASS.D        ra, f28",
            "FCLASS.D        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTIU           ra, ra, 0x1(1)",
            "SUB             ra, zero, ra",
            "VMV.S.X         v5, ra"
        ],
        "disassembly": "cmpsd xmm3, xmm4, 0x07"
    },
    "f20fc2d200": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v4",
            "VFMV.F.S        f29, v4",
            "FEQ.D           ra, f28, f29",
            "SUB             ra, zero, ra",
            "VMV.S.X         v4, ra"
        ],
        "disassembly": "cmpsd xmm2, xmm2, 0x00"
    },
    "f20fc2d201": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v4",
            "VFMV.F.S        f29, v4",
            "FLT.D           ra, f28, f29",
            "SUB             ra, zero, ra",
            "VMV.S.X         v4, ra"
        ],
        "disassembly": "cmpsd xmm2, xmm2, 0x01"
    },
    "f20fc2d202": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v4",
            "VFMV.F.S        f29, v4",
            "FLE.D           ra, f28, f29",
            "SUB             ra, zero, ra",
            "VMV.S.X         v4, ra"
        ],
        "disassembly": "cmpsd xmm2, xmm2, 0x02"
    },
    "f20fc2d203": {
        "instruction_count": 11,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v4",
            "VFMV.F.S        f29, v4",
            "FCLASS.D        ra, f28",
            "FCLASS.D        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "SUB             ra, zero, ra",
            "VMV.S.X         v4, ra"
        ],
        "disassembly": "cmpsd xmm2, xmm2, 0x03"
    },
    "f20fc2d204": {
        "instruction_count": 14,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v4",
            "VFMV.F.S        f29, v4",
            "FCLASS.D        ra, f28",
            "FCLASS.D        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "FEQ.D           t1, f28, f29",
            "XORI            t1, t1, 0x1(1)",
            "OR              ra, ra, t1",
            "SUB             ra, zero, ra",
            "VMV.S.X         v4, ra"
        ],
        "disassembly": "cmpsd xmm2, xmm2, 0x04"
    },
    "f20fc2d205": {
        "instruction_count": 14,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v4",
            "VFMV.F.S        f29, v4",
            "FCLASS.D        ra, f28",
            "FCLASS.D        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "FLT.D           t1, f28, f29",
            "XORI            t1, t1, 0x1(1)",
            "OR              ra, ra, t1",
            "SUB             ra, zero, ra",
            "VMV.S.X         v4, ra"
        ],
        "disassembly": "cmpsd xmm2, xmm2, 0x05"
    },
    "f20fc2d206": {
        "instruction_count": 14,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v4",
            "VFMV.F.S        f29, v4",
            "FCLASS.D        ra, f28",
            "FCLASS.D        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "FLE.D           t1, f28, f29",
            "XORI            t1, t1, 0x1(1)",
            "OR              ra, ra, t1",
            "SUB             ra, zero, ra",
            "VMV.S.X         v4, ra"
        ],
        "disassembly": "cmpsd xmm2, xmm2, 0x06"
    },
    "f20fc2d207": {
        "instruction_count": 11,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v4",
            "VFMV.F.S        f29, v4",
            "FCLASS.D        ra, f28",
            "FCLASS.D        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTIU           ra, ra, 0x1(1)",
            "SUB             ra, zero, ra",
            "VMV.S.X         v4, ra"
        ],
        "disassembly": "cmpsd xmm2, xmm2, 0x07"
    },
    "f20fc21f00": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v5",
            "VFMV.F.S        f29, v26",
            "FEQ.D           ra, f28, f29",
            "SUB             ra, zero, ra",
            "VMV.S.X         v5, ra"
        ],
        "disassembly": "cmpsd xmm3, [rdi], 0x00"
    },
    "f20fc21f01": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v5",
            "VFMV.F.S        f29, v26",
            "FLT.D           ra, f28, f29",
            "SUB             ra, zero, ra",
            "VMV.S.X         v5, ra"
        ],
        "disassembly": "cmpsd xmm3, [rdi], 0x01"
    },
    "f20fc21f02": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v5",
            "VFMV.F.S        f29, v26",
            "FLE.D           ra, f28, f29",
            "SUB             ra, zero, ra",
            "VMV.S.X         v5, ra"
        ],
        "disassembly": "cmpsd xmm3, [rdi], 0x02"
    },
    "f20fc21f03": {
        "instruction_count": 13,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v5",
            "VFMV.F.S        f29, v26",
            "FCLASS.D        ra, f28",
            "FCLASS.D        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "SUB             ra, zero, ra",
            "VMV.S.X         v5, ra"
        ],
        "disassembly": "cmpsd xmm3, [rdi], 0x03"
    },
    "f20fc21f04": {
        "instruction_count": 16,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v5",
            "VFMV.F.S        f29, v26",
            "FCLASS.D        ra, f28",
            "FCLASS.D        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "FEQ.D           t1, f28, f29",
            "XORI            t1, t1, 0x1(1)",
            "OR              ra, ra, t1",
            "SUB             ra, zero, ra",
            "VMV.S.X         v5, ra"
        ],
        "disassembly": "cmpsd xmm3, [rdi], 0x04"
    },
    "f20fc21f05": {
        "instruction_count": 16,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v5",
            "VFMV.F.S        f29, v26",
            "FCLASS.D        ra, f28",
            "FCLASS.D        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "FLT.D           t1, f28, f29",
            "XORI            t1, t1, 0x1(1)",
            "OR              ra, ra, t1",
            "SUB             ra, zero, ra",
            "VMV.S.X         v5, ra"
        ],
        "disassembly": "cmpsd xmm3, [rdi], 0x05"
    },
    "f20fc21f06": {
        "instruction_count": 16,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v5",
            "VFMV.F.S        f29, v26",
            "FCLASS.D        ra, f28",
            "FCLASS.D        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTU            ra, zero, ra",
            "FLE.D           t1, f28, f29",
            "XORI            t1, t1, 0x1(1)",
            "OR              ra, ra, t1",
            "SUB             ra, zero, ra",
            "VMV.S.X         v5, ra"
        ],
        "disassembly": "cmpsd xmm3, [rdi], 0x06"
    },
    "f20fc21f07": {
        "instruction_count": 13,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f28, v5",
            "VFMV.F.S        f29, v26",
            "FCLASS.D        ra, f28",
            "FCLASS.D        t1, f29",
            "OR              ra, ra, t1",
            "ADDIW           t3, zero, 0x300(768)",
            "AND             ra, ra, t3",
            "SLTIU           ra, ra, 0x1(1)",
            "SUB             ra, zero, ra",
            "VMV.S.X         v5, ra"
        ],
        "disassembly": "cmpsd xmm3, [rdi], 0x07"
    },
    "660fc2dc00": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFEQ.VV        v0, v5, v6, none",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "cmppd xmm3, xmm4, 0x00"
    },
    "660fc2dc01": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFLT.VV        v0, v5, v6, none",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "cmppd xmm3, xmm4, 0x01"
    },
    "660fc2dc02": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFLE.VV        v0, v5, v6, none",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "cmppd xmm3, xmm4, 0x02"
    },
    "660fc2dc03": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFNE.VV        v27, v5, v5, none",
            "VMFNE.VV        v28, v6, v6, none",
            "VMOR.MM         v0, v27, v28",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "cmppd xmm3, xmm4, 0x03"
    },
    "660fc2dc04": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFNE.VV        v27, v5, v5, none",
            "VMFNE.VV        v28, v6, v6, none",
            "VMFNE.VV        v0, v5, v6, none",
            "VMOR.MM         v0, v0, v27",
            "VMOR.MM         v0, v0, v28",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "cmppd xmm3, xmm4, 0x04"
    },
    "660fc2dc05": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFNE.VV        v27, v5, v5, none",
            "VMFNE.VV        v28, v6, v6, none",
            "VMFLE.VV        v0, v6, v5, none",
            "VMOR.MM         v0, v0, v27",
            "VMOR.MM         v0, v0, v28",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "cmppd xmm3, xmm4, 0x05"
    },
    "660fc2dc06": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFNE.VV        v27, v5, v5, none",
            "VMFNE.VV        v28, v6, v6, none",
            "VMFLT.VV        v0, v6, v5, none",
            "VMOR.MM         v0, v0, v27",
            "VMOR.MM         v0, v0, v28",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "cmppd xmm3, xmm4, 0x06"
    },
    "660fc2dc07": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFEQ.VV        v27, v5, v5, none",
            "VMFEQ.VV        v28, v6, v6, none",
            "VMAND.MM        v0, v27, v28",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "cmppd xmm3, xmm4, 0x07"
    },
    "660fc2d200": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFEQ.VV        v0, v4, v4, none",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "cmppd xmm2, xmm2, 0x00"
    },
    "660fc2d201": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFLT.VV        v0, v4, v4, none",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "cmppd xmm2, xmm2, 0x01"
    },
    "660fc2d202": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFLE.VV        v0, v4, v4, none",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "cmppd xmm2, xmm2, 0x02"
    },
    "660fc2d203": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFNE.VV        v27, v4, v4, none",
            "VMFNE.VV        v28, v4, v4, none",
            "VMOR.MM         v0, v27, v28",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "cmppd xmm2, xmm2, 0x03"
    },
    "660fc2d204": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFNE.VV        v27, v4, v4, none",
            "VMFNE.VV        v28, v4, v4, none",
            "VMFNE.VV        v0, v4, v4, none",
            "VMOR.MM         v0, v0, v27",
            "VMOR.MM         v0, v0, v28",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "cmppd xmm2, xmm2, 0x04"
    },
    "660fc2d205": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFNE.VV        v27, v4, v4, none",
            "VMFNE.VV        v28, v4, v4, none",
            "VMFLE.VV        v0, v4, v4, none",
            "VMOR.MM         v0, v0, v27",
            "VMOR.MM         v0, v0, v28",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "cmppd xmm2, xmm2, 0x05"
    },
    "660fc2d206": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFNE.VV        v27, v4, v4, none",
            "VMFNE.VV        v28, v4, v4, none",
            "VMFLT.VV        v0, v4, v4, none",
            "VMOR.MM         v0, v0, v27",
            "VMOR.MM         v0, v0, v28",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "cmppd xmm2, xmm2, 0x06"
    },
    "660fc2d207": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFEQ.VV        v27, v4, v4, none",
            "VMFEQ.VV        v28, v4, v4, none",
            "VMAND.MM        v0, v27, v28",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "cmppd xmm2, xmm2, 0x07"
    },
    "660fc21f00": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v29, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFEQ.VV        v0, v5, v29, none",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "cmppd xmm3, [rdi], 0x00"
    },
    "660fc21f01": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v29, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFLT.VV        v0, v5, v29, none",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "cmppd xmm3, [rdi], 0x01"
    },
    "660fc21f02": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v29, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFLE.VV        v0, v5, v29, none",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "cmppd xmm3, [rdi], 0x02"
    },
    "660fc21f03": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v29, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFNE.VV        v27, v5, v5, none",
            "VMFNE.VV        v28, v29, v29, none",
            "VMOR.MM         v0, v27, v28",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "cmppd xmm3, [rdi], 0x03"
    },
    "660fc21f04": {
        "instruction_count": 11,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v29, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFNE.VV        v27, v5, v5, none",
            "VMFNE.VV        v28, v29, v29, none",
            "VMFNE.VV        v0, v5, v29, none",
            "VMOR.MM         v0, v0, v27",
            "VMOR.MM         v0, v0, v28",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "cmppd xmm3, [rdi], 0x04"
    },
    "660fc21f05": {
        "instruction_count": 11,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v29, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFNE.VV        v27, v5, v5, none",
            "VMFNE.VV        v28, v29, v29, none",
            "VMFLE.VV        v0, v29, v5, none",
            "VMOR.MM         v0, v0, v27",
            "VMOR.MM         v0, v0, v28",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "cmppd xmm3, [rdi], 0x05"
    },
    "660fc21f06": {
        "instruction_count": 11,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v29, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFNE.VV        v27, v5, v5, none",
            "VMFNE.VV        v28, v29, v29, none",
            "VMFLT.VV        v0, v29, v5, none",
            "VMOR.MM         v0, v0, v27",
            "VMOR.MM         v0, v0, v28",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "cmppd xmm3, [rdi], 0x06"
    },
    "660fc21f07": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v29, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMFEQ.VV        v27, v5, v5, none",
            "VMFEQ.VV        v28, v29, v29, none",
            "VMAND.MM        v0, v27, v28",
            "VMV.V.I         v26, 0x0(0)",
            "VOR.VI          v26, v26, 0xffffffff(-1), v0.t",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "cmppd xmm3, [rdi], 0x07"
    },
    "660fc6dc00": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.X.S         ra, v5",
            "VSLIDE1UP.VX    v26, v6, ra, none",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "shufpd xmm3, xmm4, 0x00"
    },
    "660fc6d200": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.X.S         ra, v4",
            "VSLIDE1UP.VX    v26, v4, ra, none",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "shufpd xmm2, xmm2, 0x00"
    },
    "660fc61f00": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v28, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.X.S         ra, v5",
            "VSLIDE1UP.VX    v26, v28, ra, none",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "shufpd xmm3, [rdi], 0x00"
    },
    "660fc6dce4": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.X.S         ra, v5",
            "VSLIDE1UP.VX    v26, v6, ra, none",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "shufpd xmm3, xmm4, 0xE4"
    },
    "660fc6d2e4": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.X.S         ra, v4",
            "VSLIDE1UP.VX    v26, v4, ra, none",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "shufpd xmm2, xmm2, 0xE4"
    },
    "660fc61fe4": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v28, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.X.S         ra, v5",
            "VSLIDE1UP.VX    v26, v28, ra, none",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "shufpd xmm3, [rdi], 0xE4"
    },
    "660f60dc": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, mf2, tu, mu",
            "VWADDU.VX       v26, v5, zero, none",
            "VWADDU.VX       v27, v6, zero, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VI         v27, v27, 0x8(8), none",
            "VOR.VV          v5, v26, v27, none"
        ],
        "disassembly": "punpcklbw xmm3, xmm4"
    },
    "660f60d2": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, mf2, tu, mu",
            "VWADDU.VX       v26, v4, zero, none",
            "VWADDU.VX       v27, v4, zero, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VI         v27, v27, 0x8(8), none",
            "VOR.VV          v4, v26, v27, none"
        ],
        "disassembly": "punpcklbw xmm2, xmm2"
    },
    "660f600f": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 16, e8, mf2, tu, mu",
            "VWADDU.VX       v27, v3, zero, none",
            "VWADDU.VX       v28, v26, zero, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VI         v28, v28, 0x8(8), none",
            "VOR.VV          v3, v27, v28, none"
        ],
        "disassembly": "punpcklbw xmm1, [rdi]"
    },
    "660f61dc": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, mf2, tu, mu",
            "VWADDU.VX       v26, v5, zero, none",
            "VWADDU.VX       v27, v6, zero, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VI         v27, v27, 0xfffffff0(-16), none",
            "VOR.VV          v5, v26, v27, none"
        ],
        "disassembly": "punpcklwd xmm3, xmm4"
    },
    "660f61d2": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, mf2, tu, mu",
            "VWADDU.VX       v26, v4, zero, none",
            "VWADDU.VX       v27, v4, zero, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VI         v27, v27, 0xfffffff0(-16), none",
            "VOR.VV          v4, v26, v27, none"
        ],
        "disassembly": "punpcklwd xmm2, xmm2"
    },
    "660f610f": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 8, e16, mf2, tu, mu",
            "VWADDU.VX       v27, v3, zero, none",
            "VWADDU.VX       v28, v26, zero, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VI         v28, v28, 0xfffffff0(-16), none",
            "VOR.VV          v3, v27, v28, none"
        ],
        "disassembly": "punpcklwd xmm1, [rdi]"
    },
    "660f62dc": {
        "instruction_count": 7,
        "expected_asm": [
            "ADDIW           ra, zero, 0x20(32)",
            "VSETIVLI        zero, 4, e32, mf2, tu, mu",
            "VWADDU.VX       v26, v5, zero, none",
            "VWADDU.VX       v27, v6, zero, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VX         v27, v27, ra, none",
            "VOR.VV          v5, v26, v27, none"
        ],
        "disassembly": "punpckldq xmm3, xmm4"
    },
    "660f62d2": {
        "instruction_count": 7,
        "expected_asm": [
            "ADDIW           ra, zero, 0x20(32)",
            "VSETIVLI        zero, 4, e32, mf2, tu, mu",
            "VWADDU.VX       v26, v4, zero, none",
            "VWADDU.VX       v27, v4, zero, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VX         v27, v27, ra, none",
            "VOR.VV          v4, v26, v27, none"
        ],
        "disassembly": "punpckldq xmm2, xmm2"
    },
    "660f620f": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "ADDIW           ra, zero, 0x20(32)",
            "VSETIVLI        zero, 4, e32, mf2, tu, mu",
            "VWADDU.VX       v27, v3, zero, none",
            "VWADDU.VX       v28, v26, zero, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VX         v28, v28, ra, none",
            "VOR.VV          v3, v27, v28, none"
        ],
        "disassembly": "punpckldq xmm1, [rdi]"
    },
    "660f6cdc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDEUP.VI     v5, v6, 0x1(1), none"
        ],
        "disassembly": "punpcklqdq xmm3, xmm4"
    },
    "660f6cd2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.V         v26, v4",
            "VSLIDEUP.VI     v4, v26, 0x1(1), none"
        ],
        "disassembly": "punpcklqdq xmm2, xmm2"
    },
    "660f6c0f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDEUP.VI     v3, v26, 0x1(1), none"
        ],
        "disassembly": "punpcklqdq xmm1, [rdi]"
    },
    "660f68dc": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VSLIDEDOWN.VI   v30, v5, 0x8(8), none",
            "VSLIDEDOWN.VI   v31, v6, 0x8(8), none",
            "VWADDU.VX       v26, v30, zero, none",
            "VWADDU.VX       v28, v31, zero, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VI         v28, v28, 0x8(8), none",
            "VOR.VV          v5, v26, v28, none"
        ],
        "disassembly": "punpckhbw xmm3, xmm4"
    },
    "660f68d2": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VSLIDEDOWN.VI   v30, v4, 0x8(8), none",
            "VSLIDEDOWN.VI   v31, v4, 0x8(8), none",
            "VWADDU.VX       v26, v30, zero, none",
            "VWADDU.VX       v28, v31, zero, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VI         v28, v28, 0x8(8), none",
            "VOR.VV          v4, v26, v28, none"
        ],
        "disassembly": "punpckhbw xmm2, xmm2"
    },
    "660f680f": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSLIDEDOWN.VI   v30, v3, 0x8(8), none",
            "VSLIDEDOWN.VI   v31, v26, 0x8(8), none",
            "VWADDU.VX       v26, v30, zero, none",
            "VWADDU.VX       v28, v31, zero, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VI         v28, v28, 0x8(8), none",
            "VOR.VV          v3, v26, v28, none"
        ],
        "disassembly": "punpckhbw xmm1, [rdi]"
    },
    "660f69dc": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VSLIDEDOWN.VI   v30, v5, 0x4(4), none",
            "VSLIDEDOWN.VI   v31, v6, 0x4(4), none",
            "VWADDU.VX       v26, v30, zero, none",
            "VWADDU.VX       v28, v31, zero, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VI         v28, v28, 0xfffffff0(-16), none",
            "VOR.VV          v5, v26, v28, none"
        ],
        "disassembly": "punpckhwd xmm3, xmm4"
    },
    "660f69d2": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VSLIDEDOWN.VI   v30, v4, 0x4(4), none",
            "VSLIDEDOWN.VI   v31, v4, 0x4(4), none",
            "VWADDU.VX       v26, v30, zero, none",
            "VWADDU.VX       v28, v31, zero, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VI         v28, v28, 0xfffffff0(-16), none",
            "VOR.VV          v4, v26, v28, none"
        ],
        "disassembly": "punpckhwd xmm2, xmm2"
    },
    "660f690f": {
        "instruction_count": 10,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VSLIDEDOWN.VI   v30, v3, 0x4(4), none",
            "VSLIDEDOWN.VI   v31, v26, 0x4(4), none",
            "VWADDU.VX       v26, v30, zero, none",
            "VWADDU.VX       v28, v31, zero, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VI         v28, v28, 0xfffffff0(-16), none",
            "VOR.VV          v3, v26, v28, none"
        ],
        "disassembly": "punpckhwd xmm1, [rdi]"
    },
    "660f6adc": {
        "instruction_count": 9,
        "expected_asm": [
            "ADDIW           ra, zero, 0x20(32)",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSLIDEDOWN.VI   v30, v5, 0x2(2), none",
            "VSLIDEDOWN.VI   v31, v6, 0x2(2), none",
            "VWADDU.VX       v26, v30, zero, none",
            "VWADDU.VX       v28, v31, zero, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VX         v28, v28, ra, none",
            "VOR.VV          v5, v26, v28, none"
        ],
        "disassembly": "punpckhdq xmm3, xmm4"
    },
    "660f6ad2": {
        "instruction_count": 9,
        "expected_asm": [
            "ADDIW           ra, zero, 0x20(32)",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSLIDEDOWN.VI   v30, v4, 0x2(2), none",
            "VSLIDEDOWN.VI   v31, v4, 0x2(2), none",
            "VWADDU.VX       v26, v30, zero, none",
            "VWADDU.VX       v28, v31, zero, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VX         v28, v28, ra, none",
            "VOR.VV          v4, v26, v28, none"
        ],
        "disassembly": "punpckhdq xmm2, xmm2"
    },
    "660f6a0f": {
        "instruction_count": 11,
        "expected_asm": [
            "ADDIW           ra, zero, 0x20(32)",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSLIDEDOWN.VI   v30, v3, 0x2(2), none",
            "VSLIDEDOWN.VI   v31, v26, 0x2(2), none",
            "VWADDU.VX       v26, v30, zero, none",
            "VWADDU.VX       v28, v31, zero, none",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VX         v28, v28, ra, none",
            "VOR.VV          v3, v26, v28, none"
        ],
        "disassembly": "punpckhdq xmm1, [rdi]"
    },
    "660f6ddc": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v0, 0x2(2)",
            "VSLIDE1DOWN.VX  v26, v5, zero, none",
            "VMERGE.VVM      v5, v26, v6"
        ],
        "disassembly": "punpckhqdq xmm3, xmm4"
    },
    "660f6dd2": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v0, 0x2(2)",
            "VSLIDE1DOWN.VX  v26, v4, zero, none",
            "VMERGE.VVM      v4, v26, v4"
        ],
        "disassembly": "punpckhqdq xmm2, xmm2"
    },
    "660f6d0f": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v27, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v0, 0x2(2)",
            "VSLIDE1DOWN.VX  v26, v3, zero, none",
            "VMERGE.VVM      v3, v26, v27"
        ],
        "disassembly": "punpckhqdq xmm1, [rdi]"
    },
    "660ff5dc": {
        "instruction_count": 13,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "ADDIW           ra, zero, 0x55(85)",
            "VMV.V.X         v0, ra",
            "VMNAND.MM       v31, v0, v0",
            "VCOMPRESS.VM    v27, v5, v0",
            "VCOMPRESS.VM    v28, v6, v0",
            "VCOMPRESS.VM    v29, v5, v31",
            "VCOMPRESS.VM    v30, v6, v31",
            "VSETIVLI        zero, 4, e16, mf2, tu, mu",
            "VWMUL.VV        v26, v27, v28, none",
            "VWMACC.VV       v26, v30, v29, none",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "pmaddwd xmm3, xmm4"
    },
    "660ff5d2": {
        "instruction_count": 13,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "ADDIW           ra, zero, 0x55(85)",
            "VMV.V.X         v0, ra",
            "VMNAND.MM       v31, v0, v0",
            "VCOMPRESS.VM    v27, v4, v0",
            "VCOMPRESS.VM    v28, v4, v0",
            "VCOMPRESS.VM    v29, v4, v31",
            "VCOMPRESS.VM    v30, v4, v31",
            "VSETIVLI        zero, 4, e16, mf2, tu, mu",
            "VWMUL.VV        v26, v27, v28, none",
            "VWMACC.VV       v26, v30, v29, none",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "pmaddwd xmm2, xmm2"
    },
    "660ff50f": {
        "instruction_count": 15,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v1, a0, none, 1",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "ADDIW           ra, zero, 0x55(85)",
            "VMV.V.X         v0, ra",
            "VMNAND.MM       v31, v0, v0",
            "VCOMPRESS.VM    v27, v3, v0",
            "VCOMPRESS.VM    v28, v1, v0",
            "VCOMPRESS.VM    v29, v3, v31",
            "VCOMPRESS.VM    v30, v1, v31",
            "VSETIVLI        zero, 4, e16, mf2, tu, mu",
            "VWMUL.VV        v26, v27, v28, none",
            "VWMACC.VV       v26, v30, v29, none",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMV.V.V         v3, v26"
        ],
        "disassembly": "pmaddwd xmm1, [rdi]"
    },
    "660f131f": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VSE8.V          v5, a0, none, 1"
        ],
        "disassembly": "movlpd [rdi], xmm3"
    },
    "660f121f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VMV.V.V         v5, v26"
        ],
        "disassembly": "movlpd xmm3, [rdi]"
    },
    "660f171f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDEDOWN.VI   v26, v5, 0x1(1), none",
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VSE8.V          v26, a0, none, 1"
        ],
        "disassembly": "movhpd [rdi], xmm3"
    },
    "660f161f": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v27, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLIDEUP.VI     v26, v27, 0x1(1), none",
            "VMV.V.I         v0, 0x2(2)",
            "VMERGE.VVM      v5, v5, v26"
        ],
        "disassembly": "movhpd xmm3, [rdi]"
    },
    "f20f10dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VMV.V.V         v5, v6"
        ],
        "disassembly": "movsd xmm3, xmm4"
    },
    "f20f10d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VMV.V.V         v4, v4"
        ],
        "disassembly": "movsd xmm2, xmm2"
    },
    "f20f110f": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VSE8.V          v3, a0, none, 1"
        ],
        "disassembly": "movsd [rdi], xmm1"
    },
    "f20f100f": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v3, 0x0(0)",
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VMV.V.V         v3, v26"
        ],
        "disassembly": "movsd xmm1, qword ptr [rdi]"
    },
    "660f28dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMV.V.V         v5, v6"
        ],
        "disassembly": "movapd xmm3, xmm4"
    },
    "660f28d2": {
        "instruction_count": 0,
        "expected_asm": [],
        "disassembly": "movapd xmm2, xmm2"
    },
    "660f290f": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VSE8.V          v3, a0, none, 1"
        ],
        "disassembly": "movapd [rdi], xmm1"
    },
    "660f280f": {
        "instruction_count": 3,
        "expected_asm": [
            "ADDI            ra, a0, 0x0(0)",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v3, ra, none, 1"
        ],
        "disassembly": "movapd xmm1, [rdi]"
    },
    "660f10dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMV.V.V         v5, v6"
        ],
        "disassembly": "movupd xmm3, xmm4"
    },
    "660f10d2": {
        "instruction_count": 0,
        "expected_asm": [],
        "disassembly": "movupd xmm2, xmm2"
    },
    "660f110f": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VSE8.V          v3, a0, none, 1"
        ],
        "disassembly": "movupd [rdi], xmm1"
    },
    "660f100f": {
        "instruction_count": 3,
        "expected_asm": [
            "ADDI            ra, a0, 0x0(0)",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v3, ra, none, 1"
        ],
        "disassembly": "movupd xmm1, [rdi]"
    },
    "660f6fdc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMV.V.V         v5, v6"
        ],
        "disassembly": "movdqa xmm3, xmm4"
    },
    "660f6fd2": {
        "instruction_count": 0,
        "expected_asm": [],
        "disassembly": "movdqa xmm2, xmm2"
    },
    "660f7f0f": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VSE8.V          v3, a0, none, 1"
        ],
        "disassembly": "movdqa [rdi], xmm1"
    },
    "660f6f0f": {
        "instruction_count": 3,
        "expected_asm": [
            "ADDI            ra, a0, 0x0(0)",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v3, ra, none, 1"
        ],
        "disassembly": "movdqa xmm1, [rdi]"
    },
    "f30f6fdc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMV.V.V         v5, v6"
        ],
        "disassembly": "movdqu xmm3, xmm4"
    },
    "f30f6fd2": {
        "instruction_count": 0,
        "expected_asm": [],
        "disassembly": "movdqu xmm2, xmm2"
    },
    "f30f7f0f": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VSE8.V          v3, a0, none, 1"
        ],
        "disassembly": "movdqu [rdi], xmm1"
    },
    "f30f6f0f": {
        "instruction_count": 3,
        "expected_asm": [
            "ADDI            ra, a0, 0x0(0)",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v3, ra, none, 1"
        ],
        "disassembly": "movdqu xmm1, [rdi]"
    },
    "660f50c2": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMSLT.VX        v26, v4, zero, none",
            "VMV.X.S         ra, v26",
            "ANDI            ra, ra, 0x3(3)",
            "ADD.UW          t0, ra, zero"
        ],
        "disassembly": "movmskpd eax, xmm2"
    },
    "66480f50c2": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMSLT.VX        v26, v4, zero, none",
            "VMV.X.S         ra, v26",
            "ANDI            ra, ra, 0x3(3)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "disassembly": "movmskpd rax, xmm2"
    }
}