intern journal vlsi design communic system vlsic june doi vlsic fpga base effici multipli imag process applic recurs error free mitchel log multipli kom architectur satish rathan raja venugop electron communic engin dayanand sagar colleg engin bangalor india electron communic engin univers visvesvaraya colleg engin bangalor india univers visvesvaraya colleg engin bangalor univers bangalor india professor indian institut scienc bangalor india abstract digit imag process applic medic imag satellit imag biometr trait imag reli multipli improv qualiti imag exist multipl techniqu introduc error output consumpt time error free high speed multipli design paper propos fpga base recurs error free mitchel log multipli refmlm imag filter error free mitchel log multipli design error introduc error correct term higher order karastuba ofman multipli kom architectur higher order kom multipli decompos number lower order multipli radix till basic multipli block order design error free mitchel log multipli refmlm test gaussian filter remov nois fingerprint imag multipli synthes spartan fpga famili devic observ perform paramet area util speed error psnr better case propos architectur compar exist architectur keyword mitchel log multipli karatsuba ofman multipli gaussian imag filter psnr fpga introduct multipli play role digit signal process dsp applic complex comput involv convent multipli requir step comput product step part lsb multipli verifi step multiplicand partial product product second multiplicand shift left multipli shift discard bit shift convent multipli array multipli requir bit carri save intern journal vlsi design communic system vlsic june adder bit carri propag adder bit multipli requir time decreas speed oper complex dsp applic dsp applic speed criteria accuraci truncat logarithm multipli suit truncat multipli partial product discard compens provid part compens left term logarithm multipli altern fix float point multipli round product accept logarithm multipli convert multipl divis problem addit subtract focus log multipli reduc error power consumpt lut base log multipli consum area store log antilog valu mitchel log multipli requir shift oper log antilog calcul requir hardwar overhead high speed power consumpt contribut paper fpga base recurs error free mitchel log multipli imag filter propos error mitchel log multipli correct introduc correct term higher order multipli deriv error free multipli kom parallel architectur organ paper organ propos literatur survey basic mitchel multipli algorithm kom detail hardwar design implement propos fpga base refmlm propos refmlm algorithm propos perform analysi conclus futur work work fhsfk patricio bulic propos iter logarithm multipli compar multipli logarithm number system achiev arbitrari accuraci iter procedur error correct perform parallel basic multipl limit method increas combin delay correct circuit hall describ method rapid multipl simpl digit circuit algorithm consist comput approxim binari logarithm subtract logarithm comput approxim antilogarithm result algorithm parallel digit filter applic simpler comput singl product compar array multipli abe sifr propos implement uniqu bit binari binari logarithm convert cmos convert calcul approxim logarithm singl clock cycl implement pure combin logic design fast lead detector lod circuit modifi logarithm shifter logarithm convert oper high speed consum area error introduc logarithm approxim abe sifr present vlsi implement uniqu bit antilogarithm convert generat data digit signal process dsp applic convert implement combin logic comput antilogarithm singl clock cycl mclaren propos method improv accuraci logarithm multipli base algorithm calcul logarithm antilogarithm error product propos techniqu depend binari fraction compon multiplicand offer area power save david caro propos techniqu base mix integ linear program optim effici valu minim relat approxim error reduc number nonzero bit intern journal vlsi design communic system vlsic june effici hardwar implement realiz multipl shift addit avoid full multipli techniqu yield complex hardwar low precis implement ramin tajallipour propos effici algorithm comput decim logarithm bit float point arithmet algorithm base digit digit iter comput requir lookup tabl curv fit decim binari convers divis algorithm bryson payn comparison examin imag process convolut perform better compar cpu muhammad rai present hardwar design implement fpga base parallel architectur standard truncat multipli propos multipli consum area compar standard multipli gang zhou present effici fpga implement bit parallel mix karatsuba ofman multipli kom galoi field common express share complex analysi odd term polynomi introduc achiev lower gate bound previous applic specif integr circuit asic discuss analysi extend input input lookup tabl fpgas kowada propos revers circuit algorithm analyz comput complex garbag dispos method discuss compar scheme circuit revers comput advantag effici term energi consumpt chip hong chang ravi kumar satzoda propos adapt pseudo carri compens truncat pct scheme yield low averag error exist truncat method propos method achiev lower averag atsushi miyamoto propos system design approach provid optim rivest shamir adleman rsa processor base high radix montgomeri multipli satisfi requir circuit area oper time resist side channel attack propos approach optim data path satisfi requir combin three data path architectur intermedi form multipli best suit cryptograph algorithm mitchel log multipli mlm mlm logarithm number system lns multipli suit well applic multipl accuraci lns multipli operand multipli find logarithm logarithm valu calcul antilogarithm sum requir product multipli mlm generat approxim valu log antilog valu deriv equat consid binari number interv msb posit binari consid characterist number lsb posit binari number written equat intern journal vlsi design communic system vlsic june consid bit ith posit logarithm equat log log log log will fall rang fraction mantissa depend number precis integ number logarithm product binari number equat log log approxim equat substitut logarithm product number express sum characterist number mantissa equat bit number characterist number rang mantissa rang product mlm pmlm appli antilog equat intern journal vlsi design communic system vlsic june mlm final approxim product requir comparison sum mantissa sum characterist number determin bit product sum mantissa scale shift left depend sum mantissa bit product complet final result product approxim scale sum mantissa mitchel multipli produc error percentag approxim relat error increas number bit mantissa exampl binari multipl number power operand mlm figur binari multipl mlm differ actual multipl error exampl binari multipl number number power mlm figur observ exampl mlm error operand power exampl mlm power operand error correct term mitchel multipli mitchel error mitchel multipli posit reduc success multipl analyt express error correct mitchel approxim product equat mlm true product approxim mitchel log multipli equat true intern journal vlsi design communic system vlsic june error true product approxim product equat condit exampl mlm operand power true mlm error true approxim product condit equat true mlm equat simplifi let complement equat ktrue mlmp error multipl elimin correct term mlmp mlm error correct equat mlmc mlm mlm clear observ equat correct product consist extra multipl correct error multipli requir disadvantag mitchel correct term drawback success multipl intern journal vlsi design communic system vlsic june karatsuba ofman multipli kom high speed multipli multipli larg number decompos number half size number general multipl digit number singl digit product kom reduc singl digit multipl exact power exact count general multipl kom digit number multipli kom radix restrict decompos part equat lower order bit vari lower order bit vari higher order bit vari higher order bit vari product kom equat kom comput product pkom half size product albl albh ahbl ahbh half size product reduc three product cost addit equat substitut equat equat optim pkom equat kom multipl operand binari kom describ exampl figur product operand error propos fpga base refmlm imag filter describ approach design higher order multipli kom basic multipli develop efmlm introduc correct term propos method efmlm basic multipli high order multipli averag error rate propos method combin kom efmlm radix decomposit figur multipli implement decompos smaller order multipli concept decompos multipli multipli multipli efmlm multipl intern journal vlsi design communic system vlsic june error kom multipl efmlm error free multipl valu exampl kom algorithm propos recurs multipli propos modifi error free mlm efmlm mlm produc error product approxim calcul log antilog valu mlm piecewis approxim binari logarithm curv attain actual power valu calcul logarithm antilogarithm valu valu power error occur mlm operand power produc error lead design error free mlm mlm multipl combin combin intern journal vlsi design communic system vlsic june operand power error product combin power error product occur tabl correct term elimin error mlm deriv efmlm mlm product actual product error product correct term mlm product elimin error flow diagram efmlm figur detector check valu operand operand product log valu comput antilog summat log log mlm product product check increment correct error mlm product true product mlm product will true product tabl comparison mlmp rmp bit operand multiplicand mlm express equat intern journal vlsi design communic system vlsic june binari number ith posit multipli mlm express equat product mlm express equat error multipl elimin correct term mlmp error free mitchel log multipli equat propos modifi efmlm elimin success multipl correct error compar mitchel log multipli figur flow diagram efmlm kom propos model kom high speed parallel multipli architectur product kom equat intern journal vlsi design communic system vlsic june nkom binari number system architectur kom propos model figur operand size bit consid multipl bit operand decompos bit operand operand operand perform kom enhanc pipelin architectur concept figur architectur organ stage operand decomposit stage adder stage iii adder stage adder stage operand align stage pipelin implement speed multipli optim speed pipelin kom doubl compar pipelin kom figur kom propos model figur pipelin implement kom propos model throughput analysi pipelin kom pipelin organ throughput analysi kom figur analyz throughput clock period consid oper pipelin architectur clock period bit operand decompos bit operand kom stage second period kom output product partial product nth kom stage third clock period second product will stage fourth period third kom produc product simultan adder nth stage kom clock period fourth kom produc simultan sum adder nth kom sixth clock period product fourth kom sum adder kom seventh clock period product align general pipelin kom requir period product kom pipelin requir clock puls operand decomposit partial product generat three adder product align number clock period requir pipelin kom number compar kom pipelin throughput enhanc intern journal vlsi design communic system vlsic june figur pipelin organ throughput analysi kom applic propos multipli fingerprint imag smoothen gaussian filter biometr person identif effect biometr trait share misplac biometr trait fingerprint iri palmprint face voic signatur authent person biometr sampl sort nois high frequenc compon preprocess requir elimin high frequenc compon filter fingerprint databas consid gaussian filter propos multipli elimin high frequenc compon preprocess stage biometr system gaussian filter fingerprint imag convolv gaussian kernel valu elimin high frequenc compon gaussian function equat sampl truncat gaussian kernel figur scale factor standard deviat distribut figur gaussian kernel window scale factor intern journal vlsi design communic system vlsic june matrix consid fingerprint imag convolv gaussian kernel window equat convolut process continu entir imag shift column time row column input fingerprint imag filter mask output imag row number row fingerprint imag column number column fingerprint imag hardwar implement fingerprint imag filter fingerprint imag filter gaussian kernel propos multipli adopt convolut correspond architectur figur architectur consist three fifo buffer read three row fingerprint imag rise edg clock fingerprint filter implement propos multipli architectur three element buffer regist window constitut finger print imag matrix gaussian kernel window size convolv regist window propos multipli carri save adder csa regist window fingerprint imag shift column convolv gaussian kernel process continu till column imag complet process three row imag row shift consid second third fourth row convolut process continu till row fingerprint imag complet convolut process fingerprint imag intern journal vlsi design communic system vlsic june algorithm problem definit higher order effici error free multipli design combin refmlm kom propos multipli convolv finger print imag gaussian filter kernel window size enhanc imag qualiti fingerprint applic object design error free higher order multipli propos multipli gaussian smooth filter nois remov finger print imag increas peak signal nois ratio psnr imag propos algorithm product implement refmlm kom tabl kom product equat equat kom low mid mid high low albl ahbl albh high ahbh equat decompos multipli till stage refmlm design stage error correct term tabl propos multipli algorithm intern journal vlsi design communic system vlsic june definit perform paramet error rate percentag error logarithm multipli measur equat ptrue true product multipl perror error product log multipli maximum call maximum error rate mer averag error rate aer error true error product aer equat error true errorp number multipl carri squar error mse cumul squar error corrupt origin imag equat base imag corrupt imag number row imag number column imag peak signal nois ratio psnr signal respect nois corrupt origin imag measur psnr equat maximum fluctuat input imag data type exampl input imag doubl precis float point data type bit unsign integ data type intern journal vlsi design communic system vlsic june perform devic utilis design refer implement high speed integr circuit vhsic hardwar descript languag vhdl multipli design implement spartan famili devic cad tool design implement xilinx ise releas vhdl implement propos multipli simul modelsim place rout xilinx ise comparison area util exist propos pipelin multipli tabl comparison area util exist propos pipelin multipli area util term slice propos pipelin pipelin multipli compar exist algorithm tabl tabl three stage error correct term exist mlm increas area util clear observ propos multipli area compar exist log multipli ecc error free mlm error free mlm recurs kom deriv high order multipli area util reduc propos method compar exist method error correct term requir base mlm oper frequenc speed oper frequenc devic measur fast output input combin oper frequenc exist multipli propos multipli compar tabl propos multipli oper speed high pipelin architectur oper speed propos multipli pipelin multipli case propos method compar exist method exist clock latenc stage multipli intern journal vlsi design communic system vlsic june oper frequenc comparison propos exist multipli multipli pipelin mhz pipelin mhz propos multipli error aer mer valu propos architectur compar exist architectur multipli tabl error comparison propos exist multipli multipli aer mer propos error correct aer high mitchel algorithm aer propos multipli mer high mitchell algorithm mer propos multipli observ aer mer valu compar exist multipli valu error basic multipli correct error propag higher order kom architectur rtl schemat figur rtl schemat propos multipli fpga intern journal vlsi design communic system vlsic june regist transfer level propos efmlm fig efmlm target spartan fpga famili devic observ propos architectur consum pipelin multipli comparison refmlm multipli paramet propos multipli compar exist multipli perform paramet tabl error achiev lut propos techniqu error correct term achiev error lut tabl comparison propos refmlm exist multipli paramet aer mer maximum combin path delay mitchel odma propos error correct propos error correct comparison aer propos mitchel odma basic block delay propos multipli compar case error allow propag mitchel build multipli aer tabl graph plot aer valu propos multipli uniqu combin multipl figur aer propos multipli error propag compar mitchel odma intern journal vlsi design communic system vlsic june tabl relat error rate propos error correct term multipli propag multipli valu relat error rate compar tabl comparison relat error rate propos multipli exist multipli multipli extend multipli comparison error free iter propos error correct extend multipli tabl propos error correct will util lut method requir repetit error correct circuit tabl comparison propos multipli error free multipli paramet error free extend kom iter multipli propos hardwar util number input maximum combin path delay nois reduct fingerprint imag propos multipli nois fingerprint imag random generat scanner nois imag gaussian nois salt pepper nois shot nois quantiz nois fingerprint imag consid databas nois analysi salt pepper nois origin fingerprint imag gaussian filter elimin salt pepper nois fingerprint imag odma iter log multipli propos multipli figur intern journal vlsi design communic system vlsic june origin fingerprint salt pepper nois base imag smoothen imag odma multipli filter smoothen imag pipelin log multipli filter smoothen imag propos multipli filter figur gaussian smoothen remov nois fingerprint imag multipli salt pepper origin fingerprint elimin effect propos multipli compar exist multilpli odma gaussian smooth psnr valu corrupt imag nois smoothen imag tabul tabl scale factor gaussian kernel percentag salt pepper nois level vari psnr valu decreas percentag nois level increas observ propos multipli better psnr compar exist multipli nois level multipli design error free correct error correct circuit tabl comparis psnr valu propos exist multipli gaussian filter conclus paper propos approach deriv recurs error free mitchel log multipli refmlm kom digit imag process applic propos multipli combin efmlm parallel kom architectur efmlm base introduc correct term mitchel log multipli intern journal vlsi design communic system vlsic june multiplicand multipli binari efmlm basic multipli block kom extend upto multipli multipli convolut noisi fingerprint imag gaussian mask deriv filter fingerprint imag enhanc qualiti fingerprint imag biometr identif perform paramet area util speed error psnr better case propos architectur compar exist architectur futur error free multipli design extend higher order multipli refer patricio bulic zdenka babic aleksej avramov simpl pipelin logarithm multipli ieee confer comput design decemb hall lynch dwyer iii generat product quotient approxim binari logarithm digit filter applic ieee transact comput februari abe sifr cmos vlsi implement low power logarithm convert ieee transact comput novemb abe sifr vlsi implement low power antilogarithm convert ieee transact comput septemb mclaren improv mitchel base logarithm multipli low power dsp applic proceed ieee intern system chip confer septemb david caro nicola petra antonio effici logarithm convert digit signal process applic ieee transact circuit system octob ramin tajallipour islam khan wahid fast algorithm bit decim logarithm convert journal comput decemb bryson payn saeid belkasim scott owen michael week ying zhu acceler imag process gpus intern confer conceptu structur lncs springer verlag muhammad rai effici hardwar realiz truncat multipli fpga intern journal engin appli scienc gang zhou harald michalik laszlo hinsenkamp complex analysi effici implement bit parallel finit field multipli base karatsuba ofman algorithm fpgas ieee transact larg scale integr vlsi system juli kowada portug figueiredo revers algorithm journal univers comput scienc chip hong chang ravi kumar satzoda low error high perform multiplex base truncat multipli ieee transact larg scale integr vlsi system decemb atsushi miyamoto naofumi homma takafumi aoki akashi satoh systemat design rsa processor base high radix montgomeri multipli ieee transact vlsi system juli mitchel comput multipl divis binari logarithm transact electron comput august machhout zeghid hadj youssef bouallegu bagann tourki effici larg number karatsuba ofman multipli design embed system intern journal electr comput engin http databas refer third fingerprint verif competit mahrous jame artifici cellular convolut architectur real time imag process intern scholar network isrn mission work zdenka babic aleksej avramov patricio bulic iter logarithm multipli intern journal microprocessor microsystem elsevi februari mahalingam rangantathan improv accuraci logarithm multipl operand decomposit ieee transact comput decemb intern journal vlsi design communic system vlsic june author satish bhairannawar associ professor dept electron communic dayananda sagar colleg engin bangalor degre electron communic bangalor univers degre electron communic univers visvesvaraya colleg engin bangalor pursu comput scienc engin bangalor univers karnataka interest includ imag process biometr vlsi signal process applic video process vlsi design circuit rathan design engin depart system control technolog solut pvt bangalor univers electron communic engin univers visvesvaraya colleg engin bangalor interest includ imag process effici hardwar architectur signal imag filter embed imag hardwar design raja assist professor dept electron communic engin univers visvesvaraya colleg engin bangalor univers bangalor electron communic engin univers visvesvaraya colleg engin bangalor award comput scienc engin bangalor univers public refere intern journal confer proceed interest includ imag process biometr vlsi signal process comput network venugop current princip dean faculti engin univers visvesvaraya colleg engin bangalor univers bangalor bachelor engin univers visvesvaraya colleg engin receiv master degre comput scienc autom indian institut scienc bangalor award econom bangalor univers comput scienc indian institut technolog madra distinguish academ career degre electron econom law busi financ public relat communic industri relat comput scienc journal author book comput scienc econom includ petrodollar economi aptitud master microprocessor program master serv professor chairman depart comput scienc engin univers visvesvaraya colleg engin bangalor univers bangalor three decad servic uvc paper credit interest includ comput network parallel distribut system digit signal process data mine patnaik honorari professor indian institut scienc bangalor india year servic indian institut scienc bangalor public refere intern journal confer proceed fellow lead scienc engin academi india fellow ieee academi scienc develop receiv twenti nation intern award notabl ieee technic achiev award contribut high perform comput soft comput area interest parallel distribut comput mobil comput cad vlsi circuit soft comput comput neurosci 