Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 27 19:12:24 2025
| Host         : Heigke running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_drc -file ddr3_decay_test_top_drc_routed.rpt -pb ddr3_decay_test_top_drc_routed.pb -rpx ddr3_decay_test_top_drc_routed.rpx
| Design       : ddr3_decay_test_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 48
+-----------+----------+----------------------------------------------------+--------+
| Rule      | Severity | Description                                        | Checks |
+-----------+----------+----------------------------------------------------+--------+
| PDCN-1569 | Warning  | LUT equation term check                            | 3      |
| PDRC-134  | Warning  | SLICE_PairEqSame_B6B5_WARN                         | 1      |
| PDRC-136  | Warning  | SLICE_PairEqSame_C6C5_WARN                         | 1      |
| PDRC-142  | Warning  | SLICE_PairEqSame_B6B5_WARN                         | 5      |
| PDRC-144  | Warning  | SLICE_PairEqSame_C6C5_WARN                         | 3      |
| PDRC-146  | Warning  | SLICE_PairEqSame_D6D5_WARN                         | 2      |
| REQP-101  | Warning  | enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND | 16     |
| REQP-1580 | Warning  | Phase alignment                                    | 16     |
| RTSTAT-10 | Warning  | No routable loads                                  | 1      |
+-----------+----------+----------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A5)+(A3*(~A5)*(~A4))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A5)+(A3*(~A5)*(~A4))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDRC-134#1 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X44Y73 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#1 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X44Y73 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#1 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X62Y69 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#2 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X62Y76 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#3 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X66Y72 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#4 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X66Y78 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#5 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X80Y74 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#1 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X66Y72 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#2 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X66Y78 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#3 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X80Y74 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#1 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X66Y78 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#2 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X80Y74 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

REQP-101#1 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_ddr3_phy_inst/u_serdes_dq_in0: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#2 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_ddr3_phy_inst/u_serdes_dq_in10: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#3 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_ddr3_phy_inst/u_serdes_dq_in11: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#4 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_ddr3_phy_inst/u_serdes_dq_in12: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#5 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_ddr3_phy_inst/u_serdes_dq_in13: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#6 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_ddr3_phy_inst/u_serdes_dq_in14: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#7 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_ddr3_phy_inst/u_serdes_dq_in15: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#8 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_ddr3_phy_inst/u_serdes_dq_in1: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#9 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_ddr3_phy_inst/u_serdes_dq_in2: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#10 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_ddr3_phy_inst/u_serdes_dq_in3: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#11 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_ddr3_phy_inst/u_serdes_dq_in4: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#12 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_ddr3_phy_inst/u_serdes_dq_in5: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#13 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_ddr3_phy_inst/u_serdes_dq_in6: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#14 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_ddr3_phy_inst/u_serdes_dq_in7: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#15 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_ddr3_phy_inst/u_serdes_dq_in8: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#16 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_ddr3_phy_inst/u_serdes_dq_in9: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-1580#1 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_ddr3_phy_inst/u_serdes_dq_in0. This can result in corrupted data. The u_ddr3_phy_inst/u_serdes_dq_in0/OCLK / u_ddr3_phy_inst/u_serdes_dq_in0/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_ddr3_phy_inst/u_serdes_dq_in0/CLK pin should be driven similarly to the u_ddr3_phy_inst/u_serdes_dq_in0/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#2 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_ddr3_phy_inst/u_serdes_dq_in1. This can result in corrupted data. The u_ddr3_phy_inst/u_serdes_dq_in1/OCLK / u_ddr3_phy_inst/u_serdes_dq_in1/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_ddr3_phy_inst/u_serdes_dq_in1/CLK pin should be driven similarly to the u_ddr3_phy_inst/u_serdes_dq_in1/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#3 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_ddr3_phy_inst/u_serdes_dq_in10. This can result in corrupted data. The u_ddr3_phy_inst/u_serdes_dq_in10/OCLK / u_ddr3_phy_inst/u_serdes_dq_in10/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_ddr3_phy_inst/u_serdes_dq_in10/CLK pin should be driven similarly to the u_ddr3_phy_inst/u_serdes_dq_in10/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#4 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_ddr3_phy_inst/u_serdes_dq_in11. This can result in corrupted data. The u_ddr3_phy_inst/u_serdes_dq_in11/OCLK / u_ddr3_phy_inst/u_serdes_dq_in11/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_ddr3_phy_inst/u_serdes_dq_in11/CLK pin should be driven similarly to the u_ddr3_phy_inst/u_serdes_dq_in11/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#5 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_ddr3_phy_inst/u_serdes_dq_in12. This can result in corrupted data. The u_ddr3_phy_inst/u_serdes_dq_in12/OCLK / u_ddr3_phy_inst/u_serdes_dq_in12/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_ddr3_phy_inst/u_serdes_dq_in12/CLK pin should be driven similarly to the u_ddr3_phy_inst/u_serdes_dq_in12/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#6 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_ddr3_phy_inst/u_serdes_dq_in13. This can result in corrupted data. The u_ddr3_phy_inst/u_serdes_dq_in13/OCLK / u_ddr3_phy_inst/u_serdes_dq_in13/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_ddr3_phy_inst/u_serdes_dq_in13/CLK pin should be driven similarly to the u_ddr3_phy_inst/u_serdes_dq_in13/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#7 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_ddr3_phy_inst/u_serdes_dq_in14. This can result in corrupted data. The u_ddr3_phy_inst/u_serdes_dq_in14/OCLK / u_ddr3_phy_inst/u_serdes_dq_in14/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_ddr3_phy_inst/u_serdes_dq_in14/CLK pin should be driven similarly to the u_ddr3_phy_inst/u_serdes_dq_in14/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#8 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_ddr3_phy_inst/u_serdes_dq_in15. This can result in corrupted data. The u_ddr3_phy_inst/u_serdes_dq_in15/OCLK / u_ddr3_phy_inst/u_serdes_dq_in15/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_ddr3_phy_inst/u_serdes_dq_in15/CLK pin should be driven similarly to the u_ddr3_phy_inst/u_serdes_dq_in15/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#9 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_ddr3_phy_inst/u_serdes_dq_in2. This can result in corrupted data. The u_ddr3_phy_inst/u_serdes_dq_in2/OCLK / u_ddr3_phy_inst/u_serdes_dq_in2/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_ddr3_phy_inst/u_serdes_dq_in2/CLK pin should be driven similarly to the u_ddr3_phy_inst/u_serdes_dq_in2/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#10 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_ddr3_phy_inst/u_serdes_dq_in3. This can result in corrupted data. The u_ddr3_phy_inst/u_serdes_dq_in3/OCLK / u_ddr3_phy_inst/u_serdes_dq_in3/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_ddr3_phy_inst/u_serdes_dq_in3/CLK pin should be driven similarly to the u_ddr3_phy_inst/u_serdes_dq_in3/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#11 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_ddr3_phy_inst/u_serdes_dq_in4. This can result in corrupted data. The u_ddr3_phy_inst/u_serdes_dq_in4/OCLK / u_ddr3_phy_inst/u_serdes_dq_in4/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_ddr3_phy_inst/u_serdes_dq_in4/CLK pin should be driven similarly to the u_ddr3_phy_inst/u_serdes_dq_in4/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#12 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_ddr3_phy_inst/u_serdes_dq_in5. This can result in corrupted data. The u_ddr3_phy_inst/u_serdes_dq_in5/OCLK / u_ddr3_phy_inst/u_serdes_dq_in5/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_ddr3_phy_inst/u_serdes_dq_in5/CLK pin should be driven similarly to the u_ddr3_phy_inst/u_serdes_dq_in5/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#13 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_ddr3_phy_inst/u_serdes_dq_in6. This can result in corrupted data. The u_ddr3_phy_inst/u_serdes_dq_in6/OCLK / u_ddr3_phy_inst/u_serdes_dq_in6/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_ddr3_phy_inst/u_serdes_dq_in6/CLK pin should be driven similarly to the u_ddr3_phy_inst/u_serdes_dq_in6/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#14 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_ddr3_phy_inst/u_serdes_dq_in7. This can result in corrupted data. The u_ddr3_phy_inst/u_serdes_dq_in7/OCLK / u_ddr3_phy_inst/u_serdes_dq_in7/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_ddr3_phy_inst/u_serdes_dq_in7/CLK pin should be driven similarly to the u_ddr3_phy_inst/u_serdes_dq_in7/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#15 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_ddr3_phy_inst/u_serdes_dq_in8. This can result in corrupted data. The u_ddr3_phy_inst/u_serdes_dq_in8/OCLK / u_ddr3_phy_inst/u_serdes_dq_in8/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_ddr3_phy_inst/u_serdes_dq_in8/CLK pin should be driven similarly to the u_ddr3_phy_inst/u_serdes_dq_in8/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#16 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_ddr3_phy_inst/u_serdes_dq_in9. This can result in corrupted data. The u_ddr3_phy_inst/u_serdes_dq_in9/OCLK / u_ddr3_phy_inst/u_serdes_dq_in9/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_ddr3_phy_inst/u_serdes_dq_in9/CLK pin should be driven similarly to the u_ddr3_phy_inst/u_serdes_dq_in9/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS,
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0]
 (the first 15 of 23 listed nets/buses).
Related violations: <none>


