State: I am not stuck with anything, don't need help right now but I wish to know time meeting . 

SD2 - DRAM Controller
Goal: Finishing RTL designs, verify with testbenches, for blocking-DRAM controller request and integrate with Micron DDR4 DRAM model

Plan for this semester
sept - RTL implementation and verification of individual modules
oct  - Combining modules for complete implementation. Testing of the complete design
nov  - Synthesis and reiterate design to meet the ddr4 clock requirements 
dec  - Report and final documentation
