/*Copyright (C) 2014 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/* This is reference from imx6sx-sg-better_emmc.dts */

/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include "imx6sx-x2.dtsi"

/ {
	model = "Freescale i.MX6 SoloX CCM base Board";
	compatible = "f1-mezz1", "fsl,imx6sx-sg", "fsl,imx6sx";

	aliases {
		mmc1 = &usdhc2;
		mmc3 = &usdhc4;
	};

	chosen {
		stdout-path = &uart1;
	};

	memory {
		linux,usable-memory = <0x80000000 0x1FF00000>;
	};

	pxp_v4l2_out {
		compatible = "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
		status = "disabled";
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		bt_reset: bt-reset {
			compatible = "gpio-reset";
			reset-gpios = <&gpio1 12 GPIO_ACTIVE_LOW>;
			reset-delay-us = <1000>;
			#reset-cells = <0>;
		};

		reg_usb_otg1_vbus: usb_otg1_vbus {
			compatible = "regulator-fixed";
			reg = <1>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usb_otg1_vbus>;
			regulator-name = "usb_otg1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 22 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_vref_3v3: regulator@7 {
			compatible = "regulator-fixed";
			reg = <7>;
			regulator-name = "vref-3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
		};

	};

	sound {
		compatible = "fsl,imx-audio-nau8822";
		model = "nau8822-audio";
		ssi-controller = <&ssi2>;
		audio-codec = <&codec>;
		audio-routing =
			"Mic Bias", "AMIC";
		mux-int-port = <2>;
		mux-ext-port = <3>;
	};
};

&adc1 {
	vref-supply = <&reg_vref_3v3>;
	status = "okay";
};

&adc2 {
	vref-supply = <&reg_vref_3v3>;
	status = "okay";
};


//Port J4: Ethernet A
&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1_1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy1>;
	phy-reset-gpios = <&gpio2 4 0>;
	phy-reset-duration =<20>;
   	local-mac-address = [00 04 9F 01 1B 58];
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy1: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
			micrel,led-mode = <0>;
		};
	};
};

//Port J3: Ethernet B
&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2_1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy2>;
	phy-reset-gpios = <&gpio2 2 0>;
	phy-reset-duration = <20>;
   	local-mac-address = [00 04 9F 01 1B 68];
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy2: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
			micrel,led-mode = <0>;
		};
	};
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	m41t11: m41t11@68 {
		compatible = "st,m41t11";
		reg = <0x68>;
		status = "okay";
	};

	/*
	 * Note: has been found that, if the above m41t11 is not enabled,
	 * audio codec may not reply a proper i2c ack (error -6)
	 */
	codec: nau8822@1a {
		compatible = "wlf,nau8822";
		reg = <0x1a>;
		clocks = <&clks IMX6SX_CLK_AUDIO>;
	};

	gpio@20 {
		compatible = "ti,tca6416";
		reg = <0x20>;
	};

	gpio@21 {
		compatible = "ti,tca6416";
		reg = <0x21>;
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	at24@52 {
		compatible = "at24,24c32";
		pagesize = <32>;
		reg = <0x52>;
	};

	ATECC508A: ATECC508A@60 {
		compatible = "ATECC508A";
		reg = <0x60>;
	};

	gpio@20 {
		compatible = "ti,tca6416";
		reg = <0x20>;
	};

	MFI337S3959: MFI337S3959@11 {
		compatible = "MFI337S3959";
		reg = <0x11>;
	};

	/*
	 * Note, this can't be tested, since Better board
	 * here is without any camera
	 */
	Hi253@20 {
		compatible = "Hi253,Hi253";
		reg = <0x20>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_csi_0>;
		clocks = <&clks IMX6SX_CLK_CSI>;
		clock-names = "csi_mclk";
		pwn-gpios = <&gpio3 18 1>;
		rst-gpios = <&gpio3 17 0>;

		cam18v-en-gpios = <&gpio3 3 0>;
		cam28v-en-gpios = <&gpio3 4 0>;

		csi_id = <0>;
		mclk = <19000000>;
		mclk_source = <0>;
		port {
			hi253_ep: endpoint {
				remote-endpoint = <&csi1_ep>;
			};
		};
	};
};

&csi1 {
	status = "okay";

	port {
		csi1_ep: endpoint {
			remote-endpoint = <&hi253_ep>;
		};
	};
};

&ocram {
	reg = <0x00901000 0xf000>;
};

&qspi2 {
	status = "disabled";
};

&qspi_m4 {
	status = "okay";
};

&rpmsg {
         vdev-nums = <1>;
         reg = <0xbfff0000 0x10000>;
         status = "okay";
};

&clks {
	fsl,shared-clks-number = <0x23>;//<0x1A>;
	fsl,shared-clks-index = <IMX6SX_CLK_PLL2_BUS IMX6SX_CLK_PLL2_PFD0
			IMX6SX_CLK_PLL2_PFD2 IMX6SX_CLK_PLL3_USB_OTG
			IMX6SX_CLK_PLL3_PFD1 IMX6SX_CLK_PLL3_PFD2
			IMX6SX_CLK_PLL3_PFD3 IMX6SX_CLK_PLL4_AUDIO
			IMX6SX_CLK_PLL5_VIDEO
			IMX6SX_CLK_OCRAM IMX6SX_CLK_CAN1_SERIAL
			IMX6SX_CLK_CAN1_IPG IMX6SX_CLK_CAN2_SERIAL
			IMX6SX_CLK_CAN2_IPG IMX6SX_CLK_CANFD
			IMX6SX_CLK_ECSPI1 IMX6SX_CLK_ECSPI2
			IMX6SX_CLK_ECSPI3 IMX6SX_CLK_ECSPI4
			IMX6SX_CLK_ECSPI5 IMX6SX_CLK_QSPI1
			IMX6SX_CLK_QSPI2 IMX6SX_CLK_SSI1
			IMX6SX_CLK_SSI2 IMX6SX_CLK_SSI3
			IMX6SX_CLK_UART_SERIAL IMX6SX_CLK_UART_IPG
			IMX6SX_CLK_PERIPH_CLK2_SEL IMX6SX_CLK_DUMMY
			IMX6SX_CLK_I2C1 IMX6SX_CLK_I2C2
			IMX6SX_CLK_I2C3 IMX6SX_CLK_I2C4
			IMX6SX_CLK_EPIT1 IMX6SX_CLK_EPIT2>;
	fsl,shared-mem-addr = <0x91F000>;
	fsl,shared-mem-size = <0x1000>;
};

&snvs{
	status = "okay";
};

&ssi2 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

//Debug port
&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

//Port P1: RS485 A
&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

//BM28: BT
&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3
			&pinctrl_bt>;
	fsl,uart-has-rtscts;
	resets = <&bt_reset>;
	status = "okay";
};

//Port P3: LTE EXPANSION
&uart4 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart4>;
	fsl,uart-has-rtscts;
        status = "okay";
};

//Port P5: RS485 B
&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};

//Port P4/P7: RS232
&uart6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart6>;
	status = "okay";
};

//Port J1: TELCO EXPANSION
&ecspi3 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 30 GPIO_ACTIVE_LOW>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3>;
	status = "okay";
	spidev@0 {
		compatible = "rohm,dh2228fv";
		spi-max-frequency = <20000000>;
		reg = <0>;
		dmas = <&sdma 3 7 1>, <&sdma 4 7 2>;
		dma-names = "rx", "tx";
	};
};

//Port P3: LTE EXPANSION
&ecspi5 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 28 GPIO_ACTIVE_LOW>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi5>;
	status = "okay";
	spidev@0 {
		compatible = "rohm,dh2228fv";
		spi-max-frequency = <20000000>;
		reg = <0>;
		dmas = <&sdma 11 7 1>, <&sdma 12 7 2>;
		dma-names = "rx", "tx";
	};
};

//Port J5: USB type-C
&usbotg1 {
	vbus-supply = <&reg_usb_otg1_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb_otg1_id>;
	//disable-over-current;
	srp-disable;
	hnp-disable;
	adp-disable;
	dr_mode = "host";
	status = "okay";
};

//Port P3: LTE EXPANSION
&usbotg2 {
        pinctrl-names = "default";
        srp-disable;
        hnp-disable;
        adp-disable;
        dr_mode = "host";
        status = "okay";
};

//BM28: Wifi
&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wifi>;
	non-removable;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

//eMMC
&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4_1>;
	bus-width = <8>;
	non-removable;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

/* Override the watchdog driver type
 */
&wdog1 {
        compatible = "fsl,imx21-wdt";
        status = "okay";
};
&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;
	imx6x-sg {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				MX6SX_PAD_USB_H_DATA__GPIO7_IO_10	0x83030
			>;
		};

		pinctrl_enet1_1: enet1grp-1 {
			fsl,pins = <
				MX6SX_PAD_RGMII1_RX_CTL__ENET1_RX_EN   	0xb099
				MX6SX_PAD_RGMII1_RD0__ENET1_RX_DATA_0   0xb099
				MX6SX_PAD_RGMII1_RD1__ENET1_RX_DATA_1   0xb099
				MX6SX_PAD_RGMII1_RXC__ENET1_RX_ER 	0xb099
				MX6SX_PAD_RGMII1_TX_CTL__ENET1_TX_EN	0xb099
				MX6SX_PAD_RGMII1_TD0__ENET1_TX_DATA_0   0xb099
				MX6SX_PAD_RGMII1_TD1__ENET1_TX_DATA_1   0xb099
				MX6SX_PAD_ENET1_RX_CLK__GPIO2_IO_4 	0xb099
				MX6SX_PAD_ENET1_TX_CLK__ENET1_REF_CLK1  0x4000b099
			>;
		};

		pinctrl_enet2_1: enet2grp-1{
			fsl,pins = <
				MX6SX_PAD_ENET1_COL__ENET2_MDC          0xa089
				MX6SX_PAD_ENET1_CRS__ENET2_MDIO         0xa089
				MX6SX_PAD_RGMII2_RX_CTL__ENET2_RX_EN    0xb099
				MX6SX_PAD_RGMII2_RD0__ENET2_RX_DATA_0   0xb099
				MX6SX_PAD_RGMII2_RD1__ENET2_RX_DATA_1   0xb099
                		MX6SX_PAD_RGMII2_RXC__ENET2_RX_ER       0xb099
				MX6SX_PAD_RGMII2_TX_CTL__ENET2_TX_EN    0xb099
				MX6SX_PAD_RGMII2_TD0__ENET2_TX_DATA_0   0xb099
				MX6SX_PAD_RGMII2_TD1__ENET2_TX_DATA_1   0xb099
				MX6SX_PAD_ENET1_MDC__GPIO2_IO_2		0xb099
                		MX6SX_PAD_ENET2_TX_CLK__ENET2_REF_CLK2  0x4000b099
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO01__I2C1_SDA		0x4001b8b1
				MX6SX_PAD_GPIO1_IO00__I2C1_SCL		0x4001b8b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6SX_PAD_QSPI1B_DATA2__I2C2_SDA	0x4001b8b1
				MX6SX_PAD_QSPI1B_DATA3__I2C2_SCL	0x4001b8b1
			>;
		};

		pinctrl_peri_3v3: peri3v3grp {
			fsl,pins = <
				MX6SX_PAD_QSPI1A_DATA0__GPIO4_IO_16	0x80000000
			>;
		};

		pinctrl_qspi1: qspi1grp {
			fsl,pins = <
				MX6SX_PAD_QSPI1A_DATA0__QSPI1_A_DATA_0  0x70a1
				MX6SX_PAD_QSPI1A_DATA1__QSPI1_A_DATA_1  0x70a1
				MX6SX_PAD_QSPI1A_DATA2__QSPI1_A_DATA_2  0x70a1
				MX6SX_PAD_QSPI1A_DATA3__QSPI1_A_DATA_3  0x70a1
				MX6SX_PAD_QSPI1A_SCLK__QSPI1_A_SCLK     0x70a1
				MX6SX_PAD_QSPI1A_SS0_B__QSPI1_A_SS0_B   0x70a1
			>;
		};

		//Debug port for A9 console
		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO04__UART1_TX		0x1b0b1
				MX6SX_PAD_GPIO1_IO05__UART1_RX		0x1b0b1
			>;
		};

		//Port P1: RS485 A
		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO06__UART2_TX		0x1b0b1
				MX6SX_PAD_GPIO1_IO07__UART2_RX		0x1b0b1
			>;
		};

		//BM28: BT
		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6SX_PAD_SD3_DATA5__UART3_TX		0x1b0b1
				MX6SX_PAD_SD3_DATA4__UART3_RX		0x1b0b1
				MX6SX_PAD_SD3_DATA6__UART3_RTS_B	0x1b0b1
				MX6SX_PAD_SD3_DATA7__UART3_CTS_B	0x1b0b1
			>;
		};

                pinctrl_bt: btgrp {
                        fsl,pins = <
                                MX6SX_PAD_GPIO1_IO12__GPIO1_IO_12        0x13069 /* BT_REG_ON */
                        >;
                };

		//Port P3: LTE EXPANSION
		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6SX_PAD_SD3_CMD__UART4_TX		0x1b0b1
				MX6SX_PAD_SD3_DATA3__UART4_RX		0x1b0b1
				MX6SX_PAD_SD3_CLK__UART4_CTS_B          0x1b0b1
				MX6SX_PAD_SD3_DATA2__UART4_RTS_B        0x1b0b1
			>;
		};

		//Port P5: RS485 B
		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6SX_PAD_KEY_COL3__UART5_TX		0x1b0b1
				MX6SX_PAD_KEY_ROW3__UART5_RX		0x1b0b1
			>;
		};

		//Port P4/P7: RS232
		pinctrl_uart6: uart6grp {
			fsl,pins = <
				MX6SX_PAD_KEY_COL1__UART6_TX		0x1b0b1
				MX6SX_PAD_KEY_ROW1__UART6_RX		0x1b0b1
			>;
		};

		//Port J1: TELCO EXPANSION
		pinctrl_ecspi3: ecspi3grp {
			fsl,pins = <
				MX6SX_PAD_QSPI1B_DATA0__ECSPI3_MOSI	0x1b0b9		//0x1b089
				MX6SX_PAD_QSPI1B_DATA1__ECSPI3_MISO	0x1b0b9		//0x1b0b9
				MX6SX_PAD_QSPI1B_SCLK__ECSPI3_SCLK	0x1b0b9		//0x1b0b9
				MX6SX_PAD_QSPI1B_SS0_B__GPIO4_IO_30	0x0b0b9		//0x0b089
			>;
		};

		//Port P3: LTE EXPANSION
		pinctrl_ecspi5: ecspi5grp {
			fsl,pins = <
				MX6SX_PAD_QSPI1A_DQS__ECSPI5_MOSI	0x1b0b9     //0x1b089//QSPI1A_DQS
				MX6SX_PAD_QSPI1A_SS1_B__ECSPI5_MISO	0x1b0b9     //QSPI1A_SS1_B
				MX6SX_PAD_QSPI1B_SS1_B__ECSPI5_SCLK	0x1b0b9     //0x1b089//QSPI1B_SS1_B
				MX6SX_PAD_QSPI1B_DQS__GPIO4_IO_28	0x0b0b9	    //0x0b089//QSPI1B_DQS
			>;
		};

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6SX_PAD_LCD1_RESET__AUDMUX_AUD3_RXD    0x130b0
				MX6SX_PAD_LCD1_ENABLE__AUDMUX_AUD3_TXC   0x130b0
				MX6SX_PAD_LCD1_HSYNC__AUDMUX_AUD3_TXD    0x120b0
				MX6SX_PAD_LCD1_VSYNC__AUDMUX_AUD3_TXFS   0x130b0
				MX6SX_PAD_ENET1_MDIO__AUDMUX_MCLK        0x130b0
			>;
		};

                pinctrl_usb_otg1_vbus: usbotg1vbusgrp {
                        fsl,pins = <
                                MX6SX_PAD_LCD1_DATA21__GPIO3_IO_22     0x10b0
                        >;
                };

                pinctrl_usb_otg1_id: usbotg1idgrp {
                        fsl,pins = <
                                MX6SX_PAD_SD3_DATA1__GPIO7_IO_3         0x17059
                        >;
                };

		pinctrl_wifi: wifigrp {
			fsl,pins = <
				MX6SX_PAD_SD2_CMD__USDHC2_CMD		0x17059
				MX6SX_PAD_SD2_CLK__USDHC2_CLK		0x170f9
				MX6SX_PAD_SD2_DATA0__USDHC2_DATA0	0x17059
				MX6SX_PAD_SD2_DATA1__USDHC2_DATA1	0x17059
				MX6SX_PAD_SD2_DATA2__USDHC2_DATA2	0x17059
				MX6SX_PAD_SD2_DATA3__USDHC2_DATA3	0x17059
				MX6SX_PAD_GPIO1_IO10__GPIO1_IO_10	0x17059	/* REG_ON */
			>;
		};

		pinctrl_usdhc4_1: usdhc4grp-1 {
			fsl,pins = <
				MX6SX_PAD_SD4_CMD__USDHC4_CMD		0x170D1
				MX6SX_PAD_SD4_CLK__USDHC4_CLK		0x100f9
				MX6SX_PAD_SD4_DATA0__USDHC4_DATA0	0x170D1
				MX6SX_PAD_SD4_DATA1__USDHC4_DATA1	0x170D1
				MX6SX_PAD_SD4_DATA2__USDHC4_DATA2	0x170D1
				MX6SX_PAD_SD4_DATA3__USDHC4_DATA3	0x170D1
				MX6SX_PAD_SD4_DATA4__USDHC4_DATA4	0x170D1
				MX6SX_PAD_SD4_DATA5__USDHC4_DATA5	0x170D1
				MX6SX_PAD_SD4_DATA6__USDHC4_DATA6	0x170D1
				MX6SX_PAD_SD4_DATA7__USDHC4_DATA7	0x170D1
				MX6SX_PAD_SD4_RESET_B__USDHC4_RESET_B	0x170D1
			>;
		};

		pinctrl_usdhc4_1_100mhz: usdhc4grp-1-100mhz {
			fsl,pins = <
				MX6SX_PAD_SD4_CMD__USDHC4_CMD		0x170b9
				MX6SX_PAD_SD4_CLK__USDHC4_CLK		0x100b9
				MX6SX_PAD_SD4_DATA0__USDHC4_DATA0	0x170b9
				MX6SX_PAD_SD4_DATA1__USDHC4_DATA1	0x170b9
				MX6SX_PAD_SD4_DATA2__USDHC4_DATA2	0x170b9
				MX6SX_PAD_SD4_DATA3__USDHC4_DATA3	0x170b9
				MX6SX_PAD_SD4_DATA4__USDHC4_DATA4	0x170b9
				MX6SX_PAD_SD4_DATA5__USDHC4_DATA5	0x170b9
				MX6SX_PAD_SD4_DATA6__USDHC4_DATA6	0x170b9
				MX6SX_PAD_SD4_DATA7__USDHC4_DATA7	0x170b9
			>;
		};

		pinctrl_usdhc4_1_200mhz: usdhc4grp-1-200mhz {
			fsl,pins = <
				MX6SX_PAD_SD4_CMD__USDHC4_CMD		0x170f9
				MX6SX_PAD_SD4_CLK__USDHC4_CLK		0x100f9
				MX6SX_PAD_SD4_DATA0__USDHC4_DATA0	0x170f9
				MX6SX_PAD_SD4_DATA1__USDHC4_DATA1	0x170f9
				MX6SX_PAD_SD4_DATA2__USDHC4_DATA2	0x170f9
				MX6SX_PAD_SD4_DATA3__USDHC4_DATA3	0x170f9
				MX6SX_PAD_SD4_DATA4__USDHC4_DATA4	0x170f9
				MX6SX_PAD_SD4_DATA5__USDHC4_DATA5	0x170f9
				MX6SX_PAD_SD4_DATA6__USDHC4_DATA6	0x170f9
				MX6SX_PAD_SD4_DATA7__USDHC4_DATA7	0x170f9
			>;
		};

		pinctrl_pcie: pciegrp {
			fsl,pins = <
				MX6SX_PAD_LCD1_DATA23__GPIO3_IO_24	0x10b0
				MX6SX_PAD_NAND_CE1_B__GPIO4_IO_2	0x10b0
				MX6SX_PAD_LCD1_DATA22__GPIO3_IO_23	0x10b0
			>;
		};

		pinctrl_csi_0: csigrp-0 {
			fsl,pins = <
				MX6SX_PAD_LCD1_DATA07__CSI1_MCLK	0x110b0
				MX6SX_PAD_LCD1_DATA06__CSI1_PIXCLK	0x110b9
				MX6SX_PAD_LCD1_DATA04__CSI1_VSYNC	0x110b0
				MX6SX_PAD_LCD1_DATA05__CSI1_HSYNC	0x110b0
				MX6SX_PAD_LCD1_DATA15__CSI1_DATA_2	0x110b0
				MX6SX_PAD_LCD1_DATA14__CSI1_DATA_3	0x110b0
				MX6SX_PAD_LCD1_DATA13__CSI1_DATA_4	0x110b0
				MX6SX_PAD_LCD1_DATA12__CSI1_DATA_5	0x110b0
				MX6SX_PAD_LCD1_DATA11__CSI1_DATA_6	0x110b0
				MX6SX_PAD_LCD1_DATA10__CSI1_DATA_7	0x110b0
				MX6SX_PAD_LCD1_DATA09__CSI1_DATA_8	0x110b0
				MX6SX_PAD_LCD1_DATA08__CSI1_DATA_9	0x110b0
				MX6SX_PAD_LCD1_DATA16__GPIO3_IO_17	0x80000000
				MX6SX_PAD_LCD1_DATA17__GPIO3_IO_18	0x80000000
			>;
		};
	};
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	reset-gpio = <&gpio3 23 0>;
	power-on-gpio = <&gpio3 24 0>;
	disable-gpio = <&gpio4 2 0>;
	status = "okay";
};
