/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_15z;
  reg [7:0] celloutsig_0_17z;
  reg [4:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [16:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_43z;
  reg [11:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  reg [8:0] celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [24:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [7:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_29z = ~(celloutsig_0_0z | celloutsig_0_12z);
  assign celloutsig_0_43z = celloutsig_0_4z[0] | celloutsig_0_6z;
  assign celloutsig_1_9z = celloutsig_1_5z[2] | celloutsig_1_8z;
  assign celloutsig_1_11z = celloutsig_1_0z[13] | celloutsig_1_10z[8];
  assign celloutsig_0_2z = in_data[95] | in_data[17];
  assign celloutsig_0_27z = celloutsig_0_24z[2] | celloutsig_0_0z;
  assign celloutsig_0_5z = celloutsig_0_4z[5:1] >= in_data[65:61];
  assign celloutsig_0_6z = { in_data[41:32], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z } >= { in_data[30:15], celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[187:180], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } >= { in_data[168:161], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_4z >= in_data[174:166];
  assign celloutsig_0_8z = { celloutsig_0_7z[6:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } >= { celloutsig_0_1z[2:1], celloutsig_0_4z };
  assign celloutsig_1_15z = celloutsig_1_0z[21:8] >= in_data[168:155];
  assign celloutsig_0_12z = celloutsig_0_4z[5:1] >= { celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[52:48] <= in_data[66:62];
  assign celloutsig_0_81z = { celloutsig_0_35z, celloutsig_0_27z, celloutsig_0_43z } <= celloutsig_0_19z[5:3];
  assign celloutsig_1_8z = { celloutsig_1_4z[8:3], celloutsig_1_6z, celloutsig_1_2z } <= celloutsig_1_4z[8:1];
  assign celloutsig_1_17z = celloutsig_1_0z[12:9] <= { celloutsig_1_10z[9:7], celloutsig_1_9z };
  assign celloutsig_1_18z = { celloutsig_1_15z, celloutsig_1_13z } <= { celloutsig_1_8z, celloutsig_1_13z };
  assign celloutsig_0_15z = celloutsig_0_7z[10:7] <= celloutsig_0_1z[4:1];
  assign celloutsig_0_35z = { in_data[75:69], celloutsig_0_29z } < { celloutsig_0_28z[11:5], celloutsig_0_21z };
  assign celloutsig_1_6z = { in_data[117:113], celloutsig_1_2z, celloutsig_1_5z } < { in_data[154:152], celloutsig_1_3z };
  assign celloutsig_1_14z = { celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_6z } < { celloutsig_1_10z[8:0], celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_21z = { celloutsig_0_19z[5:2], celloutsig_0_9z[3:2], celloutsig_0_6z, celloutsig_0_2z } < celloutsig_0_4z[11:4];
  assign celloutsig_0_7z = celloutsig_0_5z ? { celloutsig_0_1z[3:1], celloutsig_0_4z } : { celloutsig_0_4z[10:2], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_10z = celloutsig_1_7z ? celloutsig_1_0z[12:3] : { celloutsig_1_0z[23:22], celloutsig_1_3z };
  assign celloutsig_1_19z = celloutsig_1_14z ? { in_data[148:135], celloutsig_1_17z, celloutsig_1_13z } : { celloutsig_1_4z[4:0], celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_15z };
  assign celloutsig_0_9z[3:2] = celloutsig_0_7z[0] ? { celloutsig_0_4z[1], celloutsig_0_2z } : in_data[13:12];
  assign celloutsig_0_1z = in_data[70] ? in_data[28:24] : { in_data[38:36], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_28z = celloutsig_0_22z[0] ? { celloutsig_0_1z[3], celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_9z[3:2], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_27z } : { celloutsig_0_4z[5:2], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_1z = ~ celloutsig_1_0z[13:10];
  assign celloutsig_1_4z = ~ in_data[139:131];
  assign celloutsig_1_5z = ~ { celloutsig_1_0z[23:20], celloutsig_1_2z };
  assign celloutsig_1_12z = ~ celloutsig_1_0z[3:1];
  assign celloutsig_1_13z = ~ celloutsig_1_4z[3:0];
  assign celloutsig_0_10z = ~ { in_data[82:80], celloutsig_0_0z };
  assign celloutsig_0_19z = ~ { celloutsig_0_17z[5:1], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_24z = ~ celloutsig_0_11z[3:1];
  assign celloutsig_1_0z = in_data[133:109] | in_data[173:149];
  assign celloutsig_0_11z = { celloutsig_0_7z[12:10], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_8z } | { celloutsig_0_4z[8:3], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_7z[8:7], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_19z } | { in_data[65:62], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_2z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_4z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_80z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_80z = celloutsig_0_7z[9:1];
  always_latch
    if (clkin_data[64]) celloutsig_1_3z = 8'h00;
    else if (clkin_data[32]) celloutsig_1_3z = celloutsig_1_0z[10:3];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_17z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_17z = { celloutsig_0_1z[2], celloutsig_0_9z[3:2], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_8z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_18z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_18z = in_data[60:56];
  assign celloutsig_0_9z[1:0] = { celloutsig_0_6z, celloutsig_0_2z };
  assign { out_data[128], out_data[114:96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
