#[doc = "Register `DMA_SW_CHTRIG` reader"]
pub type R = crate::R<DmaSwChtrigSpec>;
#[doc = "Register `DMA_SW_CHTRIG` writer"]
pub type W = crate::W<DmaSwChtrigSpec>;
#[doc = "Field `CH0` reader - Write 1, triggers DMA_CHANNEL0"]
pub type Ch0R = crate::BitReader;
#[doc = "Field `CH0` writer - Write 1, triggers DMA_CHANNEL0"]
pub type Ch0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1` reader - Write 1, triggers DMA_CHANNEL1"]
pub type Ch1R = crate::BitReader;
#[doc = "Field `CH1` writer - Write 1, triggers DMA_CHANNEL1"]
pub type Ch1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH2` reader - Write 1, triggers DMA_CHANNEL2"]
pub type Ch2R = crate::BitReader;
#[doc = "Field `CH2` writer - Write 1, triggers DMA_CHANNEL2"]
pub type Ch2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH3` reader - Write 1, triggers DMA_CHANNEL3"]
pub type Ch3R = crate::BitReader;
#[doc = "Field `CH3` writer - Write 1, triggers DMA_CHANNEL3"]
pub type Ch3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH4` reader - Write 1, triggers DMA_CHANNEL4"]
pub type Ch4R = crate::BitReader;
#[doc = "Field `CH4` writer - Write 1, triggers DMA_CHANNEL4"]
pub type Ch4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH5` reader - Write 1, triggers DMA_CHANNEL5"]
pub type Ch5R = crate::BitReader;
#[doc = "Field `CH5` writer - Write 1, triggers DMA_CHANNEL5"]
pub type Ch5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH6` reader - Write 1, triggers DMA_CHANNEL6"]
pub type Ch6R = crate::BitReader;
#[doc = "Field `CH6` writer - Write 1, triggers DMA_CHANNEL6"]
pub type Ch6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH7` reader - Write 1, triggers DMA_CHANNEL7"]
pub type Ch7R = crate::BitReader;
#[doc = "Field `CH7` writer - Write 1, triggers DMA_CHANNEL7"]
pub type Ch7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH8` reader - Write 1, triggers DMA_CHANNEL8"]
pub type Ch8R = crate::BitReader;
#[doc = "Field `CH8` writer - Write 1, triggers DMA_CHANNEL8"]
pub type Ch8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH9` reader - Write 1, triggers DMA_CHANNEL9"]
pub type Ch9R = crate::BitReader;
#[doc = "Field `CH9` writer - Write 1, triggers DMA_CHANNEL9"]
pub type Ch9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH10` reader - Write 1, triggers DMA_CHANNEL10"]
pub type Ch10R = crate::BitReader;
#[doc = "Field `CH10` writer - Write 1, triggers DMA_CHANNEL10"]
pub type Ch10W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH11` reader - Write 1, triggers DMA_CHANNEL11"]
pub type Ch11R = crate::BitReader;
#[doc = "Field `CH11` writer - Write 1, triggers DMA_CHANNEL11"]
pub type Ch11W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH12` reader - Write 1, triggers DMA_CHANNEL12"]
pub type Ch12R = crate::BitReader;
#[doc = "Field `CH12` writer - Write 1, triggers DMA_CHANNEL12"]
pub type Ch12W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH13` reader - Write 1, triggers DMA_CHANNEL13"]
pub type Ch13R = crate::BitReader;
#[doc = "Field `CH13` writer - Write 1, triggers DMA_CHANNEL13"]
pub type Ch13W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH14` reader - Write 1, triggers DMA_CHANNEL14"]
pub type Ch14R = crate::BitReader;
#[doc = "Field `CH14` writer - Write 1, triggers DMA_CHANNEL14"]
pub type Ch14W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH15` reader - Write 1, triggers DMA_CHANNEL15"]
pub type Ch15R = crate::BitReader;
#[doc = "Field `CH15` writer - Write 1, triggers DMA_CHANNEL15"]
pub type Ch15W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH16` reader - Write 1, triggers DMA_CHANNEL16"]
pub type Ch16R = crate::BitReader;
#[doc = "Field `CH16` writer - Write 1, triggers DMA_CHANNEL16"]
pub type Ch16W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH17` reader - Write 1, triggers DMA_CHANNEL17"]
pub type Ch17R = crate::BitReader;
#[doc = "Field `CH17` writer - Write 1, triggers DMA_CHANNEL17"]
pub type Ch17W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH18` reader - Write 1, triggers DMA_CHANNEL18"]
pub type Ch18R = crate::BitReader;
#[doc = "Field `CH18` writer - Write 1, triggers DMA_CHANNEL18"]
pub type Ch18W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH19` reader - Write 1, triggers DMA_CHANNEL19"]
pub type Ch19R = crate::BitReader;
#[doc = "Field `CH19` writer - Write 1, triggers DMA_CHANNEL19"]
pub type Ch19W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH20` reader - Write 1, triggers DMA_CHANNEL20"]
pub type Ch20R = crate::BitReader;
#[doc = "Field `CH20` writer - Write 1, triggers DMA_CHANNEL20"]
pub type Ch20W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH21` reader - Write 1, triggers DMA_CHANNEL21"]
pub type Ch21R = crate::BitReader;
#[doc = "Field `CH21` writer - Write 1, triggers DMA_CHANNEL21"]
pub type Ch21W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH22` reader - Write 1, triggers DMA_CHANNEL22"]
pub type Ch22R = crate::BitReader;
#[doc = "Field `CH22` writer - Write 1, triggers DMA_CHANNEL22"]
pub type Ch22W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH23` reader - Write 1, triggers DMA_CHANNEL23"]
pub type Ch23R = crate::BitReader;
#[doc = "Field `CH23` writer - Write 1, triggers DMA_CHANNEL23"]
pub type Ch23W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH24` reader - Write 1, triggers DMA_CHANNEL24"]
pub type Ch24R = crate::BitReader;
#[doc = "Field `CH24` writer - Write 1, triggers DMA_CHANNEL24"]
pub type Ch24W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH25` reader - Write 1, triggers DMA_CHANNEL25"]
pub type Ch25R = crate::BitReader;
#[doc = "Field `CH25` writer - Write 1, triggers DMA_CHANNEL25"]
pub type Ch25W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH26` reader - Write 1, triggers DMA_CHANNEL26"]
pub type Ch26R = crate::BitReader;
#[doc = "Field `CH26` writer - Write 1, triggers DMA_CHANNEL26"]
pub type Ch26W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH27` reader - Write 1, triggers DMA_CHANNEL27"]
pub type Ch27R = crate::BitReader;
#[doc = "Field `CH27` writer - Write 1, triggers DMA_CHANNEL27"]
pub type Ch27W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH28` reader - Write 1, triggers DMA_CHANNEL28"]
pub type Ch28R = crate::BitReader;
#[doc = "Field `CH28` writer - Write 1, triggers DMA_CHANNEL28"]
pub type Ch28W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH29` reader - Write 1, triggers DMA_CHANNEL29"]
pub type Ch29R = crate::BitReader;
#[doc = "Field `CH29` writer - Write 1, triggers DMA_CHANNEL29"]
pub type Ch29W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH30` reader - Write 1, triggers DMA_CHANNEL30"]
pub type Ch30R = crate::BitReader;
#[doc = "Field `CH30` writer - Write 1, triggers DMA_CHANNEL30"]
pub type Ch30W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH31` reader - Write 1, triggers DMA_CHANNEL31"]
pub type Ch31R = crate::BitReader;
#[doc = "Field `CH31` writer - Write 1, triggers DMA_CHANNEL31"]
pub type Ch31W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Write 1, triggers DMA_CHANNEL0"]
    #[inline(always)]
    pub fn ch0(&self) -> Ch0R {
        Ch0R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Write 1, triggers DMA_CHANNEL1"]
    #[inline(always)]
    pub fn ch1(&self) -> Ch1R {
        Ch1R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Write 1, triggers DMA_CHANNEL2"]
    #[inline(always)]
    pub fn ch2(&self) -> Ch2R {
        Ch2R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Write 1, triggers DMA_CHANNEL3"]
    #[inline(always)]
    pub fn ch3(&self) -> Ch3R {
        Ch3R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Write 1, triggers DMA_CHANNEL4"]
    #[inline(always)]
    pub fn ch4(&self) -> Ch4R {
        Ch4R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Write 1, triggers DMA_CHANNEL5"]
    #[inline(always)]
    pub fn ch5(&self) -> Ch5R {
        Ch5R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Write 1, triggers DMA_CHANNEL6"]
    #[inline(always)]
    pub fn ch6(&self) -> Ch6R {
        Ch6R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Write 1, triggers DMA_CHANNEL7"]
    #[inline(always)]
    pub fn ch7(&self) -> Ch7R {
        Ch7R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Write 1, triggers DMA_CHANNEL8"]
    #[inline(always)]
    pub fn ch8(&self) -> Ch8R {
        Ch8R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Write 1, triggers DMA_CHANNEL9"]
    #[inline(always)]
    pub fn ch9(&self) -> Ch9R {
        Ch9R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Write 1, triggers DMA_CHANNEL10"]
    #[inline(always)]
    pub fn ch10(&self) -> Ch10R {
        Ch10R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - Write 1, triggers DMA_CHANNEL11"]
    #[inline(always)]
    pub fn ch11(&self) -> Ch11R {
        Ch11R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - Write 1, triggers DMA_CHANNEL12"]
    #[inline(always)]
    pub fn ch12(&self) -> Ch12R {
        Ch12R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Write 1, triggers DMA_CHANNEL13"]
    #[inline(always)]
    pub fn ch13(&self) -> Ch13R {
        Ch13R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Write 1, triggers DMA_CHANNEL14"]
    #[inline(always)]
    pub fn ch14(&self) -> Ch14R {
        Ch14R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - Write 1, triggers DMA_CHANNEL15"]
    #[inline(always)]
    pub fn ch15(&self) -> Ch15R {
        Ch15R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - Write 1, triggers DMA_CHANNEL16"]
    #[inline(always)]
    pub fn ch16(&self) -> Ch16R {
        Ch16R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - Write 1, triggers DMA_CHANNEL17"]
    #[inline(always)]
    pub fn ch17(&self) -> Ch17R {
        Ch17R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - Write 1, triggers DMA_CHANNEL18"]
    #[inline(always)]
    pub fn ch18(&self) -> Ch18R {
        Ch18R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - Write 1, triggers DMA_CHANNEL19"]
    #[inline(always)]
    pub fn ch19(&self) -> Ch19R {
        Ch19R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - Write 1, triggers DMA_CHANNEL20"]
    #[inline(always)]
    pub fn ch20(&self) -> Ch20R {
        Ch20R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - Write 1, triggers DMA_CHANNEL21"]
    #[inline(always)]
    pub fn ch21(&self) -> Ch21R {
        Ch21R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - Write 1, triggers DMA_CHANNEL22"]
    #[inline(always)]
    pub fn ch22(&self) -> Ch22R {
        Ch22R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - Write 1, triggers DMA_CHANNEL23"]
    #[inline(always)]
    pub fn ch23(&self) -> Ch23R {
        Ch23R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - Write 1, triggers DMA_CHANNEL24"]
    #[inline(always)]
    pub fn ch24(&self) -> Ch24R {
        Ch24R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - Write 1, triggers DMA_CHANNEL25"]
    #[inline(always)]
    pub fn ch25(&self) -> Ch25R {
        Ch25R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - Write 1, triggers DMA_CHANNEL26"]
    #[inline(always)]
    pub fn ch26(&self) -> Ch26R {
        Ch26R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - Write 1, triggers DMA_CHANNEL27"]
    #[inline(always)]
    pub fn ch27(&self) -> Ch27R {
        Ch27R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - Write 1, triggers DMA_CHANNEL28"]
    #[inline(always)]
    pub fn ch28(&self) -> Ch28R {
        Ch28R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - Write 1, triggers DMA_CHANNEL29"]
    #[inline(always)]
    pub fn ch29(&self) -> Ch29R {
        Ch29R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - Write 1, triggers DMA_CHANNEL30"]
    #[inline(always)]
    pub fn ch30(&self) -> Ch30R {
        Ch30R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - Write 1, triggers DMA_CHANNEL31"]
    #[inline(always)]
    pub fn ch31(&self) -> Ch31R {
        Ch31R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Write 1, triggers DMA_CHANNEL0"]
    #[inline(always)]
    pub fn ch0(&mut self) -> Ch0W<DmaSwChtrigSpec> {
        Ch0W::new(self, 0)
    }
    #[doc = "Bit 1 - Write 1, triggers DMA_CHANNEL1"]
    #[inline(always)]
    pub fn ch1(&mut self) -> Ch1W<DmaSwChtrigSpec> {
        Ch1W::new(self, 1)
    }
    #[doc = "Bit 2 - Write 1, triggers DMA_CHANNEL2"]
    #[inline(always)]
    pub fn ch2(&mut self) -> Ch2W<DmaSwChtrigSpec> {
        Ch2W::new(self, 2)
    }
    #[doc = "Bit 3 - Write 1, triggers DMA_CHANNEL3"]
    #[inline(always)]
    pub fn ch3(&mut self) -> Ch3W<DmaSwChtrigSpec> {
        Ch3W::new(self, 3)
    }
    #[doc = "Bit 4 - Write 1, triggers DMA_CHANNEL4"]
    #[inline(always)]
    pub fn ch4(&mut self) -> Ch4W<DmaSwChtrigSpec> {
        Ch4W::new(self, 4)
    }
    #[doc = "Bit 5 - Write 1, triggers DMA_CHANNEL5"]
    #[inline(always)]
    pub fn ch5(&mut self) -> Ch5W<DmaSwChtrigSpec> {
        Ch5W::new(self, 5)
    }
    #[doc = "Bit 6 - Write 1, triggers DMA_CHANNEL6"]
    #[inline(always)]
    pub fn ch6(&mut self) -> Ch6W<DmaSwChtrigSpec> {
        Ch6W::new(self, 6)
    }
    #[doc = "Bit 7 - Write 1, triggers DMA_CHANNEL7"]
    #[inline(always)]
    pub fn ch7(&mut self) -> Ch7W<DmaSwChtrigSpec> {
        Ch7W::new(self, 7)
    }
    #[doc = "Bit 8 - Write 1, triggers DMA_CHANNEL8"]
    #[inline(always)]
    pub fn ch8(&mut self) -> Ch8W<DmaSwChtrigSpec> {
        Ch8W::new(self, 8)
    }
    #[doc = "Bit 9 - Write 1, triggers DMA_CHANNEL9"]
    #[inline(always)]
    pub fn ch9(&mut self) -> Ch9W<DmaSwChtrigSpec> {
        Ch9W::new(self, 9)
    }
    #[doc = "Bit 10 - Write 1, triggers DMA_CHANNEL10"]
    #[inline(always)]
    pub fn ch10(&mut self) -> Ch10W<DmaSwChtrigSpec> {
        Ch10W::new(self, 10)
    }
    #[doc = "Bit 11 - Write 1, triggers DMA_CHANNEL11"]
    #[inline(always)]
    pub fn ch11(&mut self) -> Ch11W<DmaSwChtrigSpec> {
        Ch11W::new(self, 11)
    }
    #[doc = "Bit 12 - Write 1, triggers DMA_CHANNEL12"]
    #[inline(always)]
    pub fn ch12(&mut self) -> Ch12W<DmaSwChtrigSpec> {
        Ch12W::new(self, 12)
    }
    #[doc = "Bit 13 - Write 1, triggers DMA_CHANNEL13"]
    #[inline(always)]
    pub fn ch13(&mut self) -> Ch13W<DmaSwChtrigSpec> {
        Ch13W::new(self, 13)
    }
    #[doc = "Bit 14 - Write 1, triggers DMA_CHANNEL14"]
    #[inline(always)]
    pub fn ch14(&mut self) -> Ch14W<DmaSwChtrigSpec> {
        Ch14W::new(self, 14)
    }
    #[doc = "Bit 15 - Write 1, triggers DMA_CHANNEL15"]
    #[inline(always)]
    pub fn ch15(&mut self) -> Ch15W<DmaSwChtrigSpec> {
        Ch15W::new(self, 15)
    }
    #[doc = "Bit 16 - Write 1, triggers DMA_CHANNEL16"]
    #[inline(always)]
    pub fn ch16(&mut self) -> Ch16W<DmaSwChtrigSpec> {
        Ch16W::new(self, 16)
    }
    #[doc = "Bit 17 - Write 1, triggers DMA_CHANNEL17"]
    #[inline(always)]
    pub fn ch17(&mut self) -> Ch17W<DmaSwChtrigSpec> {
        Ch17W::new(self, 17)
    }
    #[doc = "Bit 18 - Write 1, triggers DMA_CHANNEL18"]
    #[inline(always)]
    pub fn ch18(&mut self) -> Ch18W<DmaSwChtrigSpec> {
        Ch18W::new(self, 18)
    }
    #[doc = "Bit 19 - Write 1, triggers DMA_CHANNEL19"]
    #[inline(always)]
    pub fn ch19(&mut self) -> Ch19W<DmaSwChtrigSpec> {
        Ch19W::new(self, 19)
    }
    #[doc = "Bit 20 - Write 1, triggers DMA_CHANNEL20"]
    #[inline(always)]
    pub fn ch20(&mut self) -> Ch20W<DmaSwChtrigSpec> {
        Ch20W::new(self, 20)
    }
    #[doc = "Bit 21 - Write 1, triggers DMA_CHANNEL21"]
    #[inline(always)]
    pub fn ch21(&mut self) -> Ch21W<DmaSwChtrigSpec> {
        Ch21W::new(self, 21)
    }
    #[doc = "Bit 22 - Write 1, triggers DMA_CHANNEL22"]
    #[inline(always)]
    pub fn ch22(&mut self) -> Ch22W<DmaSwChtrigSpec> {
        Ch22W::new(self, 22)
    }
    #[doc = "Bit 23 - Write 1, triggers DMA_CHANNEL23"]
    #[inline(always)]
    pub fn ch23(&mut self) -> Ch23W<DmaSwChtrigSpec> {
        Ch23W::new(self, 23)
    }
    #[doc = "Bit 24 - Write 1, triggers DMA_CHANNEL24"]
    #[inline(always)]
    pub fn ch24(&mut self) -> Ch24W<DmaSwChtrigSpec> {
        Ch24W::new(self, 24)
    }
    #[doc = "Bit 25 - Write 1, triggers DMA_CHANNEL25"]
    #[inline(always)]
    pub fn ch25(&mut self) -> Ch25W<DmaSwChtrigSpec> {
        Ch25W::new(self, 25)
    }
    #[doc = "Bit 26 - Write 1, triggers DMA_CHANNEL26"]
    #[inline(always)]
    pub fn ch26(&mut self) -> Ch26W<DmaSwChtrigSpec> {
        Ch26W::new(self, 26)
    }
    #[doc = "Bit 27 - Write 1, triggers DMA_CHANNEL27"]
    #[inline(always)]
    pub fn ch27(&mut self) -> Ch27W<DmaSwChtrigSpec> {
        Ch27W::new(self, 27)
    }
    #[doc = "Bit 28 - Write 1, triggers DMA_CHANNEL28"]
    #[inline(always)]
    pub fn ch28(&mut self) -> Ch28W<DmaSwChtrigSpec> {
        Ch28W::new(self, 28)
    }
    #[doc = "Bit 29 - Write 1, triggers DMA_CHANNEL29"]
    #[inline(always)]
    pub fn ch29(&mut self) -> Ch29W<DmaSwChtrigSpec> {
        Ch29W::new(self, 29)
    }
    #[doc = "Bit 30 - Write 1, triggers DMA_CHANNEL30"]
    #[inline(always)]
    pub fn ch30(&mut self) -> Ch30W<DmaSwChtrigSpec> {
        Ch30W::new(self, 30)
    }
    #[doc = "Bit 31 - Write 1, triggers DMA_CHANNEL31"]
    #[inline(always)]
    pub fn ch31(&mut self) -> Ch31W<DmaSwChtrigSpec> {
        Ch31W::new(self, 31)
    }
}
#[doc = "Software Channel Trigger Register\n\nYou can [`read`](crate::Reg::read) this register and get [`dma_sw_chtrig::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dma_sw_chtrig::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct DmaSwChtrigSpec;
impl crate::RegisterSpec for DmaSwChtrigSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`dma_sw_chtrig::R`](R) reader structure"]
impl crate::Readable for DmaSwChtrigSpec {}
#[doc = "`write(|w| ..)` method takes [`dma_sw_chtrig::W`](W) writer structure"]
impl crate::Writable for DmaSwChtrigSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets DMA_SW_CHTRIG to value 0"]
impl crate::Resettable for DmaSwChtrigSpec {
    const RESET_VALUE: u32 = 0;
}
