<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>ChibiOS/HAL for STM32F3xx: hal_uart_lld.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="custom.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL for STM32F3xx
   &#160;<span id="projectnumber">6.1.0</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('hal__uart__lld_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">hal_uart_lld.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>STM32 low level UART driver header.  
<a href="#details">More...</a></p>

<p><a href="hal__uart__lld_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t_config.html">UARTConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Driver configuration structure.  <a href="struct_u_a_r_t_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t_driver.html">UARTDriver</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure representing an UART driver.  <a href="struct_u_a_r_t_driver.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Configuration options</div></td></tr>
<tr class="memitem:ga7b366b1eb660467c7ef9667705ad8308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga7b366b1eb660467c7ef9667705ad8308">STM32_UART_USE_USART1</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga7b366b1eb660467c7ef9667705ad8308"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART driver on USART1 enable switch.  <a href="group___u_a_r_t.html#ga7b366b1eb660467c7ef9667705ad8308">More...</a><br /></td></tr>
<tr class="separator:ga7b366b1eb660467c7ef9667705ad8308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f8b9dcf8dd01e163b8d47c56cee1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gad9f8b9dcf8dd01e163b8d47c56cee1aa">STM32_UART_USE_USART2</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:gad9f8b9dcf8dd01e163b8d47c56cee1aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART driver on USART2 enable switch.  <a href="group___u_a_r_t.html#gad9f8b9dcf8dd01e163b8d47c56cee1aa">More...</a><br /></td></tr>
<tr class="separator:gad9f8b9dcf8dd01e163b8d47c56cee1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b1761cd3b7e70eb3c5c90d9b92f52c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga42b1761cd3b7e70eb3c5c90d9b92f52c">STM32_UART_USE_USART3</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga42b1761cd3b7e70eb3c5c90d9b92f52c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART driver on USART3 enable switch.  <a href="group___u_a_r_t.html#ga42b1761cd3b7e70eb3c5c90d9b92f52c">More...</a><br /></td></tr>
<tr class="separator:ga42b1761cd3b7e70eb3c5c90d9b92f52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf6f75268559ffdb5d7f9b53a319267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga2bf6f75268559ffdb5d7f9b53a319267">STM32_UART_USE_UART4</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga2bf6f75268559ffdb5d7f9b53a319267"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART driver on UART4 enable switch.  <a href="group___u_a_r_t.html#ga2bf6f75268559ffdb5d7f9b53a319267">More...</a><br /></td></tr>
<tr class="separator:ga2bf6f75268559ffdb5d7f9b53a319267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51645272d956b6e1ec578bdcd88c88b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga51645272d956b6e1ec578bdcd88c88b0">STM32_UART_USE_UART5</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga51645272d956b6e1ec578bdcd88c88b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART driver on UART5 enable switch.  <a href="group___u_a_r_t.html#ga51645272d956b6e1ec578bdcd88c88b0">More...</a><br /></td></tr>
<tr class="separator:ga51645272d956b6e1ec578bdcd88c88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f5d3dfc7539503f8639d4be5b81928d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga6f5d3dfc7539503f8639d4be5b81928d">STM32_UART_USE_USART6</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga6f5d3dfc7539503f8639d4be5b81928d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART driver on USART6 enable switch.  <a href="group___u_a_r_t.html#ga6f5d3dfc7539503f8639d4be5b81928d">More...</a><br /></td></tr>
<tr class="separator:ga6f5d3dfc7539503f8639d4be5b81928d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab99e09e5d7cf617d243ad4e19bacf778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gab99e09e5d7cf617d243ad4e19bacf778">STM32_UART_USE_UART7</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:gab99e09e5d7cf617d243ad4e19bacf778"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART driver on UART7 enable switch.  <a href="group___u_a_r_t.html#gab99e09e5d7cf617d243ad4e19bacf778">More...</a><br /></td></tr>
<tr class="separator:gab99e09e5d7cf617d243ad4e19bacf778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2669d1e2fc1b5dfeb3625ab795c3b07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga2669d1e2fc1b5dfeb3625ab795c3b07b">STM32_UART_USE_UART8</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga2669d1e2fc1b5dfeb3625ab795c3b07b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART driver on UART8 enable switch.  <a href="group___u_a_r_t.html#ga2669d1e2fc1b5dfeb3625ab795c3b07b">More...</a><br /></td></tr>
<tr class="separator:ga2669d1e2fc1b5dfeb3625ab795c3b07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga050fc59913309402f34dd2ea6ab3cdf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga050fc59913309402f34dd2ea6ab3cdf8">STM32_UART_USART1_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga050fc59913309402f34dd2ea6ab3cdf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART1 interrupt priority level setting.  <a href="group___u_a_r_t.html#ga050fc59913309402f34dd2ea6ab3cdf8">More...</a><br /></td></tr>
<tr class="separator:ga050fc59913309402f34dd2ea6ab3cdf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1d292d78abf8f0b5a9e210d217a1cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gad1d292d78abf8f0b5a9e210d217a1cfe">STM32_UART_USART2_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gad1d292d78abf8f0b5a9e210d217a1cfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART2 interrupt priority level setting.  <a href="group___u_a_r_t.html#gad1d292d78abf8f0b5a9e210d217a1cfe">More...</a><br /></td></tr>
<tr class="separator:gad1d292d78abf8f0b5a9e210d217a1cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9553fdd3fc1f7790cbcbd784d54d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga9c9553fdd3fc1f7790cbcbd784d54d54">STM32_UART_USART3_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga9c9553fdd3fc1f7790cbcbd784d54d54"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART3 interrupt priority level setting.  <a href="group___u_a_r_t.html#ga9c9553fdd3fc1f7790cbcbd784d54d54">More...</a><br /></td></tr>
<tr class="separator:ga9c9553fdd3fc1f7790cbcbd784d54d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac18b11cb06a599f194938e23f81633fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gac18b11cb06a599f194938e23f81633fd">STM32_UART_USART3_8_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gac18b11cb06a599f194938e23f81633fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART3..8 interrupt priority level setting.  <a href="group___u_a_r_t.html#gac18b11cb06a599f194938e23f81633fd">More...</a><br /></td></tr>
<tr class="separator:gac18b11cb06a599f194938e23f81633fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13318059ca6faaff587992e69e22a7e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga13318059ca6faaff587992e69e22a7e0">STM32_UART_UART4_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga13318059ca6faaff587992e69e22a7e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 interrupt priority level setting.  <a href="group___u_a_r_t.html#ga13318059ca6faaff587992e69e22a7e0">More...</a><br /></td></tr>
<tr class="separator:ga13318059ca6faaff587992e69e22a7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df333941ca2fb9dec26a569e802dd57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga5df333941ca2fb9dec26a569e802dd57">STM32_UART_UART5_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga5df333941ca2fb9dec26a569e802dd57"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART5 interrupt priority level setting.  <a href="group___u_a_r_t.html#ga5df333941ca2fb9dec26a569e802dd57">More...</a><br /></td></tr>
<tr class="separator:ga5df333941ca2fb9dec26a569e802dd57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebae084c5d2daf88c58efd5a9c1d52af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaebae084c5d2daf88c58efd5a9c1d52af">STM32_UART_USART6_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gaebae084c5d2daf88c58efd5a9c1d52af"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART6 interrupt priority level setting.  <a href="group___u_a_r_t.html#gaebae084c5d2daf88c58efd5a9c1d52af">More...</a><br /></td></tr>
<tr class="separator:gaebae084c5d2daf88c58efd5a9c1d52af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f663fc3541e2be3999e668923847c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga91f663fc3541e2be3999e668923847c8">STM32_UART_UART7_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga91f663fc3541e2be3999e668923847c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART7 interrupt priority level setting.  <a href="group___u_a_r_t.html#ga91f663fc3541e2be3999e668923847c8">More...</a><br /></td></tr>
<tr class="separator:ga91f663fc3541e2be3999e668923847c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2eec50b96c854b7a0873a14e539d74f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gab2eec50b96c854b7a0873a14e539d74f">STM32_UART_UART8_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gab2eec50b96c854b7a0873a14e539d74f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART8 interrupt priority level setting.  <a href="group___u_a_r_t.html#gab2eec50b96c854b7a0873a14e539d74f">More...</a><br /></td></tr>
<tr class="separator:gab2eec50b96c854b7a0873a14e539d74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8307c6c43bf456405efe19e5908d5a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga8307c6c43bf456405efe19e5908d5a25">STM32_UART_USART1_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga8307c6c43bf456405efe19e5908d5a25"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART1 DMA priority (0..3|lowest..highest).  <a href="group___u_a_r_t.html#ga8307c6c43bf456405efe19e5908d5a25">More...</a><br /></td></tr>
<tr class="separator:ga8307c6c43bf456405efe19e5908d5a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ab064f32c429288dce0b15b2e443a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga02ab064f32c429288dce0b15b2e443a1">STM32_UART_USART2_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga02ab064f32c429288dce0b15b2e443a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART2 DMA priority (0..3|lowest..highest).  <a href="group___u_a_r_t.html#ga02ab064f32c429288dce0b15b2e443a1">More...</a><br /></td></tr>
<tr class="separator:ga02ab064f32c429288dce0b15b2e443a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f49346cf0c36ac85466517ceff6299b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga4f49346cf0c36ac85466517ceff6299b">STM32_UART_USART3_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga4f49346cf0c36ac85466517ceff6299b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART3 DMA priority (0..3|lowest..highest).  <a href="group___u_a_r_t.html#ga4f49346cf0c36ac85466517ceff6299b">More...</a><br /></td></tr>
<tr class="separator:ga4f49346cf0c36ac85466517ceff6299b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02086c51746a93818f7b50d8d184bdfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga02086c51746a93818f7b50d8d184bdfc">STM32_UART_UART4_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga02086c51746a93818f7b50d8d184bdfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 DMA priority (0..3|lowest..highest).  <a href="group___u_a_r_t.html#ga02086c51746a93818f7b50d8d184bdfc">More...</a><br /></td></tr>
<tr class="separator:ga02086c51746a93818f7b50d8d184bdfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b30eda5a6f930b068db7bc108e0478d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga1b30eda5a6f930b068db7bc108e0478d">STM32_UART_UART5_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga1b30eda5a6f930b068db7bc108e0478d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART5 DMA priority (0..3|lowest..highest).  <a href="group___u_a_r_t.html#ga1b30eda5a6f930b068db7bc108e0478d">More...</a><br /></td></tr>
<tr class="separator:ga1b30eda5a6f930b068db7bc108e0478d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e58662e757ecd7f20e8135c82393312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga7e58662e757ecd7f20e8135c82393312">STM32_UART_USART6_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga7e58662e757ecd7f20e8135c82393312"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART6 DMA priority (0..3|lowest..highest).  <a href="group___u_a_r_t.html#ga7e58662e757ecd7f20e8135c82393312">More...</a><br /></td></tr>
<tr class="separator:ga7e58662e757ecd7f20e8135c82393312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga211c00f541d67a32c55d0f47f1297db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga211c00f541d67a32c55d0f47f1297db5">STM32_UART_UART7_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga211c00f541d67a32c55d0f47f1297db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART7 DMA priority (0..3|lowest..highest).  <a href="group___u_a_r_t.html#ga211c00f541d67a32c55d0f47f1297db5">More...</a><br /></td></tr>
<tr class="separator:ga211c00f541d67a32c55d0f47f1297db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae56e2de32e00c7684a6996f14b2be348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gae56e2de32e00c7684a6996f14b2be348">STM32_UART_UART8_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gae56e2de32e00c7684a6996f14b2be348"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART8 DMA priority (0..3|lowest..highest).  <a href="group___u_a_r_t.html#gae56e2de32e00c7684a6996f14b2be348">More...</a><br /></td></tr>
<tr class="separator:gae56e2de32e00c7684a6996f14b2be348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a4cb321d74c57b544a1628faaae1569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga9a4cb321d74c57b544a1628faaae1569">STM32_UART_DMA_ERROR_HOOK</a>(uartp)&#160;&#160;&#160;<a class="el" href="group___o_s_a_l.html#ga0697c6d02a8ebd8f02f3a4dba38afbdd">osalSysHalt</a>(&quot;DMA failure&quot;)</td></tr>
<tr class="memdesc:ga9a4cb321d74c57b544a1628faaae1569"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA error hook.  <a href="group___u_a_r_t.html#ga9a4cb321d74c57b544a1628faaae1569">More...</a><br /></td></tr>
<tr class="separator:ga9a4cb321d74c57b544a1628faaae1569"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gad977ad4c82eac177c15348f6a7410d18"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gad977ad4c82eac177c15348f6a7410d18">uartflags_t</a></td></tr>
<tr class="memdesc:gad977ad4c82eac177c15348f6a7410d18"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART driver condition flags type.  <a href="group___u_a_r_t.html#gad977ad4c82eac177c15348f6a7410d18">More...</a><br /></td></tr>
<tr class="separator:gad977ad4c82eac177c15348f6a7410d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a8ec7088dee2bf957b324179759c44"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_u_a_r_t_driver.html">UARTDriver</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gac8a8ec7088dee2bf957b324179759c44">UARTDriver</a></td></tr>
<tr class="memdesc:gac8a8ec7088dee2bf957b324179759c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure representing an UART driver.  <a href="group___u_a_r_t.html#gac8a8ec7088dee2bf957b324179759c44">More...</a><br /></td></tr>
<tr class="separator:gac8a8ec7088dee2bf957b324179759c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b5dfc24893b492d4117488f53c6a94c"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga4b5dfc24893b492d4117488f53c6a94c">uartcb_t</a>) (<a class="el" href="struct_u_a_r_t_driver.html">UARTDriver</a> *uartp)</td></tr>
<tr class="memdesc:ga4b5dfc24893b492d4117488f53c6a94c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic UART notification callback type.  <a href="group___u_a_r_t.html#ga4b5dfc24893b492d4117488f53c6a94c">More...</a><br /></td></tr>
<tr class="separator:ga4b5dfc24893b492d4117488f53c6a94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748f4fad88589464c0d17f55738add4c"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga748f4fad88589464c0d17f55738add4c">uartccb_t</a>) (<a class="el" href="struct_u_a_r_t_driver.html">UARTDriver</a> *uartp, uint16_t c)</td></tr>
<tr class="memdesc:ga748f4fad88589464c0d17f55738add4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Character received UART notification callback type.  <a href="group___u_a_r_t.html#ga748f4fad88589464c0d17f55738add4c">More...</a><br /></td></tr>
<tr class="separator:ga748f4fad88589464c0d17f55738add4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga141c398c5d0b67646002855490784d71"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga141c398c5d0b67646002855490784d71">uartecb_t</a>) (<a class="el" href="struct_u_a_r_t_driver.html">UARTDriver</a> *uartp, <a class="el" href="group___u_a_r_t.html#gad977ad4c82eac177c15348f6a7410d18">uartflags_t</a> e)</td></tr>
<tr class="memdesc:ga141c398c5d0b67646002855490784d71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive error UART notification callback type.  <a href="group___u_a_r_t.html#ga141c398c5d0b67646002855490784d71">More...</a><br /></td></tr>
<tr class="separator:ga141c398c5d0b67646002855490784d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gabce7508e49fa785d88c1cf47abf43758"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gabce7508e49fa785d88c1cf47abf43758">uart_lld_init</a> (void)</td></tr>
<tr class="memdesc:gabce7508e49fa785d88c1cf47abf43758"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low level UART driver initialization.  <a href="group___u_a_r_t.html#gabce7508e49fa785d88c1cf47abf43758">More...</a><br /></td></tr>
<tr class="separator:gabce7508e49fa785d88c1cf47abf43758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d362eceb6050bf012b52a61a669674d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga3d362eceb6050bf012b52a61a669674d">uart_lld_start</a> (<a class="el" href="struct_u_a_r_t_driver.html">UARTDriver</a> *uartp)</td></tr>
<tr class="memdesc:ga3d362eceb6050bf012b52a61a669674d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures and activates the UART peripheral.  <a href="group___u_a_r_t.html#ga3d362eceb6050bf012b52a61a669674d">More...</a><br /></td></tr>
<tr class="separator:ga3d362eceb6050bf012b52a61a669674d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaad3561e487c2b75aa394c9f4249342"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gafaad3561e487c2b75aa394c9f4249342">uart_lld_stop</a> (<a class="el" href="struct_u_a_r_t_driver.html">UARTDriver</a> *uartp)</td></tr>
<tr class="memdesc:gafaad3561e487c2b75aa394c9f4249342"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deactivates the UART peripheral.  <a href="group___u_a_r_t.html#gafaad3561e487c2b75aa394c9f4249342">More...</a><br /></td></tr>
<tr class="separator:gafaad3561e487c2b75aa394c9f4249342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e25c8da94128f260d3d8683db114326"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga1e25c8da94128f260d3d8683db114326">uart_lld_start_send</a> (<a class="el" href="struct_u_a_r_t_driver.html">UARTDriver</a> *uartp, size_t n, const void *txbuf)</td></tr>
<tr class="memdesc:ga1e25c8da94128f260d3d8683db114326"><td class="mdescLeft">&#160;</td><td class="mdescRight">Starts a transmission on the UART peripheral.  <a href="group___u_a_r_t.html#ga1e25c8da94128f260d3d8683db114326">More...</a><br /></td></tr>
<tr class="separator:ga1e25c8da94128f260d3d8683db114326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec269894b7a38cc224a92469728dac28"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaec269894b7a38cc224a92469728dac28">uart_lld_stop_send</a> (<a class="el" href="struct_u_a_r_t_driver.html">UARTDriver</a> *uartp)</td></tr>
<tr class="memdesc:gaec269894b7a38cc224a92469728dac28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stops any ongoing transmission.  <a href="group___u_a_r_t.html#gaec269894b7a38cc224a92469728dac28">More...</a><br /></td></tr>
<tr class="separator:gaec269894b7a38cc224a92469728dac28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeef4ed85ed76c1e916c77d4efb8b9c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaeeef4ed85ed76c1e916c77d4efb8b9c2">uart_lld_start_receive</a> (<a class="el" href="struct_u_a_r_t_driver.html">UARTDriver</a> *uartp, size_t n, void *rxbuf)</td></tr>
<tr class="memdesc:gaeeef4ed85ed76c1e916c77d4efb8b9c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Starts a receive operation on the UART peripheral.  <a href="group___u_a_r_t.html#gaeeef4ed85ed76c1e916c77d4efb8b9c2">More...</a><br /></td></tr>
<tr class="separator:gaeeef4ed85ed76c1e916c77d4efb8b9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6eeebdeb91ad7e692d73ceefa9eafb7"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaf6eeebdeb91ad7e692d73ceefa9eafb7">uart_lld_stop_receive</a> (<a class="el" href="struct_u_a_r_t_driver.html">UARTDriver</a> *uartp)</td></tr>
<tr class="memdesc:gaf6eeebdeb91ad7e692d73ceefa9eafb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stops any ongoing receive operation.  <a href="group___u_a_r_t.html#gaf6eeebdeb91ad7e692d73ceefa9eafb7">More...</a><br /></td></tr>
<tr class="separator:gaf6eeebdeb91ad7e692d73ceefa9eafb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>STM32 low level UART driver header. </p>

<p class="definition">Definition in file <a class="el" href="hal__uart__lld_8h_source.html">hal_uart_lld.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_f80bc3dd223b72d1d49f21e0035dc5e4.html">alex</a></li><li class="navelem"><a class="el" href="dir_22cd421655961df35307445372924111.html">DEV</a></li><li class="navelem"><a class="el" href="dir_32ea984c947d1eccd2c9d12860af69d9.html">STM32</a></li><li class="navelem"><a class="el" href="dir_37edc49dec79a8e0742fe959f71b5779.html">CHIBIOS</a></li><li class="navelem"><a class="el" href="dir_4c5ba9d77de38bb2a7968a864d95c47b.html">chibios_svn_mirror</a></li><li class="navelem"><a class="el" href="dir_f4ae0a31188d25a06522f7787dfa2dbc.html">os</a></li><li class="navelem"><a class="el" href="dir_aa9517135aa479eaaafdf8df477efa31.html">hal</a></li><li class="navelem"><a class="el" href="dir_92727968ccacb9925a09d76717894883.html">ports</a></li><li class="navelem"><a class="el" href="dir_9be6a915d424124b901ffb9461a23881.html">STM32</a></li><li class="navelem"><a class="el" href="dir_a27336da34095bc1c7efd7ed187205b1.html">LLD</a></li><li class="navelem"><a class="el" href="dir_2ef351c51e43eeac6687c835251c9c7b.html">USARTv2</a></li><li class="navelem"><a class="el" href="hal__uart__lld_8h.html">hal_uart_lld.h</a></li>
    <li class="footer">Generated on Fri Mar 15 2019 10:29:42 for ChibiOS/HAL for STM32F3xx by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
