;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD <0, 0
	SUB 0, 210
	DAT <300, #90
	SUB -207, <-120
	SUB #2, @202
	SUB 0, @492
	SUB 0, 32
	SUB 0, 32
	SUB 0, 32
	JMP @12, #-202
	JMP 200, 720
	SUB #2, @202
	SUB @-127, 100
	ADD 12, 10
	SUB 0, 320
	SUB @21, 3
	JMP 0, 32
	JMP 0, 32
	SUB @-127, 100
	CMP 771, 0
	SPL 0, 210
	SPL <-127, 100
	JMP @72, #200
	ADD #40, 0
	SUB 0, 210
	SUB 0, 210
	SPL 0, 321
	SPL 0, 321
	SUB 1, @-0
	SUB 0, 210
	SUB 0, 210
	SPL <-127, 100
	SUB 12, @10
	SUB @127, 106
	JMP @72, #200
	SUB #0, 0
	SLT 0, 0
	SLT 0, 0
	SLT 0, 0
	SUB @127, 106
	SPL 0, <702
	ADD <0, 0
	DAT <300, #90
	DAT <300, #90
	SPL 0, <702
	SUB 1, @-0
