
---------- Begin Simulation Statistics ----------
final_tick                               119774365000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 394902                       # Simulator instruction rate (inst/s)
host_mem_usage                                 659068                       # Number of bytes of host memory used
host_op_rate                                   432148                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   253.23                       # Real time elapsed on the host
host_tick_rate                              472991318                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431816                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.119774                       # Number of seconds simulated
sim_ticks                                119774365000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431816                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.197744                       # CPI: cycles per instruction
system.cpu.discardedOps                        749226                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         9133623                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.834903                       # IPC: instructions per cycle
system.cpu.numCycles                        119774365                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954919     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568363      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241244      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154714      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120622      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166460      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646304     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534647     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431816                       # Class of committed instruction
system.cpu.tickCycles                       110640742                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13696                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         29566                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         9897                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           34                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       444211                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          319                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       888707                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            353                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20731386                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16623773                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            151044                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8825133                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8734426                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.972174                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050553                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                320                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434082                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300032                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134050                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1163                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35038168                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35038168                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35041532                       # number of overall hits
system.cpu.dcache.overall_hits::total        35041532                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       468009                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         468009                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       468018                       # number of overall misses
system.cpu.dcache.overall_misses::total        468018                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14406396000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14406396000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14406396000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14406396000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35506177                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35506177                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35509550                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35509550                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013181                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013181                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013180                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013180                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30782.305468                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30782.305468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30781.713524                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30781.713524                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       244373                       # number of writebacks
system.cpu.dcache.writebacks::total            244373                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24408                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24408                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24408                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24408                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       443601                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       443601                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       443606                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       443606                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  12515066000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12515066000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  12515716000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12515716000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012494                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012494                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012493                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012493                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28212.438655                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28212.438655                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28213.585930                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28213.585930                       # average overall mshr miss latency
system.cpu.dcache.replacements                 443504                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20834310                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20834310                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11712858000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11712858000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21251610                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21251610                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28068.195543                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28068.195543                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4442                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4442                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       412858                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       412858                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10683013000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10683013000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25875.756313                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25875.756313                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14203858                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14203858                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        50709                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        50709                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2693538000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2693538000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254567                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254567                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003557                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003557                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53117.553097                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53117.553097                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19966                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19966                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        30743                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30743                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1832053000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1832053000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002157                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002157                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59592.525128                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59592.525128                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3364                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3364                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002668                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002668                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       650000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       650000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001482                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001482                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       130000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       130000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89071                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89071                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           26                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data      1485000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1485000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000292                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000292                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 57115.384615                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 57115.384615                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           26                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data      1433000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1433000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000292                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000292                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 55115.384615                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55115.384615                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 119774365000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.871762                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35663315                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            443632                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             80.389411                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            285000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.871762                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          36131359                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         36131359                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 119774365000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119774365000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119774365000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49996118                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17251694                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10044167                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     26269991                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26269991                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26269991                       # number of overall hits
system.cpu.icache.overall_hits::total        26269991                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          870                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            870                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          870                       # number of overall misses
system.cpu.icache.overall_misses::total           870                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46370000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46370000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46370000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46370000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26270861                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26270861                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26270861                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26270861                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000033                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000033                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53298.850575                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53298.850575                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53298.850575                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53298.850575                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          701                       # number of writebacks
system.cpu.icache.writebacks::total               701                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          870                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          870                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          870                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          870                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44630000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44630000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44630000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44630000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51298.850575                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51298.850575                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51298.850575                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51298.850575                       # average overall mshr miss latency
system.cpu.icache.replacements                    701                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26269991                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26269991                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          870                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           870                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46370000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46370000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26270861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26270861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53298.850575                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53298.850575                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          870                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          870                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44630000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44630000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51298.850575                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51298.850575                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 119774365000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           168.966303                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26270861                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               870                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          30196.391954                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   168.966303                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.660025                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.660025                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          169                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          164                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26271731                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26271731                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 119774365000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119774365000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119774365000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 119774365000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431816                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  629                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               427964                       # number of demand (read+write) hits
system.l2.demand_hits::total                   428593                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 629                       # number of overall hits
system.l2.overall_hits::.cpu.data              427964                       # number of overall hits
system.l2.overall_hits::total                  428593                       # number of overall hits
system.l2.demand_misses::.cpu.inst                241                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15668                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15909                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               241                       # number of overall misses
system.l2.overall_misses::.cpu.data             15668                       # number of overall misses
system.l2.overall_misses::total                 15909                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27734000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1937988000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1965722000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27734000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1937988000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1965722000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              870                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           443632                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               444502                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             870                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          443632                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              444502                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.277011                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.035318                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.035791                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.277011                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.035318                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.035791                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 115078.838174                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 123690.834823                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123560.374631                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 115078.838174                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 123690.834823                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123560.374631                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13494                       # number of writebacks
system.l2.writebacks::total                     13494                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15904                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15904                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     22914000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1624188000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1647102000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     22914000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1624188000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1647102000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.277011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.035306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.035779                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.277011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.035306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.035779                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 95078.838174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 103695.843708                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103565.266600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 95078.838174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 103695.843708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103565.266600                       # average overall mshr miss latency
system.l2.replacements                          13998                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       244373                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           244373                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       244373                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       244373                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          623                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              623                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          623                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          623                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           17                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            17                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             21026                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 21026                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9717                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1197031000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1197031000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         30743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.316072                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.316072                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 123189.358856                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123189.358856                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1002691000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1002691000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.316072                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.316072                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 103189.358856                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103189.358856                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            629                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                629                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          241                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              241                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27734000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27734000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.277011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.277011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 115078.838174                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 115078.838174                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          241                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          241                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     22914000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22914000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.277011                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.277011                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 95078.838174                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95078.838174                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        406938                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            406938                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5951                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5951                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    740957000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    740957000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       412889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        412889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.014413                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.014413                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 124509.662242                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124509.662242                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    621497000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    621497000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.014401                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.014401                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 104523.545240                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104523.545240                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 119774365000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2009.522229                       # Cycle average of tags in use
system.l2.tags.total_refs                      878788                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16046                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     54.766795                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.896573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        15.693654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1979.932002                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981212                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          816                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1148                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1773666                       # Number of tag accesses
system.l2.tags.data_accesses                  1773666                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 119774365000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     53968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     62552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001728108500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2682                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2682                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              123221                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              51316                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15904                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13494                       # Number of write requests accepted
system.mem_ctrls.readBursts                     63616                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    53976                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    100                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.19                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 63616                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                53976                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.677852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.439723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    139.615924                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2679     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2682                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.112230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.084044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.081398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               45      1.68%      1.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      0.71%      2.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      0.11%      2.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      0.75%      3.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2452     91.42%     94.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.07%     94.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.04%     94.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              140      5.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2682                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    6400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 4071424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3454464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     33.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     28.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  119756497000                       # Total gap between requests
system.mem_ctrls.avgGap                    4073627.36                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        61696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      4003328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3452224                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 515101.875096561795                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 33423913.372448273003                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 28822728.469485104084                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          964                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        62652                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        53976                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     34908000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2799959500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2659631654750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     36211.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     44690.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  49274337.76                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        61696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4009728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       4071424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        61696                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        61696                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3454464                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3454464                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          241                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        15663                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          15904                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        13494                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         13494                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       515102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     33477347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         33992449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       515102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       515102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     28841430                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        28841430                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     28841430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       515102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     33477347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        62833879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                63516                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               53941                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3821                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4109                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3648                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3838                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3293                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3584                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3092                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3288                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1643942500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             317580000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2834867500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                25882.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           44632.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               49096                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              43459                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.30                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.57                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        24902                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   301.873263                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   268.746213                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   168.899321                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1313      5.27%      5.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1041      4.18%      9.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        18831     75.62%     85.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          352      1.41%     86.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1974      7.93%     94.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          243      0.98%     95.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          464      1.86%     97.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          141      0.57%     97.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          543      2.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        24902                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               4065024                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3452224                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               33.939015                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               28.822728                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.49                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 119774365000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        90106800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        47892900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      228622800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     141738660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9454392480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  13711202940                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  34447080000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   58121036580                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   485.254391                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  89400549500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3999320000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  26374495500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        87693480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        46610190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      224881440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     139833360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9454392480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13562084670                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  34572653280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   58088148900                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   484.979811                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  89727769250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3999320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  26047275750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 119774365000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6187                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13494                       # Transaction distribution
system.membus.trans_dist::CleanEvict              168                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9717                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9717                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6187                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        45470                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  45470                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      7525888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 7525888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15904                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15904    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15904                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 119774365000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           245470000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          277942500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            413759                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       257867                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          701                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          199635                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30743                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30743                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           870                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       412889                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2441                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1330768                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1333209                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       402176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    176129280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              176531456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           13998                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3454464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           458500                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.022443                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.148618                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 448244     97.76%     97.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10222      2.23%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     34      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             458500                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 119774365000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2849299000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7830000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3992692995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
