
NUClEO_Motor_Observ.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007bb0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ba0  08007cc0  08007cc0  00017cc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008860  08008860  00020c1c  2**0
                  CONTENTS
  4 .ARM          00000000  08008860  08008860  00020c1c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008860  08008860  00020c1c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008860  08008860  00018860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008864  08008864  00018864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000c1c  20000000  08008868  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000224  20000c1c  08009484  00020c1c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000e40  08009484  00020e40  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020c1c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011b7c  00000000  00000000  00020c45  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002a24  00000000  00000000  000327c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001078  00000000  00000000  000351e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f30  00000000  00000000  00036260  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016ab9  00000000  00000000  00037190  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ddfd  00000000  00000000  0004dc49  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000757ca  00000000  00000000  0005ba46  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d1210  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005488  00000000  00000000  000d128c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000c1c 	.word	0x20000c1c
 800012c:	00000000 	.word	0x00000000
 8000130:	08007ca8 	.word	0x08007ca8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000c20 	.word	0x20000c20
 800014c:	08007ca8 	.word	0x08007ca8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b44:	f1a2 0201 	sub.w	r2, r2, #1
 8000b48:	d1ed      	bne.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b088      	sub	sp, #32
 8001034:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001036:	f107 0310 	add.w	r3, r7, #16
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	605a      	str	r2, [r3, #4]
 8001040:	609a      	str	r2, [r3, #8]
 8001042:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001044:	4b2d      	ldr	r3, [pc, #180]	; (80010fc <MX_GPIO_Init+0xcc>)
 8001046:	699b      	ldr	r3, [r3, #24]
 8001048:	4a2c      	ldr	r2, [pc, #176]	; (80010fc <MX_GPIO_Init+0xcc>)
 800104a:	f043 0310 	orr.w	r3, r3, #16
 800104e:	6193      	str	r3, [r2, #24]
 8001050:	4b2a      	ldr	r3, [pc, #168]	; (80010fc <MX_GPIO_Init+0xcc>)
 8001052:	699b      	ldr	r3, [r3, #24]
 8001054:	f003 0310 	and.w	r3, r3, #16
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800105c:	4b27      	ldr	r3, [pc, #156]	; (80010fc <MX_GPIO_Init+0xcc>)
 800105e:	699b      	ldr	r3, [r3, #24]
 8001060:	4a26      	ldr	r2, [pc, #152]	; (80010fc <MX_GPIO_Init+0xcc>)
 8001062:	f043 0320 	orr.w	r3, r3, #32
 8001066:	6193      	str	r3, [r2, #24]
 8001068:	4b24      	ldr	r3, [pc, #144]	; (80010fc <MX_GPIO_Init+0xcc>)
 800106a:	699b      	ldr	r3, [r3, #24]
 800106c:	f003 0320 	and.w	r3, r3, #32
 8001070:	60bb      	str	r3, [r7, #8]
 8001072:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001074:	4b21      	ldr	r3, [pc, #132]	; (80010fc <MX_GPIO_Init+0xcc>)
 8001076:	699b      	ldr	r3, [r3, #24]
 8001078:	4a20      	ldr	r2, [pc, #128]	; (80010fc <MX_GPIO_Init+0xcc>)
 800107a:	f043 0304 	orr.w	r3, r3, #4
 800107e:	6193      	str	r3, [r2, #24]
 8001080:	4b1e      	ldr	r3, [pc, #120]	; (80010fc <MX_GPIO_Init+0xcc>)
 8001082:	699b      	ldr	r3, [r3, #24]
 8001084:	f003 0304 	and.w	r3, r3, #4
 8001088:	607b      	str	r3, [r7, #4]
 800108a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800108c:	4b1b      	ldr	r3, [pc, #108]	; (80010fc <MX_GPIO_Init+0xcc>)
 800108e:	699b      	ldr	r3, [r3, #24]
 8001090:	4a1a      	ldr	r2, [pc, #104]	; (80010fc <MX_GPIO_Init+0xcc>)
 8001092:	f043 0308 	orr.w	r3, r3, #8
 8001096:	6193      	str	r3, [r2, #24]
 8001098:	4b18      	ldr	r3, [pc, #96]	; (80010fc <MX_GPIO_Init+0xcc>)
 800109a:	699b      	ldr	r3, [r3, #24]
 800109c:	f003 0308 	and.w	r3, r3, #8
 80010a0:	603b      	str	r3, [r7, #0]
 80010a2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80010a4:	2200      	movs	r2, #0
 80010a6:	2120      	movs	r1, #32
 80010a8:	4815      	ldr	r0, [pc, #84]	; (8001100 <MX_GPIO_Init+0xd0>)
 80010aa:	f001 fd6f 	bl	8002b8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010b4:	4b13      	ldr	r3, [pc, #76]	; (8001104 <MX_GPIO_Init+0xd4>)
 80010b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b8:	2300      	movs	r3, #0
 80010ba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010bc:	f107 0310 	add.w	r3, r7, #16
 80010c0:	4619      	mov	r1, r3
 80010c2:	4811      	ldr	r0, [pc, #68]	; (8001108 <MX_GPIO_Init+0xd8>)
 80010c4:	f001 fc08 	bl	80028d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80010c8:	2320      	movs	r3, #32
 80010ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010cc:	2301      	movs	r3, #1
 80010ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d0:	2300      	movs	r3, #0
 80010d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d4:	2302      	movs	r3, #2
 80010d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80010d8:	f107 0310 	add.w	r3, r7, #16
 80010dc:	4619      	mov	r1, r3
 80010de:	4808      	ldr	r0, [pc, #32]	; (8001100 <MX_GPIO_Init+0xd0>)
 80010e0:	f001 fbfa 	bl	80028d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80010e4:	2200      	movs	r2, #0
 80010e6:	2100      	movs	r1, #0
 80010e8:	2028      	movs	r0, #40	; 0x28
 80010ea:	f001 fb48 	bl	800277e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80010ee:	2028      	movs	r0, #40	; 0x28
 80010f0:	f001 fb61 	bl	80027b6 <HAL_NVIC_EnableIRQ>

}
 80010f4:	bf00      	nop
 80010f6:	3720      	adds	r7, #32
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	40021000 	.word	0x40021000
 8001100:	40010800 	.word	0x40010800
 8001104:	10110000 	.word	0x10110000
 8001108:	40011000 	.word	0x40011000

0800110c <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8001110:	4b12      	ldr	r3, [pc, #72]	; (800115c <MX_I2C2_Init+0x50>)
 8001112:	4a13      	ldr	r2, [pc, #76]	; (8001160 <MX_I2C2_Init+0x54>)
 8001114:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001116:	4b11      	ldr	r3, [pc, #68]	; (800115c <MX_I2C2_Init+0x50>)
 8001118:	4a12      	ldr	r2, [pc, #72]	; (8001164 <MX_I2C2_Init+0x58>)
 800111a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800111c:	4b0f      	ldr	r3, [pc, #60]	; (800115c <MX_I2C2_Init+0x50>)
 800111e:	2200      	movs	r2, #0
 8001120:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001122:	4b0e      	ldr	r3, [pc, #56]	; (800115c <MX_I2C2_Init+0x50>)
 8001124:	2200      	movs	r2, #0
 8001126:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001128:	4b0c      	ldr	r3, [pc, #48]	; (800115c <MX_I2C2_Init+0x50>)
 800112a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800112e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001130:	4b0a      	ldr	r3, [pc, #40]	; (800115c <MX_I2C2_Init+0x50>)
 8001132:	2200      	movs	r2, #0
 8001134:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001136:	4b09      	ldr	r3, [pc, #36]	; (800115c <MX_I2C2_Init+0x50>)
 8001138:	2200      	movs	r2, #0
 800113a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800113c:	4b07      	ldr	r3, [pc, #28]	; (800115c <MX_I2C2_Init+0x50>)
 800113e:	2200      	movs	r2, #0
 8001140:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001142:	4b06      	ldr	r3, [pc, #24]	; (800115c <MX_I2C2_Init+0x50>)
 8001144:	2200      	movs	r2, #0
 8001146:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001148:	4804      	ldr	r0, [pc, #16]	; (800115c <MX_I2C2_Init+0x50>)
 800114a:	f001 fd59 	bl	8002c00 <HAL_I2C_Init>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001154:	f000 f944 	bl	80013e0 <Error_Handler>
  }

}
 8001158:	bf00      	nop
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20000d1c 	.word	0x20000d1c
 8001160:	40005800 	.word	0x40005800
 8001164:	000186a0 	.word	0x000186a0

08001168 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b088      	sub	sp, #32
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001170:	f107 0310 	add.w	r3, r7, #16
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]
 8001178:	605a      	str	r2, [r3, #4]
 800117a:	609a      	str	r2, [r3, #8]
 800117c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4a16      	ldr	r2, [pc, #88]	; (80011dc <HAL_I2C_MspInit+0x74>)
 8001184:	4293      	cmp	r3, r2
 8001186:	d124      	bne.n	80011d2 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001188:	4b15      	ldr	r3, [pc, #84]	; (80011e0 <HAL_I2C_MspInit+0x78>)
 800118a:	699b      	ldr	r3, [r3, #24]
 800118c:	4a14      	ldr	r2, [pc, #80]	; (80011e0 <HAL_I2C_MspInit+0x78>)
 800118e:	f043 0308 	orr.w	r3, r3, #8
 8001192:	6193      	str	r3, [r2, #24]
 8001194:	4b12      	ldr	r3, [pc, #72]	; (80011e0 <HAL_I2C_MspInit+0x78>)
 8001196:	699b      	ldr	r3, [r3, #24]
 8001198:	f003 0308 	and.w	r3, r3, #8
 800119c:	60fb      	str	r3, [r7, #12]
 800119e:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80011a0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80011a4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011a6:	2312      	movs	r3, #18
 80011a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011aa:	2303      	movs	r3, #3
 80011ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ae:	f107 0310 	add.w	r3, r7, #16
 80011b2:	4619      	mov	r1, r3
 80011b4:	480b      	ldr	r0, [pc, #44]	; (80011e4 <HAL_I2C_MspInit+0x7c>)
 80011b6:	f001 fb8f 	bl	80028d8 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80011ba:	4b09      	ldr	r3, [pc, #36]	; (80011e0 <HAL_I2C_MspInit+0x78>)
 80011bc:	69db      	ldr	r3, [r3, #28]
 80011be:	4a08      	ldr	r2, [pc, #32]	; (80011e0 <HAL_I2C_MspInit+0x78>)
 80011c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80011c4:	61d3      	str	r3, [r2, #28]
 80011c6:	4b06      	ldr	r3, [pc, #24]	; (80011e0 <HAL_I2C_MspInit+0x78>)
 80011c8:	69db      	ldr	r3, [r3, #28]
 80011ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011ce:	60bb      	str	r3, [r7, #8]
 80011d0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80011d2:	bf00      	nop
 80011d4:	3720      	adds	r7, #32
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40005800 	.word	0x40005800
 80011e0:	40021000 	.word	0x40021000
 80011e4:	40010c00 	.word	0x40010c00

080011e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011ec:	f001 f96c 	bl	80024c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011f0:	f000 f811 	bl	8001216 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011f4:	f7ff ff1c 	bl	8001030 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011f8:	f000 fb18 	bl	800182c <MX_USART2_UART_Init>
  MX_I2C2_Init();
 80011fc:	f7ff ff86 	bl	800110c <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8001200:	f000 faea 	bl	80017d8 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001204:	f000 fa34 	bl	8001670 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  System_Init();
 8001208:	f000 f846 	bl	8001298 <System_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	 OledDisplay();
 800120c:	f000 f894 	bl	8001338 <OledDisplay>
	  Tcp_DataAccept();
 8001210:	f001 f904 	bl	800241c <Tcp_DataAccept>
	 OledDisplay();
 8001214:	e7fa      	b.n	800120c <main+0x24>

08001216 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001216:	b580      	push	{r7, lr}
 8001218:	b090      	sub	sp, #64	; 0x40
 800121a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800121c:	f107 0318 	add.w	r3, r7, #24
 8001220:	2228      	movs	r2, #40	; 0x28
 8001222:	2100      	movs	r1, #0
 8001224:	4618      	mov	r0, r3
 8001226:	f003 fff3 	bl	8005210 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800122a:	1d3b      	adds	r3, r7, #4
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	605a      	str	r2, [r3, #4]
 8001232:	609a      	str	r2, [r3, #8]
 8001234:	60da      	str	r2, [r3, #12]
 8001236:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001238:	2302      	movs	r3, #2
 800123a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800123c:	2301      	movs	r3, #1
 800123e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001240:	2310      	movs	r3, #16
 8001242:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001244:	2302      	movs	r3, #2
 8001246:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001248:	2300      	movs	r3, #0
 800124a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800124c:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001250:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001252:	f107 0318 	add.w	r3, r7, #24
 8001256:	4618      	mov	r0, r3
 8001258:	f002 f904 	bl	8003464 <HAL_RCC_OscConfig>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001262:	f000 f8bd 	bl	80013e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001266:	230f      	movs	r3, #15
 8001268:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800126a:	2302      	movs	r3, #2
 800126c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800126e:	2300      	movs	r3, #0
 8001270:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001272:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001276:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001278:	2300      	movs	r3, #0
 800127a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800127c:	1d3b      	adds	r3, r7, #4
 800127e:	2102      	movs	r1, #2
 8001280:	4618      	mov	r0, r3
 8001282:	f002 fb6f 	bl	8003964 <HAL_RCC_ClockConfig>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800128c:	f000 f8a8 	bl	80013e0 <Error_Handler>
  }
}
 8001290:	bf00      	nop
 8001292:	3740      	adds	r7, #64	; 0x40
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}

08001298 <System_Init>:

/* USER CODE BEGIN 4 */
void System_Init(void) {
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af02      	add	r7, sp, #8

	/*Oled init*/
	OLED_Init();
 800129e:	f000 ff41 	bl	8002124 <OLED_Init>
	OLED_DrawBMP(0, 0, 128, 8, BMP2);
 80012a2:	4b21      	ldr	r3, [pc, #132]	; (8001328 <System_Init+0x90>)
 80012a4:	9300      	str	r3, [sp, #0]
 80012a6:	2308      	movs	r3, #8
 80012a8:	2280      	movs	r2, #128	; 0x80
 80012aa:	2100      	movs	r1, #0
 80012ac:	2000      	movs	r0, #0
 80012ae:	f000 fef1 	bl	8002094 <OLED_DrawBMP>
	OLED_ShowCHinese(10, 2, 21);
 80012b2:	2215      	movs	r2, #21
 80012b4:	2102      	movs	r1, #2
 80012b6:	200a      	movs	r0, #10
 80012b8:	f000 fe9c 	bl	8001ff4 <OLED_ShowCHinese>
	OLED_ShowCHinese(30, 2, 22);
 80012bc:	2216      	movs	r2, #22
 80012be:	2102      	movs	r1, #2
 80012c0:	201e      	movs	r0, #30
 80012c2:	f000 fe97 	bl	8001ff4 <OLED_ShowCHinese>
	OLED_ShowChar(50, 2, ':', 16);
 80012c6:	2310      	movs	r3, #16
 80012c8:	223a      	movs	r2, #58	; 0x3a
 80012ca:	2102      	movs	r1, #2
 80012cc:	2032      	movs	r0, #50	; 0x32
 80012ce:	f000 fd35 	bl	8001d3c <OLED_ShowChar>
	OLED_ShowCHinese(10, 4, 23);
 80012d2:	2217      	movs	r2, #23
 80012d4:	2104      	movs	r1, #4
 80012d6:	200a      	movs	r0, #10
 80012d8:	f000 fe8c 	bl	8001ff4 <OLED_ShowCHinese>
	OLED_ShowCHinese(30, 4, 24);
 80012dc:	2218      	movs	r2, #24
 80012de:	2104      	movs	r1, #4
 80012e0:	201e      	movs	r0, #30
 80012e2:	f000 fe87 	bl	8001ff4 <OLED_ShowCHinese>
	OLED_ShowChar(50, 4, ':', 16);
 80012e6:	2310      	movs	r3, #16
 80012e8:	223a      	movs	r2, #58	; 0x3a
 80012ea:	2104      	movs	r1, #4
 80012ec:	2032      	movs	r0, #50	; 0x32
 80012ee:	f000 fd25 	bl	8001d3c <OLED_ShowChar>

	/*Wifi init*/
	Server_Init();
 80012f2:	f000 ff8d 	bl	8002210 <Server_Init>
	HAL_Delay(500);
 80012f6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012fa:	f001 f947 	bl	800258c <HAL_Delay>
	HAL_UART_Receive_IT(&huart1,&Uart1_Rx_Char,1);
 80012fe:	2201      	movs	r2, #1
 8001300:	490a      	ldr	r1, [pc, #40]	; (800132c <System_Init+0x94>)
 8001302:	480b      	ldr	r0, [pc, #44]	; (8001330 <System_Init+0x98>)
 8001304:	f003 fbb3 	bl	8004a6e <HAL_UART_Receive_IT>

	/*input cap Init*/
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8001308:	2100      	movs	r1, #0
 800130a:	480a      	ldr	r0, [pc, #40]	; (8001334 <System_Init+0x9c>)
 800130c:	f002 fd26 	bl	8003d5c <HAL_TIM_IC_Start_IT>
	__HAL_TIM_ENABLE_IT(&htim2,TIM_IT_UPDATE);	//
 8001310:	4b08      	ldr	r3, [pc, #32]	; (8001334 <System_Init+0x9c>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	68da      	ldr	r2, [r3, #12]
 8001316:	4b07      	ldr	r3, [pc, #28]	; (8001334 <System_Init+0x9c>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f042 0201 	orr.w	r2, r2, #1
 800131e:	60da      	str	r2, [r3, #12]
}
 8001320:	bf00      	nop
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	20000000 	.word	0x20000000
 800132c:	20000e34 	.word	0x20000e34
 8001330:	20000db0 	.word	0x20000db0
 8001334:	20000d70 	.word	0x20000d70

08001338 <OledDisplay>:

void OledDisplay(void) {
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
	OLED_ShowFlort(60, 2, (float)2000 / Cycle, 16);
 800133c:	4b0c      	ldr	r3, [pc, #48]	; (8001370 <OledDisplay+0x38>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff fc57 	bl	8000bf4 <__aeabi_ui2f>
 8001346:	4603      	mov	r3, r0
 8001348:	4619      	mov	r1, r3
 800134a:	480a      	ldr	r0, [pc, #40]	; (8001374 <OledDisplay+0x3c>)
 800134c:	f7ff fd5e 	bl	8000e0c <__aeabi_fdiv>
 8001350:	4603      	mov	r3, r0
 8001352:	461a      	mov	r2, r3
 8001354:	2310      	movs	r3, #16
 8001356:	2102      	movs	r1, #2
 8001358:	203c      	movs	r0, #60	; 0x3c
 800135a:	f000 fd6d 	bl	8001e38 <OLED_ShowFlort>
	OLED_ShowFlort(60, 4, (float)1, 16);
 800135e:	2310      	movs	r3, #16
 8001360:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001364:	2104      	movs	r1, #4
 8001366:	203c      	movs	r0, #60	; 0x3c
 8001368:	f000 fd66 	bl	8001e38 <OLED_ShowFlort>
}
 800136c:	bf00      	nop
 800136e:	bd80      	pop	{r7, pc}
 8001370:	20000c40 	.word	0x20000c40
 8001374:	44fa0000 	.word	0x44fa0000

08001378 <Tcp_DataDeal>:

void Tcp_DataDeal(void) {
 8001378:	b590      	push	{r4, r7, lr}
 800137a:	b091      	sub	sp, #68	; 0x44
 800137c:	af02      	add	r7, sp, #8
	Server_SentTo_Client(Wifi_Command_Buffer);
 800137e:	4813      	ldr	r0, [pc, #76]	; (80013cc <Tcp_DataDeal+0x54>)
 8001380:	f000 ff76 	bl	8002270 <Server_SentTo_Client>
	char Str[50];
	sprintf(Str, ":%f %f", (float)2000 / Cycle, (float)1);
 8001384:	4b12      	ldr	r3, [pc, #72]	; (80013d0 <Tcp_DataDeal+0x58>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff fc33 	bl	8000bf4 <__aeabi_ui2f>
 800138e:	4603      	mov	r3, r0
 8001390:	4619      	mov	r1, r3
 8001392:	4810      	ldr	r0, [pc, #64]	; (80013d4 <Tcp_DataDeal+0x5c>)
 8001394:	f7ff fd3a 	bl	8000e0c <__aeabi_fdiv>
 8001398:	4603      	mov	r3, r0
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff f844 	bl	8000428 <__aeabi_f2d>
 80013a0:	460a      	mov	r2, r1
 80013a2:	4601      	mov	r1, r0
 80013a4:	1d38      	adds	r0, r7, #4
 80013a6:	f04f 0300 	mov.w	r3, #0
 80013aa:	4c0b      	ldr	r4, [pc, #44]	; (80013d8 <Tcp_DataDeal+0x60>)
 80013ac:	e9cd 3400 	strd	r3, r4, [sp]
 80013b0:	4613      	mov	r3, r2
 80013b2:	460a      	mov	r2, r1
 80013b4:	4909      	ldr	r1, [pc, #36]	; (80013dc <Tcp_DataDeal+0x64>)
 80013b6:	f004 fbff 	bl	8005bb8 <siprintf>
	Server_SentTo_Client((uint8_t *)Str);
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	4618      	mov	r0, r3
 80013be:	f000 ff57 	bl	8002270 <Server_SentTo_Client>
}
 80013c2:	bf00      	nop
 80013c4:	373c      	adds	r7, #60	; 0x3c
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd90      	pop	{r4, r7, pc}
 80013ca:	bf00      	nop
 80013cc:	20000cac 	.word	0x20000cac
 80013d0:	20000c40 	.word	0x20000c40
 80013d4:	44fa0000 	.word	0x44fa0000
 80013d8:	3ff00000 	.word	0x3ff00000
 80013dc:	08007cc0 	.word	0x08007cc0

080013e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80013e4:	bf00      	nop
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bc80      	pop	{r7}
 80013ea:	4770      	bx	lr

080013ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b085      	sub	sp, #20
 80013f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80013f2:	4b15      	ldr	r3, [pc, #84]	; (8001448 <HAL_MspInit+0x5c>)
 80013f4:	699b      	ldr	r3, [r3, #24]
 80013f6:	4a14      	ldr	r2, [pc, #80]	; (8001448 <HAL_MspInit+0x5c>)
 80013f8:	f043 0301 	orr.w	r3, r3, #1
 80013fc:	6193      	str	r3, [r2, #24]
 80013fe:	4b12      	ldr	r3, [pc, #72]	; (8001448 <HAL_MspInit+0x5c>)
 8001400:	699b      	ldr	r3, [r3, #24]
 8001402:	f003 0301 	and.w	r3, r3, #1
 8001406:	60bb      	str	r3, [r7, #8]
 8001408:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800140a:	4b0f      	ldr	r3, [pc, #60]	; (8001448 <HAL_MspInit+0x5c>)
 800140c:	69db      	ldr	r3, [r3, #28]
 800140e:	4a0e      	ldr	r2, [pc, #56]	; (8001448 <HAL_MspInit+0x5c>)
 8001410:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001414:	61d3      	str	r3, [r2, #28]
 8001416:	4b0c      	ldr	r3, [pc, #48]	; (8001448 <HAL_MspInit+0x5c>)
 8001418:	69db      	ldr	r3, [r3, #28]
 800141a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800141e:	607b      	str	r3, [r7, #4]
 8001420:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001422:	4b0a      	ldr	r3, [pc, #40]	; (800144c <HAL_MspInit+0x60>)
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	60fb      	str	r3, [r7, #12]
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800142e:	60fb      	str	r3, [r7, #12]
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001436:	60fb      	str	r3, [r7, #12]
 8001438:	4a04      	ldr	r2, [pc, #16]	; (800144c <HAL_MspInit+0x60>)
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800143e:	bf00      	nop
 8001440:	3714      	adds	r7, #20
 8001442:	46bd      	mov	sp, r7
 8001444:	bc80      	pop	{r7}
 8001446:	4770      	bx	lr
 8001448:	40021000 	.word	0x40021000
 800144c:	40010000 	.word	0x40010000

08001450 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001454:	bf00      	nop
 8001456:	46bd      	mov	sp, r7
 8001458:	bc80      	pop	{r7}
 800145a:	4770      	bx	lr

0800145c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001460:	e7fe      	b.n	8001460 <HardFault_Handler+0x4>

08001462 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001462:	b480      	push	{r7}
 8001464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001466:	e7fe      	b.n	8001466 <MemManage_Handler+0x4>

08001468 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800146c:	e7fe      	b.n	800146c <BusFault_Handler+0x4>

0800146e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800146e:	b480      	push	{r7}
 8001470:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001472:	e7fe      	b.n	8001472 <UsageFault_Handler+0x4>

08001474 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001478:	bf00      	nop
 800147a:	46bd      	mov	sp, r7
 800147c:	bc80      	pop	{r7}
 800147e:	4770      	bx	lr

08001480 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001484:	bf00      	nop
 8001486:	46bd      	mov	sp, r7
 8001488:	bc80      	pop	{r7}
 800148a:	4770      	bx	lr

0800148c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001490:	bf00      	nop
 8001492:	46bd      	mov	sp, r7
 8001494:	bc80      	pop	{r7}
 8001496:	4770      	bx	lr

08001498 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800149c:	f001 f85a 	bl	8002554 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014a0:	bf00      	nop
 80014a2:	bd80      	pop	{r7, pc}

080014a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80014a8:	4802      	ldr	r0, [pc, #8]	; (80014b4 <TIM2_IRQHandler+0x10>)
 80014aa:	f002 fcbf 	bl	8003e2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	20000d70 	.word	0x20000d70

080014b8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80014bc:	4802      	ldr	r0, [pc, #8]	; (80014c8 <USART1_IRQHandler+0x10>)
 80014be:	f003 fb2b 	bl	8004b18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	20000db0 	.word	0x20000db0

080014cc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80014d0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80014d4:	f001 fb72 	bl	8002bbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80014d8:	bf00      	nop
 80014da:	bd80      	pop	{r7, pc}

080014dc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b086      	sub	sp, #24
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	60f8      	str	r0, [r7, #12]
 80014e4:	60b9      	str	r1, [r7, #8]
 80014e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014e8:	2300      	movs	r3, #0
 80014ea:	617b      	str	r3, [r7, #20]
 80014ec:	e00a      	b.n	8001504 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80014ee:	f3af 8000 	nop.w
 80014f2:	4601      	mov	r1, r0
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	1c5a      	adds	r2, r3, #1
 80014f8:	60ba      	str	r2, [r7, #8]
 80014fa:	b2ca      	uxtb	r2, r1
 80014fc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	3301      	adds	r3, #1
 8001502:	617b      	str	r3, [r7, #20]
 8001504:	697a      	ldr	r2, [r7, #20]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	429a      	cmp	r2, r3
 800150a:	dbf0      	blt.n	80014ee <_read+0x12>
	}

return len;
 800150c:	687b      	ldr	r3, [r7, #4]
}
 800150e:	4618      	mov	r0, r3
 8001510:	3718      	adds	r7, #24
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}

08001516 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001516:	b580      	push	{r7, lr}
 8001518:	b086      	sub	sp, #24
 800151a:	af00      	add	r7, sp, #0
 800151c:	60f8      	str	r0, [r7, #12]
 800151e:	60b9      	str	r1, [r7, #8]
 8001520:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001522:	2300      	movs	r3, #0
 8001524:	617b      	str	r3, [r7, #20]
 8001526:	e009      	b.n	800153c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	1c5a      	adds	r2, r3, #1
 800152c:	60ba      	str	r2, [r7, #8]
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	4618      	mov	r0, r3
 8001532:	f000 fa25 	bl	8001980 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	3301      	adds	r3, #1
 800153a:	617b      	str	r3, [r7, #20]
 800153c:	697a      	ldr	r2, [r7, #20]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	429a      	cmp	r2, r3
 8001542:	dbf1      	blt.n	8001528 <_write+0x12>
	}
	return len;
 8001544:	687b      	ldr	r3, [r7, #4]
}
 8001546:	4618      	mov	r0, r3
 8001548:	3718      	adds	r7, #24
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}

0800154e <_close>:

int _close(int file)
{
 800154e:	b480      	push	{r7}
 8001550:	b083      	sub	sp, #12
 8001552:	af00      	add	r7, sp, #0
 8001554:	6078      	str	r0, [r7, #4]
	return -1;
 8001556:	f04f 33ff 	mov.w	r3, #4294967295
}
 800155a:	4618      	mov	r0, r3
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	bc80      	pop	{r7}
 8001562:	4770      	bx	lr

08001564 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001574:	605a      	str	r2, [r3, #4]
	return 0;
 8001576:	2300      	movs	r3, #0
}
 8001578:	4618      	mov	r0, r3
 800157a:	370c      	adds	r7, #12
 800157c:	46bd      	mov	sp, r7
 800157e:	bc80      	pop	{r7}
 8001580:	4770      	bx	lr

08001582 <_isatty>:

int _isatty(int file)
{
 8001582:	b480      	push	{r7}
 8001584:	b083      	sub	sp, #12
 8001586:	af00      	add	r7, sp, #0
 8001588:	6078      	str	r0, [r7, #4]
	return 1;
 800158a:	2301      	movs	r3, #1
}
 800158c:	4618      	mov	r0, r3
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	bc80      	pop	{r7}
 8001594:	4770      	bx	lr

08001596 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001596:	b480      	push	{r7}
 8001598:	b085      	sub	sp, #20
 800159a:	af00      	add	r7, sp, #0
 800159c:	60f8      	str	r0, [r7, #12]
 800159e:	60b9      	str	r1, [r7, #8]
 80015a0:	607a      	str	r2, [r7, #4]
	return 0;
 80015a2:	2300      	movs	r3, #0
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3714      	adds	r7, #20
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bc80      	pop	{r7}
 80015ac:	4770      	bx	lr
	...

080015b0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b084      	sub	sp, #16
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80015b8:	4b11      	ldr	r3, [pc, #68]	; (8001600 <_sbrk+0x50>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d102      	bne.n	80015c6 <_sbrk+0x16>
		heap_end = &end;
 80015c0:	4b0f      	ldr	r3, [pc, #60]	; (8001600 <_sbrk+0x50>)
 80015c2:	4a10      	ldr	r2, [pc, #64]	; (8001604 <_sbrk+0x54>)
 80015c4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80015c6:	4b0e      	ldr	r3, [pc, #56]	; (8001600 <_sbrk+0x50>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80015cc:	4b0c      	ldr	r3, [pc, #48]	; (8001600 <_sbrk+0x50>)
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	4413      	add	r3, r2
 80015d4:	466a      	mov	r2, sp
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d907      	bls.n	80015ea <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80015da:	f003 fdef 	bl	80051bc <__errno>
 80015de:	4602      	mov	r2, r0
 80015e0:	230c      	movs	r3, #12
 80015e2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80015e4:	f04f 33ff 	mov.w	r3, #4294967295
 80015e8:	e006      	b.n	80015f8 <_sbrk+0x48>
	}

	heap_end += incr;
 80015ea:	4b05      	ldr	r3, [pc, #20]	; (8001600 <_sbrk+0x50>)
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	4413      	add	r3, r2
 80015f2:	4a03      	ldr	r2, [pc, #12]	; (8001600 <_sbrk+0x50>)
 80015f4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80015f6:	68fb      	ldr	r3, [r7, #12]
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20000c38 	.word	0x20000c38
 8001604:	20000e40 	.word	0x20000e40

08001608 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800160c:	4b15      	ldr	r3, [pc, #84]	; (8001664 <SystemInit+0x5c>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a14      	ldr	r2, [pc, #80]	; (8001664 <SystemInit+0x5c>)
 8001612:	f043 0301 	orr.w	r3, r3, #1
 8001616:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001618:	4b12      	ldr	r3, [pc, #72]	; (8001664 <SystemInit+0x5c>)
 800161a:	685a      	ldr	r2, [r3, #4]
 800161c:	4911      	ldr	r1, [pc, #68]	; (8001664 <SystemInit+0x5c>)
 800161e:	4b12      	ldr	r3, [pc, #72]	; (8001668 <SystemInit+0x60>)
 8001620:	4013      	ands	r3, r2
 8001622:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001624:	4b0f      	ldr	r3, [pc, #60]	; (8001664 <SystemInit+0x5c>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a0e      	ldr	r2, [pc, #56]	; (8001664 <SystemInit+0x5c>)
 800162a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800162e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001632:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001634:	4b0b      	ldr	r3, [pc, #44]	; (8001664 <SystemInit+0x5c>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a0a      	ldr	r2, [pc, #40]	; (8001664 <SystemInit+0x5c>)
 800163a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800163e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001640:	4b08      	ldr	r3, [pc, #32]	; (8001664 <SystemInit+0x5c>)
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	4a07      	ldr	r2, [pc, #28]	; (8001664 <SystemInit+0x5c>)
 8001646:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800164a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800164c:	4b05      	ldr	r3, [pc, #20]	; (8001664 <SystemInit+0x5c>)
 800164e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001652:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001654:	4b05      	ldr	r3, [pc, #20]	; (800166c <SystemInit+0x64>)
 8001656:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800165a:	609a      	str	r2, [r3, #8]
#endif 
}
 800165c:	bf00      	nop
 800165e:	46bd      	mov	sp, r7
 8001660:	bc80      	pop	{r7}
 8001662:	4770      	bx	lr
 8001664:	40021000 	.word	0x40021000
 8001668:	f8ff0000 	.word	0xf8ff0000
 800166c:	e000ed00 	.word	0xe000ed00

08001670 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b08a      	sub	sp, #40	; 0x28
 8001674:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001676:	f107 0318 	add.w	r3, r7, #24
 800167a:	2200      	movs	r2, #0
 800167c:	601a      	str	r2, [r3, #0]
 800167e:	605a      	str	r2, [r3, #4]
 8001680:	609a      	str	r2, [r3, #8]
 8001682:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001684:	f107 0310 	add.w	r3, r7, #16
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800168e:	463b      	mov	r3, r7
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 800169a:	4b2c      	ldr	r3, [pc, #176]	; (800174c <MX_TIM2_Init+0xdc>)
 800169c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016a0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64-1;
 80016a2:	4b2a      	ldr	r3, [pc, #168]	; (800174c <MX_TIM2_Init+0xdc>)
 80016a4:	223f      	movs	r2, #63	; 0x3f
 80016a6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016a8:	4b28      	ldr	r3, [pc, #160]	; (800174c <MX_TIM2_Init+0xdc>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff;
 80016ae:	4b27      	ldr	r3, [pc, #156]	; (800174c <MX_TIM2_Init+0xdc>)
 80016b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016b4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016b6:	4b25      	ldr	r3, [pc, #148]	; (800174c <MX_TIM2_Init+0xdc>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016bc:	4b23      	ldr	r3, [pc, #140]	; (800174c <MX_TIM2_Init+0xdc>)
 80016be:	2200      	movs	r2, #0
 80016c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016c2:	4822      	ldr	r0, [pc, #136]	; (800174c <MX_TIM2_Init+0xdc>)
 80016c4:	f002 faea 	bl	8003c9c <HAL_TIM_Base_Init>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 80016ce:	f7ff fe87 	bl	80013e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016d6:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016d8:	f107 0318 	add.w	r3, r7, #24
 80016dc:	4619      	mov	r1, r3
 80016de:	481b      	ldr	r0, [pc, #108]	; (800174c <MX_TIM2_Init+0xdc>)
 80016e0:	f002 fd48 	bl	8004174 <HAL_TIM_ConfigClockSource>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80016ea:	f7ff fe79 	bl	80013e0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80016ee:	4817      	ldr	r0, [pc, #92]	; (800174c <MX_TIM2_Init+0xdc>)
 80016f0:	f002 faff 	bl	8003cf2 <HAL_TIM_IC_Init>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80016fa:	f7ff fe71 	bl	80013e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80016fe:	2320      	movs	r3, #32
 8001700:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001702:	2300      	movs	r3, #0
 8001704:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001706:	f107 0310 	add.w	r3, r7, #16
 800170a:	4619      	mov	r1, r3
 800170c:	480f      	ldr	r0, [pc, #60]	; (800174c <MX_TIM2_Init+0xdc>)
 800170e:	f003 f872 	bl	80047f6 <HAL_TIMEx_MasterConfigSynchronization>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001718:	f7ff fe62 	bl	80013e0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800171c:	2300      	movs	r3, #0
 800171e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001720:	2301      	movs	r3, #1
 8001722:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001724:	2300      	movs	r3, #0
 8001726:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 3;
 8001728:	2303      	movs	r3, #3
 800172a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800172c:	463b      	mov	r3, r7
 800172e:	2200      	movs	r2, #0
 8001730:	4619      	mov	r1, r3
 8001732:	4806      	ldr	r0, [pc, #24]	; (800174c <MX_TIM2_Init+0xdc>)
 8001734:	f002 fc82 	bl	800403c <HAL_TIM_IC_ConfigChannel>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 800173e:	f7ff fe4f 	bl	80013e0 <Error_Handler>
  }

}
 8001742:	bf00      	nop
 8001744:	3728      	adds	r7, #40	; 0x28
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	20000d70 	.word	0x20000d70

08001750 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b088      	sub	sp, #32
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001758:	f107 0310 	add.w	r3, r7, #16
 800175c:	2200      	movs	r2, #0
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	605a      	str	r2, [r3, #4]
 8001762:	609a      	str	r2, [r3, #8]
 8001764:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM2)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800176e:	d12b      	bne.n	80017c8 <HAL_TIM_Base_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001770:	4b17      	ldr	r3, [pc, #92]	; (80017d0 <HAL_TIM_Base_MspInit+0x80>)
 8001772:	69db      	ldr	r3, [r3, #28]
 8001774:	4a16      	ldr	r2, [pc, #88]	; (80017d0 <HAL_TIM_Base_MspInit+0x80>)
 8001776:	f043 0301 	orr.w	r3, r3, #1
 800177a:	61d3      	str	r3, [r2, #28]
 800177c:	4b14      	ldr	r3, [pc, #80]	; (80017d0 <HAL_TIM_Base_MspInit+0x80>)
 800177e:	69db      	ldr	r3, [r3, #28]
 8001780:	f003 0301 	and.w	r3, r3, #1
 8001784:	60fb      	str	r3, [r7, #12]
 8001786:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001788:	4b11      	ldr	r3, [pc, #68]	; (80017d0 <HAL_TIM_Base_MspInit+0x80>)
 800178a:	699b      	ldr	r3, [r3, #24]
 800178c:	4a10      	ldr	r2, [pc, #64]	; (80017d0 <HAL_TIM_Base_MspInit+0x80>)
 800178e:	f043 0304 	orr.w	r3, r3, #4
 8001792:	6193      	str	r3, [r2, #24]
 8001794:	4b0e      	ldr	r3, [pc, #56]	; (80017d0 <HAL_TIM_Base_MspInit+0x80>)
 8001796:	699b      	ldr	r3, [r3, #24]
 8001798:	f003 0304 	and.w	r3, r3, #4
 800179c:	60bb      	str	r3, [r7, #8]
 800179e:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PA0-WKUP     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017a0:	2301      	movs	r3, #1
 80017a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017a4:	2300      	movs	r3, #0
 80017a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a8:	2300      	movs	r3, #0
 80017aa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ac:	f107 0310 	add.w	r3, r7, #16
 80017b0:	4619      	mov	r1, r3
 80017b2:	4808      	ldr	r0, [pc, #32]	; (80017d4 <HAL_TIM_Base_MspInit+0x84>)
 80017b4:	f001 f890 	bl	80028d8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80017b8:	2200      	movs	r2, #0
 80017ba:	2100      	movs	r1, #0
 80017bc:	201c      	movs	r0, #28
 80017be:	f000 ffde 	bl	800277e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80017c2:	201c      	movs	r0, #28
 80017c4:	f000 fff7 	bl	80027b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80017c8:	bf00      	nop
 80017ca:	3720      	adds	r7, #32
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40021000 	.word	0x40021000
 80017d4:	40010800 	.word	0x40010800

080017d8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80017dc:	4b11      	ldr	r3, [pc, #68]	; (8001824 <MX_USART1_UART_Init+0x4c>)
 80017de:	4a12      	ldr	r2, [pc, #72]	; (8001828 <MX_USART1_UART_Init+0x50>)
 80017e0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80017e2:	4b10      	ldr	r3, [pc, #64]	; (8001824 <MX_USART1_UART_Init+0x4c>)
 80017e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017e8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017ea:	4b0e      	ldr	r3, [pc, #56]	; (8001824 <MX_USART1_UART_Init+0x4c>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017f0:	4b0c      	ldr	r3, [pc, #48]	; (8001824 <MX_USART1_UART_Init+0x4c>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017f6:	4b0b      	ldr	r3, [pc, #44]	; (8001824 <MX_USART1_UART_Init+0x4c>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017fc:	4b09      	ldr	r3, [pc, #36]	; (8001824 <MX_USART1_UART_Init+0x4c>)
 80017fe:	220c      	movs	r2, #12
 8001800:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001802:	4b08      	ldr	r3, [pc, #32]	; (8001824 <MX_USART1_UART_Init+0x4c>)
 8001804:	2200      	movs	r2, #0
 8001806:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001808:	4b06      	ldr	r3, [pc, #24]	; (8001824 <MX_USART1_UART_Init+0x4c>)
 800180a:	2200      	movs	r2, #0
 800180c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800180e:	4805      	ldr	r0, [pc, #20]	; (8001824 <MX_USART1_UART_Init+0x4c>)
 8001810:	f003 f847 	bl	80048a2 <HAL_UART_Init>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800181a:	f7ff fde1 	bl	80013e0 <Error_Handler>
  }

}
 800181e:	bf00      	nop
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	20000db0 	.word	0x20000db0
 8001828:	40013800 	.word	0x40013800

0800182c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001830:	4b11      	ldr	r3, [pc, #68]	; (8001878 <MX_USART2_UART_Init+0x4c>)
 8001832:	4a12      	ldr	r2, [pc, #72]	; (800187c <MX_USART2_UART_Init+0x50>)
 8001834:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001836:	4b10      	ldr	r3, [pc, #64]	; (8001878 <MX_USART2_UART_Init+0x4c>)
 8001838:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800183c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800183e:	4b0e      	ldr	r3, [pc, #56]	; (8001878 <MX_USART2_UART_Init+0x4c>)
 8001840:	2200      	movs	r2, #0
 8001842:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001844:	4b0c      	ldr	r3, [pc, #48]	; (8001878 <MX_USART2_UART_Init+0x4c>)
 8001846:	2200      	movs	r2, #0
 8001848:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800184a:	4b0b      	ldr	r3, [pc, #44]	; (8001878 <MX_USART2_UART_Init+0x4c>)
 800184c:	2200      	movs	r2, #0
 800184e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001850:	4b09      	ldr	r3, [pc, #36]	; (8001878 <MX_USART2_UART_Init+0x4c>)
 8001852:	220c      	movs	r2, #12
 8001854:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001856:	4b08      	ldr	r3, [pc, #32]	; (8001878 <MX_USART2_UART_Init+0x4c>)
 8001858:	2200      	movs	r2, #0
 800185a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800185c:	4b06      	ldr	r3, [pc, #24]	; (8001878 <MX_USART2_UART_Init+0x4c>)
 800185e:	2200      	movs	r2, #0
 8001860:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001862:	4805      	ldr	r0, [pc, #20]	; (8001878 <MX_USART2_UART_Init+0x4c>)
 8001864:	f003 f81d 	bl	80048a2 <HAL_UART_Init>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800186e:	f7ff fdb7 	bl	80013e0 <Error_Handler>
  }

}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	20000df0 	.word	0x20000df0
 800187c:	40004400 	.word	0x40004400

08001880 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b08a      	sub	sp, #40	; 0x28
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001888:	f107 0318 	add.w	r3, r7, #24
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a35      	ldr	r2, [pc, #212]	; (8001970 <HAL_UART_MspInit+0xf0>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d13a      	bne.n	8001916 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018a0:	4b34      	ldr	r3, [pc, #208]	; (8001974 <HAL_UART_MspInit+0xf4>)
 80018a2:	699b      	ldr	r3, [r3, #24]
 80018a4:	4a33      	ldr	r2, [pc, #204]	; (8001974 <HAL_UART_MspInit+0xf4>)
 80018a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018aa:	6193      	str	r3, [r2, #24]
 80018ac:	4b31      	ldr	r3, [pc, #196]	; (8001974 <HAL_UART_MspInit+0xf4>)
 80018ae:	699b      	ldr	r3, [r3, #24]
 80018b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018b4:	617b      	str	r3, [r7, #20]
 80018b6:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018b8:	4b2e      	ldr	r3, [pc, #184]	; (8001974 <HAL_UART_MspInit+0xf4>)
 80018ba:	699b      	ldr	r3, [r3, #24]
 80018bc:	4a2d      	ldr	r2, [pc, #180]	; (8001974 <HAL_UART_MspInit+0xf4>)
 80018be:	f043 0304 	orr.w	r3, r3, #4
 80018c2:	6193      	str	r3, [r2, #24]
 80018c4:	4b2b      	ldr	r3, [pc, #172]	; (8001974 <HAL_UART_MspInit+0xf4>)
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	f003 0304 	and.w	r3, r3, #4
 80018cc:	613b      	str	r3, [r7, #16]
 80018ce:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80018d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d6:	2302      	movs	r3, #2
 80018d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018da:	2303      	movs	r3, #3
 80018dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018de:	f107 0318 	add.w	r3, r7, #24
 80018e2:	4619      	mov	r1, r3
 80018e4:	4824      	ldr	r0, [pc, #144]	; (8001978 <HAL_UART_MspInit+0xf8>)
 80018e6:	f000 fff7 	bl	80028d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80018ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018f0:	2300      	movs	r3, #0
 80018f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f4:	2300      	movs	r3, #0
 80018f6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f8:	f107 0318 	add.w	r3, r7, #24
 80018fc:	4619      	mov	r1, r3
 80018fe:	481e      	ldr	r0, [pc, #120]	; (8001978 <HAL_UART_MspInit+0xf8>)
 8001900:	f000 ffea 	bl	80028d8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001904:	2200      	movs	r2, #0
 8001906:	2100      	movs	r1, #0
 8001908:	2025      	movs	r0, #37	; 0x25
 800190a:	f000 ff38 	bl	800277e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800190e:	2025      	movs	r0, #37	; 0x25
 8001910:	f000 ff51 	bl	80027b6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001914:	e028      	b.n	8001968 <HAL_UART_MspInit+0xe8>
  else if(uartHandle->Instance==USART2)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a18      	ldr	r2, [pc, #96]	; (800197c <HAL_UART_MspInit+0xfc>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d123      	bne.n	8001968 <HAL_UART_MspInit+0xe8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001920:	4b14      	ldr	r3, [pc, #80]	; (8001974 <HAL_UART_MspInit+0xf4>)
 8001922:	69db      	ldr	r3, [r3, #28]
 8001924:	4a13      	ldr	r2, [pc, #76]	; (8001974 <HAL_UART_MspInit+0xf4>)
 8001926:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800192a:	61d3      	str	r3, [r2, #28]
 800192c:	4b11      	ldr	r3, [pc, #68]	; (8001974 <HAL_UART_MspInit+0xf4>)
 800192e:	69db      	ldr	r3, [r3, #28]
 8001930:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001934:	60fb      	str	r3, [r7, #12]
 8001936:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001938:	4b0e      	ldr	r3, [pc, #56]	; (8001974 <HAL_UART_MspInit+0xf4>)
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	4a0d      	ldr	r2, [pc, #52]	; (8001974 <HAL_UART_MspInit+0xf4>)
 800193e:	f043 0304 	orr.w	r3, r3, #4
 8001942:	6193      	str	r3, [r2, #24]
 8001944:	4b0b      	ldr	r3, [pc, #44]	; (8001974 <HAL_UART_MspInit+0xf4>)
 8001946:	699b      	ldr	r3, [r3, #24]
 8001948:	f003 0304 	and.w	r3, r3, #4
 800194c:	60bb      	str	r3, [r7, #8]
 800194e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001950:	230c      	movs	r3, #12
 8001952:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001954:	2302      	movs	r3, #2
 8001956:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001958:	2302      	movs	r3, #2
 800195a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800195c:	f107 0318 	add.w	r3, r7, #24
 8001960:	4619      	mov	r1, r3
 8001962:	4805      	ldr	r0, [pc, #20]	; (8001978 <HAL_UART_MspInit+0xf8>)
 8001964:	f000 ffb8 	bl	80028d8 <HAL_GPIO_Init>
}
 8001968:	bf00      	nop
 800196a:	3728      	adds	r7, #40	; 0x28
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	40013800 	.word	0x40013800
 8001974:	40021000 	.word	0x40021000
 8001978:	40010800 	.word	0x40010800
 800197c:	40004400 	.word	0x40004400

08001980 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001988:	1d39      	adds	r1, r7, #4
 800198a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800198e:	2201      	movs	r2, #1
 8001990:	4803      	ldr	r0, [pc, #12]	; (80019a0 <__io_putchar+0x20>)
 8001992:	f002 ffd3 	bl	800493c <HAL_UART_Transmit>
  return ch;
 8001996:	687b      	ldr	r3, [r7, #4]
}
 8001998:	4618      	mov	r0, r3
 800199a:	3708      	adds	r7, #8
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	20000db0 	.word	0x20000db0

080019a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80019a4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80019a6:	e003      	b.n	80019b0 <LoopCopyDataInit>

080019a8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80019a8:	4b0b      	ldr	r3, [pc, #44]	; (80019d8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80019aa:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80019ac:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80019ae:	3104      	adds	r1, #4

080019b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80019b0:	480a      	ldr	r0, [pc, #40]	; (80019dc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80019b2:	4b0b      	ldr	r3, [pc, #44]	; (80019e0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80019b4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80019b6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80019b8:	d3f6      	bcc.n	80019a8 <CopyDataInit>
  ldr r2, =_sbss
 80019ba:	4a0a      	ldr	r2, [pc, #40]	; (80019e4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80019bc:	e002      	b.n	80019c4 <LoopFillZerobss>

080019be <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80019be:	2300      	movs	r3, #0
  str r3, [r2], #4
 80019c0:	f842 3b04 	str.w	r3, [r2], #4

080019c4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80019c4:	4b08      	ldr	r3, [pc, #32]	; (80019e8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80019c6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80019c8:	d3f9      	bcc.n	80019be <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80019ca:	f7ff fe1d 	bl	8001608 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019ce:	f003 fbfb 	bl	80051c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019d2:	f7ff fc09 	bl	80011e8 <main>
  bx lr
 80019d6:	4770      	bx	lr
  ldr r3, =_sidata
 80019d8:	08008868 	.word	0x08008868
  ldr r0, =_sdata
 80019dc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80019e0:	20000c1c 	.word	0x20000c1c
  ldr r2, =_sbss
 80019e4:	20000c1c 	.word	0x20000c1c
  ldr r3, = _ebss
 80019e8:	20000e40 	.word	0x20000e40

080019ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019ec:	e7fe      	b.n	80019ec <ADC1_2_IRQHandler>
	...

080019f0 <HAL_TIM_PeriodElapsedCallback>:

uint32_t Cycle = 0, Width = 0;

//   
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2)	// 5
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a00:	d141      	bne.n	8001a86 <HAL_TIM_PeriodElapsedCallback+0x96>
  {
    if ((TIM5CH1_CAPTURE_STA & 0x80) == 0) // 
 8001a02:	4b23      	ldr	r3, [pc, #140]	; (8001a90 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	b25b      	sxtb	r3, r3
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	db3c      	blt.n	8001a86 <HAL_TIM_PeriodElapsedCallback+0x96>
    {
     // if (TIM5CH1_CAPTURE_STA & 0x40)		   // 
      //{
        if ( (TIM5CH1_CAPTURE_STA & 0x3f) == 0x3f )		//   
 8001a0c:	4b20      	ldr	r3, [pc, #128]	; (8001a90 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a14:	2b3f      	cmp	r3, #63	; 0x3f
 8001a16:	d130      	bne.n	8001a7a <HAL_TIM_PeriodElapsedCallback+0x8a>
        {
        	Cycle = 0x3f;
 8001a18:	4b1e      	ldr	r3, [pc, #120]	; (8001a94 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001a1a:	223f      	movs	r2, #63	; 0x3f
 8001a1c:	601a      	str	r2, [r3, #0]
        	Cycle *= 0xffff;				// Total Overflow Time()
 8001a1e:	4b1d      	ldr	r3, [pc, #116]	; (8001a94 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	4613      	mov	r3, r2
 8001a24:	041b      	lsls	r3, r3, #16
 8001a26:	1a9b      	subs	r3, r3, r2
 8001a28:	4a1a      	ldr	r2, [pc, #104]	; (8001a94 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001a2a:	6013      	str	r3, [r2, #0]
        	TIM5CH1_CAPTURE_STA = 0;
 8001a2c:	4b18      	ldr	r3, [pc, #96]	; (8001a90 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	701a      	strb	r2, [r3, #0]
        	DownEdgeFlag = 0;
 8001a32:	4b19      	ldr	r3, [pc, #100]	; (8001a98 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	701a      	strb	r2, [r3, #0]
        	__HAL_TIM_DISABLE(&htim2);
 8001a38:	4b18      	ldr	r3, [pc, #96]	; (8001a9c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	6a1a      	ldr	r2, [r3, #32]
 8001a3e:	f241 1311 	movw	r3, #4369	; 0x1111
 8001a42:	4013      	ands	r3, r2
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d10f      	bne.n	8001a68 <HAL_TIM_PeriodElapsedCallback+0x78>
 8001a48:	4b14      	ldr	r3, [pc, #80]	; (8001a9c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	6a1a      	ldr	r2, [r3, #32]
 8001a4e:	f240 4344 	movw	r3, #1092	; 0x444
 8001a52:	4013      	ands	r3, r2
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d107      	bne.n	8001a68 <HAL_TIM_PeriodElapsedCallback+0x78>
 8001a58:	4b10      	ldr	r3, [pc, #64]	; (8001a9c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	4b0f      	ldr	r3, [pc, #60]	; (8001a9c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f022 0201 	bic.w	r2, r2, #1
 8001a66:	601a      	str	r2, [r3, #0]
        	__HAL_TIM_ENABLE(&htim2);
 8001a68:	4b0c      	ldr	r3, [pc, #48]	; (8001a9c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	4b0b      	ldr	r3, [pc, #44]	; (8001a9c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f042 0201 	orr.w	r2, r2, #1
 8001a76:	601a      	str	r2, [r3, #0]
          TIM5CH1_CAPTURE_STA++;		// , TIM5CH1_CAPTURE_STAok
        }
      //}
    }
  }
}
 8001a78:	e005      	b.n	8001a86 <HAL_TIM_PeriodElapsedCallback+0x96>
          TIM5CH1_CAPTURE_STA++;		// , TIM5CH1_CAPTURE_STAok
 8001a7a:	4b05      	ldr	r3, [pc, #20]	; (8001a90 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	3301      	adds	r3, #1
 8001a80:	b2da      	uxtb	r2, r3
 8001a82:	4b03      	ldr	r3, [pc, #12]	; (8001a90 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001a84:	701a      	strb	r2, [r3, #0]
}
 8001a86:	bf00      	nop
 8001a88:	370c      	adds	r7, #12
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bc80      	pop	{r7}
 8001a8e:	4770      	bx	lr
 8001a90:	20000c3c 	.word	0x20000c3c
 8001a94:	20000c40 	.word	0x20000c40
 8001a98:	20000c3d 	.word	0x20000c3d
 8001a9c:	20000d70 	.word	0x20000d70

08001aa0 <HAL_TIM_IC_CaptureCallback>:

//  HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim) 


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  if ( (TIM5CH1_CAPTURE_STA & 0x80) == 0 )	// 
 8001aa8:	4b57      	ldr	r3, [pc, #348]	; (8001c08 <HAL_TIM_IC_CaptureCallback+0x168>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	b25b      	sxtb	r3, r3
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	f2c0 80a6 	blt.w	8001c00 <HAL_TIM_IC_CaptureCallback+0x160>
  {
    if (TIM5CH1_CAPTURE_STA & 0x40)			// 
 8001ab4:	4b54      	ldr	r3, [pc, #336]	; (8001c08 <HAL_TIM_IC_CaptureCallback+0x168>)
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d034      	beq.n	8001b2a <HAL_TIM_IC_CaptureCallback+0x8a>
    {
      //TIM5CH1_CAPTURE_STA |= 0x80;		// 
      TIM5CH1_CAPTURE_VAL = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);	// . CCRx2
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	4852      	ldr	r0, [pc, #328]	; (8001c0c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8001ac4:	f002 fc0e 	bl	80042e4 <HAL_TIM_ReadCapturedValue>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	4b51      	ldr	r3, [pc, #324]	; (8001c10 <HAL_TIM_IC_CaptureCallback+0x170>)
 8001acc:	601a      	str	r2, [r3, #0]

     // if (TIM5CH1_CAPTURE_STA & 0x80)   // 
      	   // {
      Width = TIM5CH1_CAPTURE_STA & 0x3f;
 8001ace:	4b4e      	ldr	r3, [pc, #312]	; (8001c08 <HAL_TIM_IC_CaptureCallback+0x168>)
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ad6:	4a4f      	ldr	r2, [pc, #316]	; (8001c14 <HAL_TIM_IC_CaptureCallback+0x174>)
 8001ad8:	6013      	str	r3, [r2, #0]
      Width *= 0xffff;				// Total Overflow Time()
 8001ada:	4b4e      	ldr	r3, [pc, #312]	; (8001c14 <HAL_TIM_IC_CaptureCallback+0x174>)
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	4613      	mov	r3, r2
 8001ae0:	041b      	lsls	r3, r3, #16
 8001ae2:	1a9b      	subs	r3, r3, r2
 8001ae4:	4a4b      	ldr	r2, [pc, #300]	; (8001c14 <HAL_TIM_IC_CaptureCallback+0x174>)
 8001ae6:	6013      	str	r3, [r2, #0]
      Width += TIM5CH1_CAPTURE_VAL + 3;    // Get Total High Level Time()
 8001ae8:	4b49      	ldr	r3, [pc, #292]	; (8001c10 <HAL_TIM_IC_CaptureCallback+0x170>)
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	4b49      	ldr	r3, [pc, #292]	; (8001c14 <HAL_TIM_IC_CaptureCallback+0x174>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4413      	add	r3, r2
 8001af2:	3303      	adds	r3, #3
 8001af4:	4a47      	ldr	r2, [pc, #284]	; (8001c14 <HAL_TIM_IC_CaptureCallback+0x174>)
 8001af6:	6013      	str	r3, [r2, #0]
      	      //  printf("HIGH: %f ms\r\n", (float)temp/1000); // Print Total High Level Time()
      //TIM5CH1_CAPTURE_STA = 0;			    // Clear Capture State , Open The Next Capture()
      	   //}
      TIM5CH1_CAPTURE_STA &= 0xbf;
 8001af8:	4b43      	ldr	r3, [pc, #268]	; (8001c08 <HAL_TIM_IC_CaptureCallback+0x168>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001b00:	b2da      	uxtb	r2, r3
 8001b02:	4b41      	ldr	r3, [pc, #260]	; (8001c08 <HAL_TIM_IC_CaptureCallback+0x168>)
 8001b04:	701a      	strb	r2, [r3, #0]
      DownEdgeFlag = 1;
 8001b06:	4b44      	ldr	r3, [pc, #272]	; (8001c18 <HAL_TIM_IC_CaptureCallback+0x178>)
 8001b08:	2201      	movs	r2, #1
 8001b0a:	701a      	strb	r2, [r3, #0]


      TIM_RESET_CAPTUREPOLARITY(&htim2, TIM_CHANNEL_1);						// 
 8001b0c:	4b3f      	ldr	r3, [pc, #252]	; (8001c0c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	6a1a      	ldr	r2, [r3, #32]
 8001b12:	4b3e      	ldr	r3, [pc, #248]	; (8001c0c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f022 020a 	bic.w	r2, r2, #10
 8001b1a:	621a      	str	r2, [r3, #32]
      TIM_SET_CAPTUREPOLARITY(&htim2, TIM_CHANNEL_1, TIM_ICPOLARITY_RISING);	// TIM51
 8001b1c:	4b3b      	ldr	r3, [pc, #236]	; (8001c0c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	4b3a      	ldr	r3, [pc, #232]	; (8001c0c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	6a12      	ldr	r2, [r2, #32]
 8001b26:	621a      	str	r2, [r3, #32]
    	}


    }
  }
}
 8001b28:	e06a      	b.n	8001c00 <HAL_TIM_IC_CaptureCallback+0x160>
    	if(DownEdgeFlag == 1) {
 8001b2a:	4b3b      	ldr	r3, [pc, #236]	; (8001c18 <HAL_TIM_IC_CaptureCallback+0x178>)
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d125      	bne.n	8001b7e <HAL_TIM_IC_CaptureCallback+0xde>
    		TIM5CH1_CAPTURE_VAL = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 8001b32:	2100      	movs	r1, #0
 8001b34:	4835      	ldr	r0, [pc, #212]	; (8001c0c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8001b36:	f002 fbd5 	bl	80042e4 <HAL_TIM_ReadCapturedValue>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	4b34      	ldr	r3, [pc, #208]	; (8001c10 <HAL_TIM_IC_CaptureCallback+0x170>)
 8001b3e:	601a      	str	r2, [r3, #0]
    		Cycle = TIM5CH1_CAPTURE_STA & 0x3f;
 8001b40:	4b31      	ldr	r3, [pc, #196]	; (8001c08 <HAL_TIM_IC_CaptureCallback+0x168>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b48:	4a34      	ldr	r2, [pc, #208]	; (8001c1c <HAL_TIM_IC_CaptureCallback+0x17c>)
 8001b4a:	6013      	str	r3, [r2, #0]
    		Cycle *= 0xffff;				// Total Overflow Time()
 8001b4c:	4b33      	ldr	r3, [pc, #204]	; (8001c1c <HAL_TIM_IC_CaptureCallback+0x17c>)
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	4613      	mov	r3, r2
 8001b52:	041b      	lsls	r3, r3, #16
 8001b54:	1a9b      	subs	r3, r3, r2
 8001b56:	4a31      	ldr	r2, [pc, #196]	; (8001c1c <HAL_TIM_IC_CaptureCallback+0x17c>)
 8001b58:	6013      	str	r3, [r2, #0]
    		Cycle += TIM5CH1_CAPTURE_VAL + 3;    // Get Total High Level Time()
 8001b5a:	4b2d      	ldr	r3, [pc, #180]	; (8001c10 <HAL_TIM_IC_CaptureCallback+0x170>)
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	4b2f      	ldr	r3, [pc, #188]	; (8001c1c <HAL_TIM_IC_CaptureCallback+0x17c>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4413      	add	r3, r2
 8001b64:	3303      	adds	r3, #3
 8001b66:	4a2d      	ldr	r2, [pc, #180]	; (8001c1c <HAL_TIM_IC_CaptureCallback+0x17c>)
 8001b68:	6013      	str	r3, [r2, #0]
    		TIM5CH1_CAPTURE_STA = 0;
 8001b6a:	4b27      	ldr	r3, [pc, #156]	; (8001c08 <HAL_TIM_IC_CaptureCallback+0x168>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	701a      	strb	r2, [r3, #0]
    		TIM5CH1_CAPTURE_VAL = 0;
 8001b70:	4b27      	ldr	r3, [pc, #156]	; (8001c10 <HAL_TIM_IC_CaptureCallback+0x170>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	601a      	str	r2, [r3, #0]
    		DownEdgeFlag = 0;
 8001b76:	4b28      	ldr	r3, [pc, #160]	; (8001c18 <HAL_TIM_IC_CaptureCallback+0x178>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	701a      	strb	r2, [r3, #0]
}
 8001b7c:	e040      	b.n	8001c00 <HAL_TIM_IC_CaptureCallback+0x160>
      TIM5CH1_CAPTURE_STA = 0;	// 
 8001b7e:	4b22      	ldr	r3, [pc, #136]	; (8001c08 <HAL_TIM_IC_CaptureCallback+0x168>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	701a      	strb	r2, [r3, #0]
      TIM5CH1_CAPTURE_VAL = 0;	// 
 8001b84:	4b22      	ldr	r3, [pc, #136]	; (8001c10 <HAL_TIM_IC_CaptureCallback+0x170>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	601a      	str	r2, [r3, #0]
      TIM5CH1_CAPTURE_STA |= 0x40;// 
 8001b8a:	4b1f      	ldr	r3, [pc, #124]	; (8001c08 <HAL_TIM_IC_CaptureCallback+0x168>)
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b92:	b2da      	uxtb	r2, r3
 8001b94:	4b1c      	ldr	r3, [pc, #112]	; (8001c08 <HAL_TIM_IC_CaptureCallback+0x168>)
 8001b96:	701a      	strb	r2, [r3, #0]
      __HAL_TIM_DISABLE(&htim2);	//5
 8001b98:	4b1c      	ldr	r3, [pc, #112]	; (8001c0c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	6a1a      	ldr	r2, [r3, #32]
 8001b9e:	f241 1311 	movw	r3, #4369	; 0x1111
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d10f      	bne.n	8001bc8 <HAL_TIM_IC_CaptureCallback+0x128>
 8001ba8:	4b18      	ldr	r3, [pc, #96]	; (8001c0c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	6a1a      	ldr	r2, [r3, #32]
 8001bae:	f240 4344 	movw	r3, #1092	; 0x444
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d107      	bne.n	8001bc8 <HAL_TIM_IC_CaptureCallback+0x128>
 8001bb8:	4b14      	ldr	r3, [pc, #80]	; (8001c0c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	4b13      	ldr	r3, [pc, #76]	; (8001c0c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f022 0201 	bic.w	r2, r2, #1
 8001bc6:	601a      	str	r2, [r3, #0]
      __HAL_TIM_SET_COUNTER(&htim2,0);
 8001bc8:	4b10      	ldr	r3, [pc, #64]	; (8001c0c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	625a      	str	r2, [r3, #36]	; 0x24
      TIM_RESET_CAPTUREPOLARITY(&htim2,TIM_CHANNEL_1);   //
 8001bd0:	4b0e      	ldr	r3, [pc, #56]	; (8001c0c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	6a1a      	ldr	r2, [r3, #32]
 8001bd6:	4b0d      	ldr	r3, [pc, #52]	; (8001c0c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f022 020a 	bic.w	r2, r2, #10
 8001bde:	621a      	str	r2, [r3, #32]
      TIM_SET_CAPTUREPOLARITY(&htim2,TIM_CHANNEL_1,TIM_ICPOLARITY_FALLING);//51
 8001be0:	4b0a      	ldr	r3, [pc, #40]	; (8001c0c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	6a1a      	ldr	r2, [r3, #32]
 8001be6:	4b09      	ldr	r3, [pc, #36]	; (8001c0c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f042 0202 	orr.w	r2, r2, #2
 8001bee:	621a      	str	r2, [r3, #32]
      __HAL_TIM_ENABLE(&htim2);//5
 8001bf0:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	4b05      	ldr	r3, [pc, #20]	; (8001c0c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f042 0201 	orr.w	r2, r2, #1
 8001bfe:	601a      	str	r2, [r3, #0]
}
 8001c00:	bf00      	nop
 8001c02:	3708      	adds	r7, #8
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	20000c3c 	.word	0x20000c3c
 8001c0c:	20000d70 	.word	0x20000d70
 8001c10:	20000e30 	.word	0x20000e30
 8001c14:	20000c44 	.word	0x20000c44
 8001c18:	20000c3d 	.word	0x20000c3d
 8001c1c:	20000c40 	.word	0x20000c40

08001c20 <Write_IIC_Cmddat>:

extern I2C_HandleTypeDef hi2c1;
extern I2C_HandleTypeDef hi2c2;

void Write_IIC_Cmddat(unsigned char IIC_Data,unsigned char cmddat)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b088      	sub	sp, #32
 8001c24:	af04      	add	r7, sp, #16
 8001c26:	4603      	mov	r3, r0
 8001c28:	460a      	mov	r2, r1
 8001c2a:	71fb      	strb	r3, [r7, #7]
 8001c2c:	4613      	mov	r3, r2
 8001c2e:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef i = HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	73fb      	strb	r3, [r7, #15]
	i = HAL_I2C_Mem_Write(&hi2c2, oledaddress, cmddat, I2C_MEMADD_SIZE_8BIT, &IIC_Data, 1, 100);
 8001c34:	79bb      	ldrb	r3, [r7, #6]
 8001c36:	b29a      	uxth	r2, r3
 8001c38:	2364      	movs	r3, #100	; 0x64
 8001c3a:	9302      	str	r3, [sp, #8]
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	9301      	str	r3, [sp, #4]
 8001c40:	1dfb      	adds	r3, r7, #7
 8001c42:	9300      	str	r3, [sp, #0]
 8001c44:	2301      	movs	r3, #1
 8001c46:	2178      	movs	r1, #120	; 0x78
 8001c48:	4805      	ldr	r0, [pc, #20]	; (8001c60 <Write_IIC_Cmddat+0x40>)
 8001c4a:	f001 f901 	bl	8002e50 <HAL_I2C_Mem_Write>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	73fb      	strb	r3, [r7, #15]
	i = HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	73fb      	strb	r3, [r7, #15]
}
 8001c56:	bf00      	nop
 8001c58:	3710      	adds	r7, #16
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	20000d1c 	.word	0x20000d1c

08001c64 <OLED_WR_Byte>:


void OLED_WR_Byte(unsigned char dat,unsigned char cmd)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	460a      	mov	r2, r1
 8001c6e:	71fb      	strb	r3, [r7, #7]
 8001c70:	4613      	mov	r3, r2
 8001c72:	71bb      	strb	r3, [r7, #6]
	if(cmd)
 8001c74:	79bb      	ldrb	r3, [r7, #6]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d005      	beq.n	8001c86 <OLED_WR_Byte+0x22>
			{
		Write_IIC_Cmddat (dat, OLED_DAT_ADDRESS );
 8001c7a:	79fb      	ldrb	r3, [r7, #7]
 8001c7c:	2140      	movs	r1, #64	; 0x40
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f7ff ffce 	bl	8001c20 <Write_IIC_Cmddat>
	else {
		Write_IIC_Cmddat (dat, OLED_CMD_ADDRESS);
		
	}
	
}
 8001c84:	e004      	b.n	8001c90 <OLED_WR_Byte+0x2c>
		Write_IIC_Cmddat (dat, OLED_CMD_ADDRESS);
 8001c86:	79fb      	ldrb	r3, [r7, #7]
 8001c88:	2100      	movs	r1, #0
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7ff ffc8 	bl	8001c20 <Write_IIC_Cmddat>
}
 8001c90:	bf00      	nop
 8001c92:	3708      	adds	r7, #8
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <OLED_Set_Pos>:




	void OLED_Set_Pos(unsigned char x, unsigned char y) 
{ 	OLED_WR_Byte(0xb0+y,OLED_CMD);
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	460a      	mov	r2, r1
 8001ca2:	71fb      	strb	r3, [r7, #7]
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	71bb      	strb	r3, [r7, #6]
 8001ca8:	79bb      	ldrb	r3, [r7, #6]
 8001caa:	3b50      	subs	r3, #80	; 0x50
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	2100      	movs	r1, #0
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff ffd7 	bl	8001c64 <OLED_WR_Byte>
	OLED_WR_Byte(((x&0xf0)>>4)|0x10,OLED_CMD);
 8001cb6:	79fb      	ldrb	r3, [r7, #7]
 8001cb8:	091b      	lsrs	r3, r3, #4
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	f043 0310 	orr.w	r3, r3, #16
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f7ff ffcd 	bl	8001c64 <OLED_WR_Byte>
	OLED_WR_Byte((x&0x0f),OLED_CMD); 
 8001cca:	79fb      	ldrb	r3, [r7, #7]
 8001ccc:	f003 030f 	and.w	r3, r3, #15
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f7ff ffc5 	bl	8001c64 <OLED_WR_Byte>
}   	  
 8001cda:	bf00      	nop
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}

08001ce2 <OLED_Clear>:
	OLED_WR_Byte(0X10,OLED_CMD);  //DCDC OFF
	OLED_WR_Byte(0XAE,OLED_CMD);  //DISPLAY OFF
}		   			 
//,,!!!!	  
void OLED_Clear(void)  
{  
 8001ce2:	b580      	push	{r7, lr}
 8001ce4:	b082      	sub	sp, #8
 8001ce6:	af00      	add	r7, sp, #0
	unsigned char i,n;
	for(i=0;i<8;i++)  
 8001ce8:	2300      	movs	r3, #0
 8001cea:	71fb      	strb	r3, [r7, #7]
 8001cec:	e01f      	b.n	8001d2e <OLED_Clear+0x4c>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    //0~7
 8001cee:	79fb      	ldrb	r3, [r7, #7]
 8001cf0:	3b50      	subs	r3, #80	; 0x50
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f7ff ffb4 	bl	8001c64 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      //
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	2000      	movs	r0, #0
 8001d00:	f7ff ffb0 	bl	8001c64 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);      //   
 8001d04:	2100      	movs	r1, #0
 8001d06:	2010      	movs	r0, #16
 8001d08:	f7ff ffac 	bl	8001c64 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(0,OLED_DATA); 
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	71bb      	strb	r3, [r7, #6]
 8001d10:	e006      	b.n	8001d20 <OLED_Clear+0x3e>
 8001d12:	2101      	movs	r1, #1
 8001d14:	2000      	movs	r0, #0
 8001d16:	f7ff ffa5 	bl	8001c64 <OLED_WR_Byte>
 8001d1a:	79bb      	ldrb	r3, [r7, #6]
 8001d1c:	3301      	adds	r3, #1
 8001d1e:	71bb      	strb	r3, [r7, #6]
 8001d20:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	daf4      	bge.n	8001d12 <OLED_Clear+0x30>
	for(i=0;i<8;i++)  
 8001d28:	79fb      	ldrb	r3, [r7, #7]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	71fb      	strb	r3, [r7, #7]
 8001d2e:	79fb      	ldrb	r3, [r7, #7]
 8001d30:	2b07      	cmp	r3, #7
 8001d32:	d9dc      	bls.n	8001cee <OLED_Clear+0xc>
	} //
}
 8001d34:	bf00      	nop
 8001d36:	3708      	adds	r7, #8
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}

08001d3c <OLED_ShowChar>:
//x:0~127
//y:0~63
//mode:0,;1,				 
//size: 16/12 
void OLED_ShowChar(unsigned char x,unsigned char y,unsigned char chr,unsigned char Char_Size)
{      	
 8001d3c:	b590      	push	{r4, r7, lr}
 8001d3e:	b085      	sub	sp, #20
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	4604      	mov	r4, r0
 8001d44:	4608      	mov	r0, r1
 8001d46:	4611      	mov	r1, r2
 8001d48:	461a      	mov	r2, r3
 8001d4a:	4623      	mov	r3, r4
 8001d4c:	71fb      	strb	r3, [r7, #7]
 8001d4e:	4603      	mov	r3, r0
 8001d50:	71bb      	strb	r3, [r7, #6]
 8001d52:	460b      	mov	r3, r1
 8001d54:	717b      	strb	r3, [r7, #5]
 8001d56:	4613      	mov	r3, r2
 8001d58:	713b      	strb	r3, [r7, #4]
	unsigned char c=0,i=0;	
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	73bb      	strb	r3, [r7, #14]
 8001d5e:	2300      	movs	r3, #0
 8001d60:	73fb      	strb	r3, [r7, #15]
		c=chr-' ';//			
 8001d62:	797b      	ldrb	r3, [r7, #5]
 8001d64:	3b20      	subs	r3, #32
 8001d66:	73bb      	strb	r3, [r7, #14]
		if(x>Max_Column-1){x=0;y=y+2;}
 8001d68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	da04      	bge.n	8001d7a <OLED_ShowChar+0x3e>
 8001d70:	2300      	movs	r3, #0
 8001d72:	71fb      	strb	r3, [r7, #7]
 8001d74:	79bb      	ldrb	r3, [r7, #6]
 8001d76:	3302      	adds	r3, #2
 8001d78:	71bb      	strb	r3, [r7, #6]
		if(Char_Size ==16)
 8001d7a:	793b      	ldrb	r3, [r7, #4]
 8001d7c:	2b10      	cmp	r3, #16
 8001d7e:	d135      	bne.n	8001dec <OLED_ShowChar+0xb0>
			{
			OLED_Set_Pos(x,y);	
 8001d80:	79ba      	ldrb	r2, [r7, #6]
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	4611      	mov	r1, r2
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7ff ff86 	bl	8001c98 <OLED_Set_Pos>
			for(i=0;i<8;i++)
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	73fb      	strb	r3, [r7, #15]
 8001d90:	e00c      	b.n	8001dac <OLED_ShowChar+0x70>
			OLED_WR_Byte(F8X16[c*16+i],OLED_DATA);
 8001d92:	7bbb      	ldrb	r3, [r7, #14]
 8001d94:	011a      	lsls	r2, r3, #4
 8001d96:	7bfb      	ldrb	r3, [r7, #15]
 8001d98:	4413      	add	r3, r2
 8001d9a:	4a25      	ldr	r2, [pc, #148]	; (8001e30 <OLED_ShowChar+0xf4>)
 8001d9c:	5cd3      	ldrb	r3, [r2, r3]
 8001d9e:	2101      	movs	r1, #1
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7ff ff5f 	bl	8001c64 <OLED_WR_Byte>
			for(i=0;i<8;i++)
 8001da6:	7bfb      	ldrb	r3, [r7, #15]
 8001da8:	3301      	adds	r3, #1
 8001daa:	73fb      	strb	r3, [r7, #15]
 8001dac:	7bfb      	ldrb	r3, [r7, #15]
 8001dae:	2b07      	cmp	r3, #7
 8001db0:	d9ef      	bls.n	8001d92 <OLED_ShowChar+0x56>
			OLED_Set_Pos(x,y+1);
 8001db2:	79bb      	ldrb	r3, [r7, #6]
 8001db4:	3301      	adds	r3, #1
 8001db6:	b2da      	uxtb	r2, r3
 8001db8:	79fb      	ldrb	r3, [r7, #7]
 8001dba:	4611      	mov	r1, r2
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7ff ff6b 	bl	8001c98 <OLED_Set_Pos>
			for(i=0;i<8;i++)
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	73fb      	strb	r3, [r7, #15]
 8001dc6:	e00d      	b.n	8001de4 <OLED_ShowChar+0xa8>
			OLED_WR_Byte(F8X16[c*16+i+8],OLED_DATA);
 8001dc8:	7bbb      	ldrb	r3, [r7, #14]
 8001dca:	011a      	lsls	r2, r3, #4
 8001dcc:	7bfb      	ldrb	r3, [r7, #15]
 8001dce:	4413      	add	r3, r2
 8001dd0:	3308      	adds	r3, #8
 8001dd2:	4a17      	ldr	r2, [pc, #92]	; (8001e30 <OLED_ShowChar+0xf4>)
 8001dd4:	5cd3      	ldrb	r3, [r2, r3]
 8001dd6:	2101      	movs	r1, #1
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f7ff ff43 	bl	8001c64 <OLED_WR_Byte>
			for(i=0;i<8;i++)
 8001dde:	7bfb      	ldrb	r3, [r7, #15]
 8001de0:	3301      	adds	r3, #1
 8001de2:	73fb      	strb	r3, [r7, #15]
 8001de4:	7bfb      	ldrb	r3, [r7, #15]
 8001de6:	2b07      	cmp	r3, #7
 8001de8:	d9ee      	bls.n	8001dc8 <OLED_ShowChar+0x8c>
				OLED_Set_Pos(x,y);
				for(i=0;i<6;i++)
				OLED_WR_Byte(F6x8[c][i],OLED_DATA);
				
			}
}
 8001dea:	e01c      	b.n	8001e26 <OLED_ShowChar+0xea>
				OLED_Set_Pos(x,y);
 8001dec:	79ba      	ldrb	r2, [r7, #6]
 8001dee:	79fb      	ldrb	r3, [r7, #7]
 8001df0:	4611      	mov	r1, r2
 8001df2:	4618      	mov	r0, r3
 8001df4:	f7ff ff50 	bl	8001c98 <OLED_Set_Pos>
				for(i=0;i<6;i++)
 8001df8:	2300      	movs	r3, #0
 8001dfa:	73fb      	strb	r3, [r7, #15]
 8001dfc:	e010      	b.n	8001e20 <OLED_ShowChar+0xe4>
				OLED_WR_Byte(F6x8[c][i],OLED_DATA);
 8001dfe:	7bba      	ldrb	r2, [r7, #14]
 8001e00:	7bf9      	ldrb	r1, [r7, #15]
 8001e02:	480c      	ldr	r0, [pc, #48]	; (8001e34 <OLED_ShowChar+0xf8>)
 8001e04:	4613      	mov	r3, r2
 8001e06:	005b      	lsls	r3, r3, #1
 8001e08:	4413      	add	r3, r2
 8001e0a:	005b      	lsls	r3, r3, #1
 8001e0c:	4403      	add	r3, r0
 8001e0e:	440b      	add	r3, r1
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	2101      	movs	r1, #1
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7ff ff25 	bl	8001c64 <OLED_WR_Byte>
				for(i=0;i<6;i++)
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	73fb      	strb	r3, [r7, #15]
 8001e20:	7bfb      	ldrb	r3, [r7, #15]
 8001e22:	2b05      	cmp	r3, #5
 8001e24:	d9eb      	bls.n	8001dfe <OLED_ShowChar+0xc2>
}
 8001e26:	bf00      	nop
 8001e28:	3714      	adds	r7, #20
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd90      	pop	{r4, r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	08007fb0 	.word	0x08007fb0
 8001e34:	08007d88 	.word	0x08007d88

08001e38 <OLED_ShowFlort>:




void OLED_ShowFlort(unsigned char x,unsigned char y,float Da,unsigned char Char_Size)
{
 8001e38:	b5b0      	push	{r4, r5, r7, lr}
 8001e3a:	b086      	sub	sp, #24
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	603a      	str	r2, [r7, #0]
 8001e40:	461a      	mov	r2, r3
 8001e42:	4603      	mov	r3, r0
 8001e44:	71fb      	strb	r3, [r7, #7]
 8001e46:	460b      	mov	r3, r1
 8001e48:	71bb      	strb	r3, [r7, #6]
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	717b      	strb	r3, [r7, #5]
	unsigned char j=0;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	75fb      	strb	r3, [r7, #23]
	char chr[10]={0};
 8001e52:	f107 030c 	add.w	r3, r7, #12
 8001e56:	2200      	movs	r2, #0
 8001e58:	601a      	str	r2, [r3, #0]
 8001e5a:	605a      	str	r2, [r3, #4]
 8001e5c:	811a      	strh	r2, [r3, #8]


		if(Da<10)		//
 8001e5e:	4961      	ldr	r1, [pc, #388]	; (8001fe4 <OLED_ShowFlort+0x1ac>)
 8001e60:	6838      	ldr	r0, [r7, #0]
 8001e62:	f7ff f8bd 	bl	8000fe0 <__aeabi_fcmplt>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d036      	beq.n	8001eda <OLED_ShowFlort+0xa2>
	{
		  sprintf(chr, "%0.3f",Da);
 8001e6c:	6838      	ldr	r0, [r7, #0]
 8001e6e:	f7fe fadb 	bl	8000428 <__aeabi_f2d>
 8001e72:	4603      	mov	r3, r0
 8001e74:	460c      	mov	r4, r1
 8001e76:	f107 000c 	add.w	r0, r7, #12
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	4623      	mov	r3, r4
 8001e7e:	495a      	ldr	r1, [pc, #360]	; (8001fe8 <OLED_ShowFlort+0x1b0>)
 8001e80:	f003 fe9a 	bl	8005bb8 <siprintf>
			OLED_ShowChar(x,y,' ',Char_Size);
 8001e84:	797b      	ldrb	r3, [r7, #5]
 8001e86:	79b9      	ldrb	r1, [r7, #6]
 8001e88:	79f8      	ldrb	r0, [r7, #7]
 8001e8a:	2220      	movs	r2, #32
 8001e8c:	f7ff ff56 	bl	8001d3c <OLED_ShowChar>
					while (chr[j]!='\0')
 8001e90:	e01a      	b.n	8001ec8 <OLED_ShowFlort+0x90>
			{
				OLED_ShowChar(x+8,y,chr[j],Char_Size);
 8001e92:	79fb      	ldrb	r3, [r7, #7]
 8001e94:	3308      	adds	r3, #8
 8001e96:	b2d8      	uxtb	r0, r3
 8001e98:	7dfb      	ldrb	r3, [r7, #23]
 8001e9a:	f107 0218 	add.w	r2, r7, #24
 8001e9e:	4413      	add	r3, r2
 8001ea0:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8001ea4:	797b      	ldrb	r3, [r7, #5]
 8001ea6:	79b9      	ldrb	r1, [r7, #6]
 8001ea8:	f7ff ff48 	bl	8001d3c <OLED_ShowChar>
					x+=8;
 8001eac:	79fb      	ldrb	r3, [r7, #7]
 8001eae:	3308      	adds	r3, #8
 8001eb0:	71fb      	strb	r3, [r7, #7]
				if(x>120){x=0;y+=2;}
 8001eb2:	79fb      	ldrb	r3, [r7, #7]
 8001eb4:	2b78      	cmp	r3, #120	; 0x78
 8001eb6:	d904      	bls.n	8001ec2 <OLED_ShowFlort+0x8a>
 8001eb8:	2300      	movs	r3, #0
 8001eba:	71fb      	strb	r3, [r7, #7]
 8001ebc:	79bb      	ldrb	r3, [r7, #6]
 8001ebe:	3302      	adds	r3, #2
 8001ec0:	71bb      	strb	r3, [r7, #6]
					j++;
 8001ec2:	7dfb      	ldrb	r3, [r7, #23]
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	75fb      	strb	r3, [r7, #23]
					while (chr[j]!='\0')
 8001ec8:	7dfb      	ldrb	r3, [r7, #23]
 8001eca:	f107 0218 	add.w	r2, r7, #24
 8001ece:	4413      	add	r3, r2
 8001ed0:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d1dc      	bne.n	8001e92 <OLED_ShowFlort+0x5a>
					j++;
			}

	}

}
 8001ed8:	e080      	b.n	8001fdc <OLED_ShowFlort+0x1a4>
		if ((Da>10)&(100>Da))
 8001eda:	2301      	movs	r3, #1
 8001edc:	461c      	mov	r4, r3
 8001ede:	4941      	ldr	r1, [pc, #260]	; (8001fe4 <OLED_ShowFlort+0x1ac>)
 8001ee0:	6838      	ldr	r0, [r7, #0]
 8001ee2:	f7ff f89b 	bl	800101c <__aeabi_fcmpgt>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d101      	bne.n	8001ef0 <OLED_ShowFlort+0xb8>
 8001eec:	2300      	movs	r3, #0
 8001eee:	461c      	mov	r4, r3
 8001ef0:	b2e4      	uxtb	r4, r4
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	461d      	mov	r5, r3
 8001ef6:	493d      	ldr	r1, [pc, #244]	; (8001fec <OLED_ShowFlort+0x1b4>)
 8001ef8:	6838      	ldr	r0, [r7, #0]
 8001efa:	f7ff f871 	bl	8000fe0 <__aeabi_fcmplt>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d101      	bne.n	8001f08 <OLED_ShowFlort+0xd0>
 8001f04:	2300      	movs	r3, #0
 8001f06:	461d      	mov	r5, r3
 8001f08:	b2eb      	uxtb	r3, r5
 8001f0a:	4023      	ands	r3, r4
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d02e      	beq.n	8001f70 <OLED_ShowFlort+0x138>
		sprintf(chr, "%0.3f",Da);
 8001f12:	6838      	ldr	r0, [r7, #0]
 8001f14:	f7fe fa88 	bl	8000428 <__aeabi_f2d>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	460c      	mov	r4, r1
 8001f1c:	f107 000c 	add.w	r0, r7, #12
 8001f20:	461a      	mov	r2, r3
 8001f22:	4623      	mov	r3, r4
 8001f24:	4930      	ldr	r1, [pc, #192]	; (8001fe8 <OLED_ShowFlort+0x1b0>)
 8001f26:	f003 fe47 	bl	8005bb8 <siprintf>
			while (chr[j]!='\0')
 8001f2a:	e018      	b.n	8001f5e <OLED_ShowFlort+0x126>
			{		OLED_ShowChar(x,y,chr[j],Char_Size);
 8001f2c:	7dfb      	ldrb	r3, [r7, #23]
 8001f2e:	f107 0218 	add.w	r2, r7, #24
 8001f32:	4413      	add	r3, r2
 8001f34:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8001f38:	797b      	ldrb	r3, [r7, #5]
 8001f3a:	79b9      	ldrb	r1, [r7, #6]
 8001f3c:	79f8      	ldrb	r0, [r7, #7]
 8001f3e:	f7ff fefd 	bl	8001d3c <OLED_ShowChar>
					x+=8;
 8001f42:	79fb      	ldrb	r3, [r7, #7]
 8001f44:	3308      	adds	r3, #8
 8001f46:	71fb      	strb	r3, [r7, #7]
				if(x>120){x=0;y+=2;}
 8001f48:	79fb      	ldrb	r3, [r7, #7]
 8001f4a:	2b78      	cmp	r3, #120	; 0x78
 8001f4c:	d904      	bls.n	8001f58 <OLED_ShowFlort+0x120>
 8001f4e:	2300      	movs	r3, #0
 8001f50:	71fb      	strb	r3, [r7, #7]
 8001f52:	79bb      	ldrb	r3, [r7, #6]
 8001f54:	3302      	adds	r3, #2
 8001f56:	71bb      	strb	r3, [r7, #6]
					j++;
 8001f58:	7dfb      	ldrb	r3, [r7, #23]
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	75fb      	strb	r3, [r7, #23]
			while (chr[j]!='\0')
 8001f5e:	7dfb      	ldrb	r3, [r7, #23]
 8001f60:	f107 0218 	add.w	r2, r7, #24
 8001f64:	4413      	add	r3, r2
 8001f66:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d1de      	bne.n	8001f2c <OLED_ShowFlort+0xf4>
}
 8001f6e:	e035      	b.n	8001fdc <OLED_ShowFlort+0x1a4>
		if (Da>100)
 8001f70:	491e      	ldr	r1, [pc, #120]	; (8001fec <OLED_ShowFlort+0x1b4>)
 8001f72:	6838      	ldr	r0, [r7, #0]
 8001f74:	f7ff f852 	bl	800101c <__aeabi_fcmpgt>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d100      	bne.n	8001f80 <OLED_ShowFlort+0x148>
}
 8001f7e:	e02d      	b.n	8001fdc <OLED_ShowFlort+0x1a4>
			sprintf(chr, "%0.2f",Da);
 8001f80:	6838      	ldr	r0, [r7, #0]
 8001f82:	f7fe fa51 	bl	8000428 <__aeabi_f2d>
 8001f86:	4603      	mov	r3, r0
 8001f88:	460c      	mov	r4, r1
 8001f8a:	f107 000c 	add.w	r0, r7, #12
 8001f8e:	461a      	mov	r2, r3
 8001f90:	4623      	mov	r3, r4
 8001f92:	4917      	ldr	r1, [pc, #92]	; (8001ff0 <OLED_ShowFlort+0x1b8>)
 8001f94:	f003 fe10 	bl	8005bb8 <siprintf>
			while (chr[j]!='\0')
 8001f98:	e018      	b.n	8001fcc <OLED_ShowFlort+0x194>
			{		OLED_ShowChar(x,y,chr[j],Char_Size);
 8001f9a:	7dfb      	ldrb	r3, [r7, #23]
 8001f9c:	f107 0218 	add.w	r2, r7, #24
 8001fa0:	4413      	add	r3, r2
 8001fa2:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8001fa6:	797b      	ldrb	r3, [r7, #5]
 8001fa8:	79b9      	ldrb	r1, [r7, #6]
 8001faa:	79f8      	ldrb	r0, [r7, #7]
 8001fac:	f7ff fec6 	bl	8001d3c <OLED_ShowChar>
					x+=8;
 8001fb0:	79fb      	ldrb	r3, [r7, #7]
 8001fb2:	3308      	adds	r3, #8
 8001fb4:	71fb      	strb	r3, [r7, #7]
				if(x>120){x=0;y+=2;}
 8001fb6:	79fb      	ldrb	r3, [r7, #7]
 8001fb8:	2b78      	cmp	r3, #120	; 0x78
 8001fba:	d904      	bls.n	8001fc6 <OLED_ShowFlort+0x18e>
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	71fb      	strb	r3, [r7, #7]
 8001fc0:	79bb      	ldrb	r3, [r7, #6]
 8001fc2:	3302      	adds	r3, #2
 8001fc4:	71bb      	strb	r3, [r7, #6]
					j++;
 8001fc6:	7dfb      	ldrb	r3, [r7, #23]
 8001fc8:	3301      	adds	r3, #1
 8001fca:	75fb      	strb	r3, [r7, #23]
			while (chr[j]!='\0')
 8001fcc:	7dfb      	ldrb	r3, [r7, #23]
 8001fce:	f107 0218 	add.w	r2, r7, #24
 8001fd2:	4413      	add	r3, r2
 8001fd4:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d1de      	bne.n	8001f9a <OLED_ShowFlort+0x162>
}
 8001fdc:	bf00      	nop
 8001fde:	3718      	adds	r7, #24
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bdb0      	pop	{r4, r5, r7, pc}
 8001fe4:	41200000 	.word	0x41200000
 8001fe8:	08007cd8 	.word	0x08007cd8
 8001fec:	42c80000 	.word	0x42c80000
 8001ff0:	08007ce0 	.word	0x08007ce0

08001ff4 <OLED_ShowCHinese>:

void OLED_ShowCHinese(unsigned char x,unsigned char y,unsigned char no)
{      			    
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	71fb      	strb	r3, [r7, #7]
 8001ffe:	460b      	mov	r3, r1
 8002000:	71bb      	strb	r3, [r7, #6]
 8002002:	4613      	mov	r3, r2
 8002004:	717b      	strb	r3, [r7, #5]
	unsigned char t,adder=0;
 8002006:	2300      	movs	r3, #0
 8002008:	73bb      	strb	r3, [r7, #14]
	OLED_Set_Pos(x,y);	
 800200a:	79ba      	ldrb	r2, [r7, #6]
 800200c:	79fb      	ldrb	r3, [r7, #7]
 800200e:	4611      	mov	r1, r2
 8002010:	4618      	mov	r0, r3
 8002012:	f7ff fe41 	bl	8001c98 <OLED_Set_Pos>
    for(t=0;t<16;t++)
 8002016:	2300      	movs	r3, #0
 8002018:	73fb      	strb	r3, [r7, #15]
 800201a:	e011      	b.n	8002040 <OLED_ShowCHinese+0x4c>
		{
				OLED_WR_Byte(Hzk[2*no][t],OLED_DATA);
 800201c:	797b      	ldrb	r3, [r7, #5]
 800201e:	005a      	lsls	r2, r3, #1
 8002020:	7bfb      	ldrb	r3, [r7, #15]
 8002022:	491b      	ldr	r1, [pc, #108]	; (8002090 <OLED_ShowCHinese+0x9c>)
 8002024:	0152      	lsls	r2, r2, #5
 8002026:	440a      	add	r2, r1
 8002028:	4413      	add	r3, r2
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	2101      	movs	r1, #1
 800202e:	4618      	mov	r0, r3
 8002030:	f7ff fe18 	bl	8001c64 <OLED_WR_Byte>
				adder+=1;
 8002034:	7bbb      	ldrb	r3, [r7, #14]
 8002036:	3301      	adds	r3, #1
 8002038:	73bb      	strb	r3, [r7, #14]
    for(t=0;t<16;t++)
 800203a:	7bfb      	ldrb	r3, [r7, #15]
 800203c:	3301      	adds	r3, #1
 800203e:	73fb      	strb	r3, [r7, #15]
 8002040:	7bfb      	ldrb	r3, [r7, #15]
 8002042:	2b0f      	cmp	r3, #15
 8002044:	d9ea      	bls.n	800201c <OLED_ShowCHinese+0x28>
     }	
		OLED_Set_Pos(x,y+1);	
 8002046:	79bb      	ldrb	r3, [r7, #6]
 8002048:	3301      	adds	r3, #1
 800204a:	b2da      	uxtb	r2, r3
 800204c:	79fb      	ldrb	r3, [r7, #7]
 800204e:	4611      	mov	r1, r2
 8002050:	4618      	mov	r0, r3
 8002052:	f7ff fe21 	bl	8001c98 <OLED_Set_Pos>
    for(t=0;t<16;t++)
 8002056:	2300      	movs	r3, #0
 8002058:	73fb      	strb	r3, [r7, #15]
 800205a:	e012      	b.n	8002082 <OLED_ShowCHinese+0x8e>
			{	
				OLED_WR_Byte(Hzk[2*no+1][t],OLED_DATA);
 800205c:	797b      	ldrb	r3, [r7, #5]
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	1c5a      	adds	r2, r3, #1
 8002062:	7bfb      	ldrb	r3, [r7, #15]
 8002064:	490a      	ldr	r1, [pc, #40]	; (8002090 <OLED_ShowCHinese+0x9c>)
 8002066:	0152      	lsls	r2, r2, #5
 8002068:	440a      	add	r2, r1
 800206a:	4413      	add	r3, r2
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	2101      	movs	r1, #1
 8002070:	4618      	mov	r0, r3
 8002072:	f7ff fdf7 	bl	8001c64 <OLED_WR_Byte>
				adder+=1;
 8002076:	7bbb      	ldrb	r3, [r7, #14]
 8002078:	3301      	adds	r3, #1
 800207a:	73bb      	strb	r3, [r7, #14]
    for(t=0;t<16;t++)
 800207c:	7bfb      	ldrb	r3, [r7, #15]
 800207e:	3301      	adds	r3, #1
 8002080:	73fb      	strb	r3, [r7, #15]
 8002082:	7bfb      	ldrb	r3, [r7, #15]
 8002084:	2b0f      	cmp	r3, #15
 8002086:	d9e9      	bls.n	800205c <OLED_ShowCHinese+0x68>
      }					
}
 8002088:	bf00      	nop
 800208a:	3710      	adds	r7, #16
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	20000404 	.word	0x20000404

08002094 <OLED_DrawBMP>:
/***********BMP12864(x,y),x0127y07*****************/
void OLED_DrawBMP(unsigned char x0, unsigned char y0,unsigned char x1, unsigned char y1,unsigned char BMP[])
{ 	
 8002094:	b590      	push	{r4, r7, lr}
 8002096:	b085      	sub	sp, #20
 8002098:	af00      	add	r7, sp, #0
 800209a:	4604      	mov	r4, r0
 800209c:	4608      	mov	r0, r1
 800209e:	4611      	mov	r1, r2
 80020a0:	461a      	mov	r2, r3
 80020a2:	4623      	mov	r3, r4
 80020a4:	71fb      	strb	r3, [r7, #7]
 80020a6:	4603      	mov	r3, r0
 80020a8:	71bb      	strb	r3, [r7, #6]
 80020aa:	460b      	mov	r3, r1
 80020ac:	717b      	strb	r3, [r7, #5]
 80020ae:	4613      	mov	r3, r2
 80020b0:	713b      	strb	r3, [r7, #4]
 unsigned int j=0;
 80020b2:	2300      	movs	r3, #0
 80020b4:	60fb      	str	r3, [r7, #12]
 unsigned char x,y;
  
  if(y1%8==0) y=y1/8;      
 80020b6:	793b      	ldrb	r3, [r7, #4]
 80020b8:	f003 0307 	and.w	r3, r3, #7
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d103      	bne.n	80020ca <OLED_DrawBMP+0x36>
 80020c2:	793b      	ldrb	r3, [r7, #4]
 80020c4:	08db      	lsrs	r3, r3, #3
 80020c6:	72bb      	strb	r3, [r7, #10]
 80020c8:	e004      	b.n	80020d4 <OLED_DrawBMP+0x40>
  else y=y1/8+1;
 80020ca:	793b      	ldrb	r3, [r7, #4]
 80020cc:	08db      	lsrs	r3, r3, #3
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	3301      	adds	r3, #1
 80020d2:	72bb      	strb	r3, [r7, #10]
	for(y=y0;y<y1;y++)
 80020d4:	79bb      	ldrb	r3, [r7, #6]
 80020d6:	72bb      	strb	r3, [r7, #10]
 80020d8:	e01c      	b.n	8002114 <OLED_DrawBMP+0x80>
	{
		OLED_Set_Pos(x0,y);
 80020da:	7aba      	ldrb	r2, [r7, #10]
 80020dc:	79fb      	ldrb	r3, [r7, #7]
 80020de:	4611      	mov	r1, r2
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7ff fdd9 	bl	8001c98 <OLED_Set_Pos>
    for(x=x0;x<x1;x++)
 80020e6:	79fb      	ldrb	r3, [r7, #7]
 80020e8:	72fb      	strb	r3, [r7, #11]
 80020ea:	e00c      	b.n	8002106 <OLED_DrawBMP+0x72>
	    {      
	    	OLED_WR_Byte(BMP[j++],OLED_DATA);	    	
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	1c5a      	adds	r2, r3, #1
 80020f0:	60fa      	str	r2, [r7, #12]
 80020f2:	6a3a      	ldr	r2, [r7, #32]
 80020f4:	4413      	add	r3, r2
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	2101      	movs	r1, #1
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7ff fdb2 	bl	8001c64 <OLED_WR_Byte>
    for(x=x0;x<x1;x++)
 8002100:	7afb      	ldrb	r3, [r7, #11]
 8002102:	3301      	adds	r3, #1
 8002104:	72fb      	strb	r3, [r7, #11]
 8002106:	7afa      	ldrb	r2, [r7, #11]
 8002108:	797b      	ldrb	r3, [r7, #5]
 800210a:	429a      	cmp	r2, r3
 800210c:	d3ee      	bcc.n	80020ec <OLED_DrawBMP+0x58>
	for(y=y0;y<y1;y++)
 800210e:	7abb      	ldrb	r3, [r7, #10]
 8002110:	3301      	adds	r3, #1
 8002112:	72bb      	strb	r3, [r7, #10]
 8002114:	7aba      	ldrb	r2, [r7, #10]
 8002116:	793b      	ldrb	r3, [r7, #4]
 8002118:	429a      	cmp	r2, r3
 800211a:	d3de      	bcc.n	80020da <OLED_DrawBMP+0x46>
	    }
	}
} 
 800211c:	bf00      	nop
 800211e:	3714      	adds	r7, #20
 8002120:	46bd      	mov	sp, r7
 8002122:	bd90      	pop	{r4, r7, pc}

08002124 <OLED_Init>:

//SSD1306					    
void OLED_Init(void)
{ 	
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0

	HAL_Delay (100);					//
 8002128:	2064      	movs	r0, #100	; 0x64
 800212a:	f000 fa2f 	bl	800258c <HAL_Delay>
	OLED_WR_Byte(0xAE,OLED_CMD);//--display off
 800212e:	2100      	movs	r1, #0
 8002130:	20ae      	movs	r0, #174	; 0xae
 8002132:	f7ff fd97 	bl	8001c64 <OLED_WR_Byte>
	OLED_WR_Byte(0x00,OLED_CMD);//---set low column address
 8002136:	2100      	movs	r1, #0
 8002138:	2000      	movs	r0, #0
 800213a:	f7ff fd93 	bl	8001c64 <OLED_WR_Byte>
	OLED_WR_Byte(0x10,OLED_CMD);//---set high column address
 800213e:	2100      	movs	r1, #0
 8002140:	2010      	movs	r0, #16
 8002142:	f7ff fd8f 	bl	8001c64 <OLED_WR_Byte>
	OLED_WR_Byte(0x40,OLED_CMD);//--set start line address  
 8002146:	2100      	movs	r1, #0
 8002148:	2040      	movs	r0, #64	; 0x40
 800214a:	f7ff fd8b 	bl	8001c64 <OLED_WR_Byte>
	OLED_WR_Byte(0xB0,OLED_CMD);//--set page address
 800214e:	2100      	movs	r1, #0
 8002150:	20b0      	movs	r0, #176	; 0xb0
 8002152:	f7ff fd87 	bl	8001c64 <OLED_WR_Byte>
	OLED_WR_Byte(0x81,OLED_CMD); // contract control
 8002156:	2100      	movs	r1, #0
 8002158:	2081      	movs	r0, #129	; 0x81
 800215a:	f7ff fd83 	bl	8001c64 <OLED_WR_Byte>
	OLED_WR_Byte(0xFF,OLED_CMD);//--128   
 800215e:	2100      	movs	r1, #0
 8002160:	20ff      	movs	r0, #255	; 0xff
 8002162:	f7ff fd7f 	bl	8001c64 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD);//set segment remap 
 8002166:	2100      	movs	r1, #0
 8002168:	20a1      	movs	r0, #161	; 0xa1
 800216a:	f7ff fd7b 	bl	8001c64 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD);//--normal / reverse
 800216e:	2100      	movs	r1, #0
 8002170:	20a6      	movs	r0, #166	; 0xa6
 8002172:	f7ff fd77 	bl	8001c64 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD);//--set multiplex ratio(1 to 64)
 8002176:	2100      	movs	r1, #0
 8002178:	20a8      	movs	r0, #168	; 0xa8
 800217a:	f7ff fd73 	bl	8001c64 <OLED_WR_Byte>
	OLED_WR_Byte(0x3F,OLED_CMD);//--1/32 duty
 800217e:	2100      	movs	r1, #0
 8002180:	203f      	movs	r0, #63	; 0x3f
 8002182:	f7ff fd6f 	bl	8001c64 <OLED_WR_Byte>
	OLED_WR_Byte(0xC8,OLED_CMD);//Com scan direction
 8002186:	2100      	movs	r1, #0
 8002188:	20c8      	movs	r0, #200	; 0xc8
 800218a:	f7ff fd6b 	bl	8001c64 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);//-set display offset
 800218e:	2100      	movs	r1, #0
 8002190:	20d3      	movs	r0, #211	; 0xd3
 8002192:	f7ff fd67 	bl	8001c64 <OLED_WR_Byte>
	OLED_WR_Byte(0x00,OLED_CMD);//
 8002196:	2100      	movs	r1, #0
 8002198:	2000      	movs	r0, #0
 800219a:	f7ff fd63 	bl	8001c64 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD);//set osc division
 800219e:	2100      	movs	r1, #0
 80021a0:	20d5      	movs	r0, #213	; 0xd5
 80021a2:	f7ff fd5f 	bl	8001c64 <OLED_WR_Byte>
	OLED_WR_Byte(0x80,OLED_CMD);//
 80021a6:	2100      	movs	r1, #0
 80021a8:	2080      	movs	r0, #128	; 0x80
 80021aa:	f7ff fd5b 	bl	8001c64 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD8,OLED_CMD);//set area color mode off
 80021ae:	2100      	movs	r1, #0
 80021b0:	20d8      	movs	r0, #216	; 0xd8
 80021b2:	f7ff fd57 	bl	8001c64 <OLED_WR_Byte>
	OLED_WR_Byte(0x05,OLED_CMD);//
 80021b6:	2100      	movs	r1, #0
 80021b8:	2005      	movs	r0, #5
 80021ba:	f7ff fd53 	bl	8001c64 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD9,OLED_CMD);//Set Pre-Charge Period
 80021be:	2100      	movs	r1, #0
 80021c0:	20d9      	movs	r0, #217	; 0xd9
 80021c2:	f7ff fd4f 	bl	8001c64 <OLED_WR_Byte>
	OLED_WR_Byte(0xF1,OLED_CMD);//
 80021c6:	2100      	movs	r1, #0
 80021c8:	20f1      	movs	r0, #241	; 0xf1
 80021ca:	f7ff fd4b 	bl	8001c64 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xDA,OLED_CMD);//set com pin configuartion
 80021ce:	2100      	movs	r1, #0
 80021d0:	20da      	movs	r0, #218	; 0xda
 80021d2:	f7ff fd47 	bl	8001c64 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD);//
 80021d6:	2100      	movs	r1, #0
 80021d8:	2012      	movs	r0, #18
 80021da:	f7ff fd43 	bl	8001c64 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xDB,OLED_CMD);//set Vcomh
 80021de:	2100      	movs	r1, #0
 80021e0:	20db      	movs	r0, #219	; 0xdb
 80021e2:	f7ff fd3f 	bl	8001c64 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);//
 80021e6:	2100      	movs	r1, #0
 80021e8:	2030      	movs	r0, #48	; 0x30
 80021ea:	f7ff fd3b 	bl	8001c64 <OLED_WR_Byte>
	
	OLED_WR_Byte(0x8D,OLED_CMD);//set charge pump enable
 80021ee:	2100      	movs	r1, #0
 80021f0:	208d      	movs	r0, #141	; 0x8d
 80021f2:	f7ff fd37 	bl	8001c64 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD);//
 80021f6:	2100      	movs	r1, #0
 80021f8:	2014      	movs	r0, #20
 80021fa:	f7ff fd33 	bl	8001c64 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xAF,OLED_CMD);//--turn on oled panel
 80021fe:	2100      	movs	r1, #0
 8002200:	20af      	movs	r0, #175	; 0xaf
 8002202:	f7ff fd2f 	bl	8001c64 <OLED_WR_Byte>


	OLED_Clear();
 8002206:	f7ff fd6c 	bl	8001ce2 <OLED_Clear>
}  
 800220a:	bf00      	nop
 800220c:	bd80      	pop	{r7, pc}
	...

08002210 <Server_Init>:
uint8_t Rx_Line_Flag = 0;
uint8_t Wifi_Get_Command_Flag = 0;



void Server_Init(void) {
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 8002214:	2032      	movs	r0, #50	; 0x32
 8002216:	f000 f9b9 	bl	800258c <HAL_Delay>
	printf("AT+RST\r\n");
 800221a:	4810      	ldr	r0, [pc, #64]	; (800225c <Server_Init+0x4c>)
 800221c:	f003 fcc4 	bl	8005ba8 <puts>
	HAL_Delay(300);
 8002220:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002224:	f000 f9b2 	bl	800258c <HAL_Delay>
	printf("AT+CWMODE=2\r\n");
 8002228:	480d      	ldr	r0, [pc, #52]	; (8002260 <Server_Init+0x50>)
 800222a:	f003 fcbd 	bl	8005ba8 <puts>
	HAL_Delay(100);
 800222e:	2064      	movs	r0, #100	; 0x64
 8002230:	f000 f9ac 	bl	800258c <HAL_Delay>
	printf("AT+CIPMUX=1\r\n");
 8002234:	480b      	ldr	r0, [pc, #44]	; (8002264 <Server_Init+0x54>)
 8002236:	f003 fcb7 	bl	8005ba8 <puts>
	HAL_Delay(100);
 800223a:	2064      	movs	r0, #100	; 0x64
 800223c:	f000 f9a6 	bl	800258c <HAL_Delay>
	printf("AT+CIPSERVER=1,8080\r\n");
 8002240:	4809      	ldr	r0, [pc, #36]	; (8002268 <Server_Init+0x58>)
 8002242:	f003 fcb1 	bl	8005ba8 <puts>
	HAL_Delay(100);
 8002246:	2064      	movs	r0, #100	; 0x64
 8002248:	f000 f9a0 	bl	800258c <HAL_Delay>
	printf("AT+CIPSTO=0\r\n");
 800224c:	4807      	ldr	r0, [pc, #28]	; (800226c <Server_Init+0x5c>)
 800224e:	f003 fcab 	bl	8005ba8 <puts>
	HAL_Delay(100);
 8002252:	2064      	movs	r0, #100	; 0x64
 8002254:	f000 f99a 	bl	800258c <HAL_Delay>
}
 8002258:	bf00      	nop
 800225a:	bd80      	pop	{r7, pc}
 800225c:	08007ce8 	.word	0x08007ce8
 8002260:	08007cf0 	.word	0x08007cf0
 8002264:	08007d00 	.word	0x08007d00
 8002268:	08007d10 	.word	0x08007d10
 800226c:	08007d28 	.word	0x08007d28

08002270 <Server_SentTo_Client>:

void Server_SentTo_Client(uint8_t *Str) {
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
	HAL_Delay(50);
 8002278:	2032      	movs	r0, #50	; 0x32
 800227a:	f000 f987 	bl	800258c <HAL_Delay>
	printf("AT+CIPSEND=0,%d\r\n", Strlen(Str) + 2);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 f818 	bl	80022b4 <Strlen>
 8002284:	4603      	mov	r3, r0
 8002286:	3302      	adds	r3, #2
 8002288:	4619      	mov	r1, r3
 800228a:	4808      	ldr	r0, [pc, #32]	; (80022ac <Server_SentTo_Client+0x3c>)
 800228c:	f003 fc18 	bl	8005ac0 <iprintf>
	HAL_Delay(50);
 8002290:	2032      	movs	r0, #50	; 0x32
 8002292:	f000 f97b 	bl	800258c <HAL_Delay>
	printf("%s\r\n", Str);
 8002296:	6879      	ldr	r1, [r7, #4]
 8002298:	4805      	ldr	r0, [pc, #20]	; (80022b0 <Server_SentTo_Client+0x40>)
 800229a:	f003 fc11 	bl	8005ac0 <iprintf>
	HAL_Delay(50);
 800229e:	2032      	movs	r0, #50	; 0x32
 80022a0:	f000 f974 	bl	800258c <HAL_Delay>
}
 80022a4:	bf00      	nop
 80022a6:	3708      	adds	r7, #8
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	08007d38 	.word	0x08007d38
 80022b0:	08007d4c 	.word	0x08007d4c

080022b4 <Strlen>:

 uint8_t Strlen(uint8_t *s) {
 80022b4:	b480      	push	{r7}
 80022b6:	b085      	sub	sp, #20
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
	 for(uint8_t i = 0; i < 256; i++) {
 80022bc:	2300      	movs	r3, #0
 80022be:	73fb      	strb	r3, [r7, #15]
		 if(s[i] == '\0') {
 80022c0:	7bfb      	ldrb	r3, [r7, #15]
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	4413      	add	r3, r2
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d101      	bne.n	80022d0 <Strlen+0x1c>
			 return i;
 80022cc:	7bfb      	ldrb	r3, [r7, #15]
 80022ce:	e003      	b.n	80022d8 <Strlen+0x24>
	 for(uint8_t i = 0; i < 256; i++) {
 80022d0:	7bfb      	ldrb	r3, [r7, #15]
 80022d2:	3301      	adds	r3, #1
 80022d4:	73fb      	strb	r3, [r7, #15]
		 if(s[i] == '\0') {
 80022d6:	e7f3      	b.n	80022c0 <Strlen+0xc>
		 }
	 }
 }
 80022d8:	4618      	mov	r0, r3
 80022da:	3714      	adds	r7, #20
 80022dc:	46bd      	mov	sp, r7
 80022de:	bc80      	pop	{r7}
 80022e0:	4770      	bx	lr

080022e2 <Strcpy>:
 void Strcpy(uint8_t *s1, uint8_t *s2) {
 80022e2:	b480      	push	{r7}
 80022e4:	b085      	sub	sp, #20
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
 80022ea:	6039      	str	r1, [r7, #0]
	 uint8_t i;
	 for(i = 0; s2[i] != '\0'; i++) {
 80022ec:	2300      	movs	r3, #0
 80022ee:	73fb      	strb	r3, [r7, #15]
 80022f0:	e00a      	b.n	8002308 <Strcpy+0x26>
		 s1[i] = s2[i];
 80022f2:	7bfb      	ldrb	r3, [r7, #15]
 80022f4:	683a      	ldr	r2, [r7, #0]
 80022f6:	441a      	add	r2, r3
 80022f8:	7bfb      	ldrb	r3, [r7, #15]
 80022fa:	6879      	ldr	r1, [r7, #4]
 80022fc:	440b      	add	r3, r1
 80022fe:	7812      	ldrb	r2, [r2, #0]
 8002300:	701a      	strb	r2, [r3, #0]
	 for(i = 0; s2[i] != '\0'; i++) {
 8002302:	7bfb      	ldrb	r3, [r7, #15]
 8002304:	3301      	adds	r3, #1
 8002306:	73fb      	strb	r3, [r7, #15]
 8002308:	7bfb      	ldrb	r3, [r7, #15]
 800230a:	683a      	ldr	r2, [r7, #0]
 800230c:	4413      	add	r3, r2
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d1ee      	bne.n	80022f2 <Strcpy+0x10>
	 }
	 s1[i] = '\0';
 8002314:	7bfb      	ldrb	r3, [r7, #15]
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	4413      	add	r3, r2
 800231a:	2200      	movs	r2, #0
 800231c:	701a      	strb	r2, [r3, #0]
 }
 800231e:	bf00      	nop
 8002320:	3714      	adds	r7, #20
 8002322:	46bd      	mov	sp, r7
 8002324:	bc80      	pop	{r7}
 8002326:	4770      	bx	lr

08002328 <Strcmp>:
uint8_t Strcmp(uint8_t *s1, uint8_t *s2) {
 8002328:	b480      	push	{r7}
 800232a:	b085      	sub	sp, #20
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	6039      	str	r1, [r7, #0]
	uint8_t i;
		 for(i = 0; s2[i] != '\0'; i++) {
 8002332:	2300      	movs	r3, #0
 8002334:	73fb      	strb	r3, [r7, #15]
 8002336:	e00e      	b.n	8002356 <Strcmp+0x2e>
			 if(s1[i] != s2[i]) {
 8002338:	7bfb      	ldrb	r3, [r7, #15]
 800233a:	687a      	ldr	r2, [r7, #4]
 800233c:	4413      	add	r3, r2
 800233e:	781a      	ldrb	r2, [r3, #0]
 8002340:	7bfb      	ldrb	r3, [r7, #15]
 8002342:	6839      	ldr	r1, [r7, #0]
 8002344:	440b      	add	r3, r1
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	429a      	cmp	r2, r3
 800234a:	d001      	beq.n	8002350 <Strcmp+0x28>
				 return 0;
 800234c:	2300      	movs	r3, #0
 800234e:	e011      	b.n	8002374 <Strcmp+0x4c>
		 for(i = 0; s2[i] != '\0'; i++) {
 8002350:	7bfb      	ldrb	r3, [r7, #15]
 8002352:	3301      	adds	r3, #1
 8002354:	73fb      	strb	r3, [r7, #15]
 8002356:	7bfb      	ldrb	r3, [r7, #15]
 8002358:	683a      	ldr	r2, [r7, #0]
 800235a:	4413      	add	r3, r2
 800235c:	781b      	ldrb	r3, [r3, #0]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d1ea      	bne.n	8002338 <Strcmp+0x10>
			 }
		 }
		 if(s1[i] == '\0') {
 8002362:	7bfb      	ldrb	r3, [r7, #15]
 8002364:	687a      	ldr	r2, [r7, #4]
 8002366:	4413      	add	r3, r2
 8002368:	781b      	ldrb	r3, [r3, #0]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d101      	bne.n	8002372 <Strcmp+0x4a>
			 return 1;
 800236e:	2301      	movs	r3, #1
 8002370:	e000      	b.n	8002374 <Strcmp+0x4c>
		 }
		 return 0;
 8002372:	2300      	movs	r3, #0
}
 8002374:	4618      	mov	r0, r3
 8002376:	3714      	adds	r7, #20
 8002378:	46bd      	mov	sp, r7
 800237a:	bc80      	pop	{r7}
 800237c:	4770      	bx	lr
	...

08002380 <HAL_UART_RxCpltCallback>:

//UART
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
	if(huart->Instance == huart1.Instance) {
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	4b1e      	ldr	r3, [pc, #120]	; (8002408 <HAL_UART_RxCpltCallback+0x88>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	429a      	cmp	r2, r3
 8002392:	d134      	bne.n	80023fe <HAL_UART_RxCpltCallback+0x7e>
		if(Rx_Line_Flag == 0) {
 8002394:	4b1d      	ldr	r3, [pc, #116]	; (800240c <HAL_UART_RxCpltCallback+0x8c>)
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d12b      	bne.n	80023f4 <HAL_UART_RxCpltCallback+0x74>
			if(Uart1_Rx_Char == '\n') {
 800239c:	4b1c      	ldr	r3, [pc, #112]	; (8002410 <HAL_UART_RxCpltCallback+0x90>)
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	2b0a      	cmp	r3, #10
 80023a2:	d11a      	bne.n	80023da <HAL_UART_RxCpltCallback+0x5a>
				Uart1_Rx_Buffer[Rx_Buffer_Size] = '\0';
 80023a4:	4b1b      	ldr	r3, [pc, #108]	; (8002414 <HAL_UART_RxCpltCallback+0x94>)
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	461a      	mov	r2, r3
 80023aa:	4b1b      	ldr	r3, [pc, #108]	; (8002418 <HAL_UART_RxCpltCallback+0x98>)
 80023ac:	2100      	movs	r1, #0
 80023ae:	5499      	strb	r1, [r3, r2]
				//if(Rx_Buffer_Size >= 5) {
					Rx_Line_Flag = 1;
 80023b0:	4b16      	ldr	r3, [pc, #88]	; (800240c <HAL_UART_RxCpltCallback+0x8c>)
 80023b2:	2201      	movs	r2, #1
 80023b4:	701a      	strb	r2, [r3, #0]

					if(Rx_Buffer_Size == 1) {
 80023b6:	4b17      	ldr	r3, [pc, #92]	; (8002414 <HAL_UART_RxCpltCallback+0x94>)
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d102      	bne.n	80023c4 <HAL_UART_RxCpltCallback+0x44>
						Rx_Line_Flag = 0;
 80023be:	4b13      	ldr	r3, [pc, #76]	; (800240c <HAL_UART_RxCpltCallback+0x8c>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	701a      	strb	r2, [r3, #0]
					}

				//}
				if(Rx_Buffer_Size == 0){
 80023c4:	4b13      	ldr	r3, [pc, #76]	; (8002414 <HAL_UART_RxCpltCallback+0x94>)
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d102      	bne.n	80023d2 <HAL_UART_RxCpltCallback+0x52>
					Rx_Line_Flag = 0;
 80023cc:	4b0f      	ldr	r3, [pc, #60]	; (800240c <HAL_UART_RxCpltCallback+0x8c>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	701a      	strb	r2, [r3, #0]
				}
				Rx_Buffer_Size = 0;
 80023d2:	4b10      	ldr	r3, [pc, #64]	; (8002414 <HAL_UART_RxCpltCallback+0x94>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	701a      	strb	r2, [r3, #0]
 80023d8:	e00c      	b.n	80023f4 <HAL_UART_RxCpltCallback+0x74>
			}else {
				Uart1_Rx_Buffer[Rx_Buffer_Size] = Uart1_Rx_Char;
 80023da:	4b0e      	ldr	r3, [pc, #56]	; (8002414 <HAL_UART_RxCpltCallback+0x94>)
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	461a      	mov	r2, r3
 80023e0:	4b0b      	ldr	r3, [pc, #44]	; (8002410 <HAL_UART_RxCpltCallback+0x90>)
 80023e2:	7819      	ldrb	r1, [r3, #0]
 80023e4:	4b0c      	ldr	r3, [pc, #48]	; (8002418 <HAL_UART_RxCpltCallback+0x98>)
 80023e6:	5499      	strb	r1, [r3, r2]
				Rx_Buffer_Size++;
 80023e8:	4b0a      	ldr	r3, [pc, #40]	; (8002414 <HAL_UART_RxCpltCallback+0x94>)
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	3301      	adds	r3, #1
 80023ee:	b2da      	uxtb	r2, r3
 80023f0:	4b08      	ldr	r3, [pc, #32]	; (8002414 <HAL_UART_RxCpltCallback+0x94>)
 80023f2:	701a      	strb	r2, [r3, #0]
			}
		}
		HAL_UART_Receive_IT(&huart1,&Uart1_Rx_Char,1);
 80023f4:	2201      	movs	r2, #1
 80023f6:	4906      	ldr	r1, [pc, #24]	; (8002410 <HAL_UART_RxCpltCallback+0x90>)
 80023f8:	4803      	ldr	r0, [pc, #12]	; (8002408 <HAL_UART_RxCpltCallback+0x88>)
 80023fa:	f002 fb38 	bl	8004a6e <HAL_UART_Receive_IT>
	}
}
 80023fe:	bf00      	nop
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	20000db0 	.word	0x20000db0
 800240c:	20000d11 	.word	0x20000d11
 8002410:	20000e34 	.word	0x20000e34
 8002414:	20000d10 	.word	0x20000d10
 8002418:	20000c48 	.word	0x20000c48

0800241c <Tcp_DataAccept>:

void Tcp_DataAccept(void) {
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0

	if(Wifi_Get_Command_Flag == 1) {
 8002422:	4b24      	ldr	r3, [pc, #144]	; (80024b4 <Tcp_DataAccept+0x98>)
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	2b01      	cmp	r3, #1
 8002428:	d104      	bne.n	8002434 <Tcp_DataAccept+0x18>
			Tcp_DataDeal();
 800242a:	f7fe ffa5 	bl	8001378 <Tcp_DataDeal>
			Wifi_Get_Command_Flag = 0;
 800242e:	4b21      	ldr	r3, [pc, #132]	; (80024b4 <Tcp_DataAccept+0x98>)
 8002430:	2200      	movs	r2, #0
 8002432:	701a      	strb	r2, [r3, #0]
		  }
		  if(Rx_Line_Flag == 1) {
 8002434:	4b20      	ldr	r3, [pc, #128]	; (80024b8 <Tcp_DataAccept+0x9c>)
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	2b01      	cmp	r3, #1
 800243a:	d137      	bne.n	80024ac <Tcp_DataAccept+0x90>
			  if(Wifi_Get_Command_Flag == 0) {
 800243c:	4b1d      	ldr	r3, [pc, #116]	; (80024b4 <Tcp_DataAccept+0x98>)
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d130      	bne.n	80024a6 <Tcp_DataAccept+0x8a>
				  //Server_SentTo_Client(Uart1_Rx_Buffer);
				  Wifi_Command_Buffer[0] = Uart1_Rx_Buffer[0];
 8002444:	4b1d      	ldr	r3, [pc, #116]	; (80024bc <Tcp_DataAccept+0xa0>)
 8002446:	781a      	ldrb	r2, [r3, #0]
 8002448:	4b1d      	ldr	r3, [pc, #116]	; (80024c0 <Tcp_DataAccept+0xa4>)
 800244a:	701a      	strb	r2, [r3, #0]
		  		  Wifi_Command_Buffer[1] = Uart1_Rx_Buffer[1];
 800244c:	4b1b      	ldr	r3, [pc, #108]	; (80024bc <Tcp_DataAccept+0xa0>)
 800244e:	785a      	ldrb	r2, [r3, #1]
 8002450:	4b1b      	ldr	r3, [pc, #108]	; (80024c0 <Tcp_DataAccept+0xa4>)
 8002452:	705a      	strb	r2, [r3, #1]
		  		  Wifi_Command_Buffer[2] = Uart1_Rx_Buffer[2];
 8002454:	4b19      	ldr	r3, [pc, #100]	; (80024bc <Tcp_DataAccept+0xa0>)
 8002456:	789a      	ldrb	r2, [r3, #2]
 8002458:	4b19      	ldr	r3, [pc, #100]	; (80024c0 <Tcp_DataAccept+0xa4>)
 800245a:	709a      	strb	r2, [r3, #2]
		  		  Wifi_Command_Buffer[3] = Uart1_Rx_Buffer[3];
 800245c:	4b17      	ldr	r3, [pc, #92]	; (80024bc <Tcp_DataAccept+0xa0>)
 800245e:	78da      	ldrb	r2, [r3, #3]
 8002460:	4b17      	ldr	r3, [pc, #92]	; (80024c0 <Tcp_DataAccept+0xa4>)
 8002462:	70da      	strb	r2, [r3, #3]
		  		  Wifi_Command_Buffer[4] = '\0';
 8002464:	4b16      	ldr	r3, [pc, #88]	; (80024c0 <Tcp_DataAccept+0xa4>)
 8002466:	2200      	movs	r2, #0
 8002468:	711a      	strb	r2, [r3, #4]
		  		  if(Strcmp(Wifi_Command_Buffer, "+IPD") == 1) {
 800246a:	4916      	ldr	r1, [pc, #88]	; (80024c4 <Tcp_DataAccept+0xa8>)
 800246c:	4814      	ldr	r0, [pc, #80]	; (80024c0 <Tcp_DataAccept+0xa4>)
 800246e:	f7ff ff5b 	bl	8002328 <Strcmp>
 8002472:	4603      	mov	r3, r0
 8002474:	2b01      	cmp	r3, #1
 8002476:	d116      	bne.n	80024a6 <Tcp_DataAccept+0x8a>
		  			  //Strcpy(Wifi_Command_Buffer, Uart1_Rx_Buffer);
		  			  Wifi_Get_Command_Flag = 1;
 8002478:	4b0e      	ldr	r3, [pc, #56]	; (80024b4 <Tcp_DataAccept+0x98>)
 800247a:	2201      	movs	r2, #1
 800247c:	701a      	strb	r2, [r3, #0]
		  			  for(uint8_t i = 0; ; i++) {
 800247e:	2300      	movs	r3, #0
 8002480:	71fb      	strb	r3, [r7, #7]
		  				  if(Uart1_Rx_Buffer[i] == ':') {
 8002482:	79fb      	ldrb	r3, [r7, #7]
 8002484:	4a0d      	ldr	r2, [pc, #52]	; (80024bc <Tcp_DataAccept+0xa0>)
 8002486:	5cd3      	ldrb	r3, [r2, r3]
 8002488:	2b3a      	cmp	r3, #58	; 0x3a
 800248a:	d108      	bne.n	800249e <Tcp_DataAccept+0x82>
		  					  Strcpy(Wifi_Command_Buffer, Uart1_Rx_Buffer + i + 1);
 800248c:	79fb      	ldrb	r3, [r7, #7]
 800248e:	3301      	adds	r3, #1
 8002490:	4a0a      	ldr	r2, [pc, #40]	; (80024bc <Tcp_DataAccept+0xa0>)
 8002492:	4413      	add	r3, r2
 8002494:	4619      	mov	r1, r3
 8002496:	480a      	ldr	r0, [pc, #40]	; (80024c0 <Tcp_DataAccept+0xa4>)
 8002498:	f7ff ff23 	bl	80022e2 <Strcpy>
		  					  break;
 800249c:	e003      	b.n	80024a6 <Tcp_DataAccept+0x8a>
		  			  for(uint8_t i = 0; ; i++) {
 800249e:	79fb      	ldrb	r3, [r7, #7]
 80024a0:	3301      	adds	r3, #1
 80024a2:	71fb      	strb	r3, [r7, #7]
		  				  if(Uart1_Rx_Buffer[i] == ':') {
 80024a4:	e7ed      	b.n	8002482 <Tcp_DataAccept+0x66>
		  				  }
		  			  }
		  		  }
			  }
			  Rx_Line_Flag = 0;
 80024a6:	4b04      	ldr	r3, [pc, #16]	; (80024b8 <Tcp_DataAccept+0x9c>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	701a      	strb	r2, [r3, #0]
		  }
}
 80024ac:	bf00      	nop
 80024ae:	3708      	adds	r7, #8
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	20000d12 	.word	0x20000d12
 80024b8:	20000d11 	.word	0x20000d11
 80024bc:	20000c48 	.word	0x20000c48
 80024c0:	20000cac 	.word	0x20000cac
 80024c4:	08007d54 	.word	0x08007d54

080024c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024cc:	4b08      	ldr	r3, [pc, #32]	; (80024f0 <HAL_Init+0x28>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a07      	ldr	r2, [pc, #28]	; (80024f0 <HAL_Init+0x28>)
 80024d2:	f043 0310 	orr.w	r3, r3, #16
 80024d6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024d8:	2003      	movs	r0, #3
 80024da:	f000 f945 	bl	8002768 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024de:	2000      	movs	r0, #0
 80024e0:	f000 f808 	bl	80024f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024e4:	f7fe ff82 	bl	80013ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024e8:	2300      	movs	r3, #0
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	40022000 	.word	0x40022000

080024f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024fc:	4b12      	ldr	r3, [pc, #72]	; (8002548 <HAL_InitTick+0x54>)
 80024fe:	681a      	ldr	r2, [r3, #0]
 8002500:	4b12      	ldr	r3, [pc, #72]	; (800254c <HAL_InitTick+0x58>)
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	4619      	mov	r1, r3
 8002506:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800250a:	fbb3 f3f1 	udiv	r3, r3, r1
 800250e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002512:	4618      	mov	r0, r3
 8002514:	f000 f95d 	bl	80027d2 <HAL_SYSTICK_Config>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d001      	beq.n	8002522 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	e00e      	b.n	8002540 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2b0f      	cmp	r3, #15
 8002526:	d80a      	bhi.n	800253e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002528:	2200      	movs	r2, #0
 800252a:	6879      	ldr	r1, [r7, #4]
 800252c:	f04f 30ff 	mov.w	r0, #4294967295
 8002530:	f000 f925 	bl	800277e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002534:	4a06      	ldr	r2, [pc, #24]	; (8002550 <HAL_InitTick+0x5c>)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800253a:	2300      	movs	r3, #0
 800253c:	e000      	b.n	8002540 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
}
 8002540:	4618      	mov	r0, r3
 8002542:	3708      	adds	r7, #8
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	20000400 	.word	0x20000400
 800254c:	20000a48 	.word	0x20000a48
 8002550:	20000a44 	.word	0x20000a44

08002554 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002554:	b480      	push	{r7}
 8002556:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002558:	4b05      	ldr	r3, [pc, #20]	; (8002570 <HAL_IncTick+0x1c>)
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	461a      	mov	r2, r3
 800255e:	4b05      	ldr	r3, [pc, #20]	; (8002574 <HAL_IncTick+0x20>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4413      	add	r3, r2
 8002564:	4a03      	ldr	r2, [pc, #12]	; (8002574 <HAL_IncTick+0x20>)
 8002566:	6013      	str	r3, [r2, #0]
}
 8002568:	bf00      	nop
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr
 8002570:	20000a48 	.word	0x20000a48
 8002574:	20000e38 	.word	0x20000e38

08002578 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  return uwTick;
 800257c:	4b02      	ldr	r3, [pc, #8]	; (8002588 <HAL_GetTick+0x10>)
 800257e:	681b      	ldr	r3, [r3, #0]
}
 8002580:	4618      	mov	r0, r3
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr
 8002588:	20000e38 	.word	0x20000e38

0800258c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002594:	f7ff fff0 	bl	8002578 <HAL_GetTick>
 8002598:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025a4:	d005      	beq.n	80025b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025a6:	4b09      	ldr	r3, [pc, #36]	; (80025cc <HAL_Delay+0x40>)
 80025a8:	781b      	ldrb	r3, [r3, #0]
 80025aa:	461a      	mov	r2, r3
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	4413      	add	r3, r2
 80025b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025b2:	bf00      	nop
 80025b4:	f7ff ffe0 	bl	8002578 <HAL_GetTick>
 80025b8:	4602      	mov	r2, r0
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	68fa      	ldr	r2, [r7, #12]
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d8f7      	bhi.n	80025b4 <HAL_Delay+0x28>
  {
  }
}
 80025c4:	bf00      	nop
 80025c6:	3710      	adds	r7, #16
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	20000a48 	.word	0x20000a48

080025d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b085      	sub	sp, #20
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f003 0307 	and.w	r3, r3, #7
 80025de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025e0:	4b0c      	ldr	r3, [pc, #48]	; (8002614 <__NVIC_SetPriorityGrouping+0x44>)
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025e6:	68ba      	ldr	r2, [r7, #8]
 80025e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025ec:	4013      	ands	r3, r2
 80025ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002600:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002602:	4a04      	ldr	r2, [pc, #16]	; (8002614 <__NVIC_SetPriorityGrouping+0x44>)
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	60d3      	str	r3, [r2, #12]
}
 8002608:	bf00      	nop
 800260a:	3714      	adds	r7, #20
 800260c:	46bd      	mov	sp, r7
 800260e:	bc80      	pop	{r7}
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	e000ed00 	.word	0xe000ed00

08002618 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800261c:	4b04      	ldr	r3, [pc, #16]	; (8002630 <__NVIC_GetPriorityGrouping+0x18>)
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	0a1b      	lsrs	r3, r3, #8
 8002622:	f003 0307 	and.w	r3, r3, #7
}
 8002626:	4618      	mov	r0, r3
 8002628:	46bd      	mov	sp, r7
 800262a:	bc80      	pop	{r7}
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	e000ed00 	.word	0xe000ed00

08002634 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	4603      	mov	r3, r0
 800263c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800263e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002642:	2b00      	cmp	r3, #0
 8002644:	db0b      	blt.n	800265e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002646:	79fb      	ldrb	r3, [r7, #7]
 8002648:	f003 021f 	and.w	r2, r3, #31
 800264c:	4906      	ldr	r1, [pc, #24]	; (8002668 <__NVIC_EnableIRQ+0x34>)
 800264e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002652:	095b      	lsrs	r3, r3, #5
 8002654:	2001      	movs	r0, #1
 8002656:	fa00 f202 	lsl.w	r2, r0, r2
 800265a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800265e:	bf00      	nop
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	bc80      	pop	{r7}
 8002666:	4770      	bx	lr
 8002668:	e000e100 	.word	0xe000e100

0800266c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	4603      	mov	r3, r0
 8002674:	6039      	str	r1, [r7, #0]
 8002676:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800267c:	2b00      	cmp	r3, #0
 800267e:	db0a      	blt.n	8002696 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	b2da      	uxtb	r2, r3
 8002684:	490c      	ldr	r1, [pc, #48]	; (80026b8 <__NVIC_SetPriority+0x4c>)
 8002686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268a:	0112      	lsls	r2, r2, #4
 800268c:	b2d2      	uxtb	r2, r2
 800268e:	440b      	add	r3, r1
 8002690:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002694:	e00a      	b.n	80026ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	b2da      	uxtb	r2, r3
 800269a:	4908      	ldr	r1, [pc, #32]	; (80026bc <__NVIC_SetPriority+0x50>)
 800269c:	79fb      	ldrb	r3, [r7, #7]
 800269e:	f003 030f 	and.w	r3, r3, #15
 80026a2:	3b04      	subs	r3, #4
 80026a4:	0112      	lsls	r2, r2, #4
 80026a6:	b2d2      	uxtb	r2, r2
 80026a8:	440b      	add	r3, r1
 80026aa:	761a      	strb	r2, [r3, #24]
}
 80026ac:	bf00      	nop
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bc80      	pop	{r7}
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	e000e100 	.word	0xe000e100
 80026bc:	e000ed00 	.word	0xe000ed00

080026c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b089      	sub	sp, #36	; 0x24
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	60b9      	str	r1, [r7, #8]
 80026ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	f003 0307 	and.w	r3, r3, #7
 80026d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	f1c3 0307 	rsb	r3, r3, #7
 80026da:	2b04      	cmp	r3, #4
 80026dc:	bf28      	it	cs
 80026de:	2304      	movcs	r3, #4
 80026e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	3304      	adds	r3, #4
 80026e6:	2b06      	cmp	r3, #6
 80026e8:	d902      	bls.n	80026f0 <NVIC_EncodePriority+0x30>
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	3b03      	subs	r3, #3
 80026ee:	e000      	b.n	80026f2 <NVIC_EncodePriority+0x32>
 80026f0:	2300      	movs	r3, #0
 80026f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f4:	f04f 32ff 	mov.w	r2, #4294967295
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	fa02 f303 	lsl.w	r3, r2, r3
 80026fe:	43da      	mvns	r2, r3
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	401a      	ands	r2, r3
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002708:	f04f 31ff 	mov.w	r1, #4294967295
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	fa01 f303 	lsl.w	r3, r1, r3
 8002712:	43d9      	mvns	r1, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002718:	4313      	orrs	r3, r2
         );
}
 800271a:	4618      	mov	r0, r3
 800271c:	3724      	adds	r7, #36	; 0x24
 800271e:	46bd      	mov	sp, r7
 8002720:	bc80      	pop	{r7}
 8002722:	4770      	bx	lr

08002724 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	3b01      	subs	r3, #1
 8002730:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002734:	d301      	bcc.n	800273a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002736:	2301      	movs	r3, #1
 8002738:	e00f      	b.n	800275a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800273a:	4a0a      	ldr	r2, [pc, #40]	; (8002764 <SysTick_Config+0x40>)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3b01      	subs	r3, #1
 8002740:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002742:	210f      	movs	r1, #15
 8002744:	f04f 30ff 	mov.w	r0, #4294967295
 8002748:	f7ff ff90 	bl	800266c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800274c:	4b05      	ldr	r3, [pc, #20]	; (8002764 <SysTick_Config+0x40>)
 800274e:	2200      	movs	r2, #0
 8002750:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002752:	4b04      	ldr	r3, [pc, #16]	; (8002764 <SysTick_Config+0x40>)
 8002754:	2207      	movs	r2, #7
 8002756:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002758:	2300      	movs	r3, #0
}
 800275a:	4618      	mov	r0, r3
 800275c:	3708      	adds	r7, #8
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	e000e010 	.word	0xe000e010

08002768 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	f7ff ff2d 	bl	80025d0 <__NVIC_SetPriorityGrouping>
}
 8002776:	bf00      	nop
 8002778:	3708      	adds	r7, #8
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}

0800277e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800277e:	b580      	push	{r7, lr}
 8002780:	b086      	sub	sp, #24
 8002782:	af00      	add	r7, sp, #0
 8002784:	4603      	mov	r3, r0
 8002786:	60b9      	str	r1, [r7, #8]
 8002788:	607a      	str	r2, [r7, #4]
 800278a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800278c:	2300      	movs	r3, #0
 800278e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002790:	f7ff ff42 	bl	8002618 <__NVIC_GetPriorityGrouping>
 8002794:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	68b9      	ldr	r1, [r7, #8]
 800279a:	6978      	ldr	r0, [r7, #20]
 800279c:	f7ff ff90 	bl	80026c0 <NVIC_EncodePriority>
 80027a0:	4602      	mov	r2, r0
 80027a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027a6:	4611      	mov	r1, r2
 80027a8:	4618      	mov	r0, r3
 80027aa:	f7ff ff5f 	bl	800266c <__NVIC_SetPriority>
}
 80027ae:	bf00      	nop
 80027b0:	3718      	adds	r7, #24
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}

080027b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b082      	sub	sp, #8
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	4603      	mov	r3, r0
 80027be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7ff ff35 	bl	8002634 <__NVIC_EnableIRQ>
}
 80027ca:	bf00      	nop
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}

080027d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027d2:	b580      	push	{r7, lr}
 80027d4:	b082      	sub	sp, #8
 80027d6:	af00      	add	r7, sp, #0
 80027d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f7ff ffa2 	bl	8002724 <SysTick_Config>
 80027e0:	4603      	mov	r3, r0
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3708      	adds	r7, #8
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
	...

080027ec <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027f4:	2300      	movs	r3, #0
 80027f6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d005      	beq.n	800280e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2204      	movs	r2, #4
 8002806:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	73fb      	strb	r3, [r7, #15]
 800280c:	e051      	b.n	80028b2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f022 020e 	bic.w	r2, r2, #14
 800281c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f022 0201 	bic.w	r2, r2, #1
 800282c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a22      	ldr	r2, [pc, #136]	; (80028bc <HAL_DMA_Abort_IT+0xd0>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d029      	beq.n	800288c <HAL_DMA_Abort_IT+0xa0>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a20      	ldr	r2, [pc, #128]	; (80028c0 <HAL_DMA_Abort_IT+0xd4>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d022      	beq.n	8002888 <HAL_DMA_Abort_IT+0x9c>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a1f      	ldr	r2, [pc, #124]	; (80028c4 <HAL_DMA_Abort_IT+0xd8>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d01a      	beq.n	8002882 <HAL_DMA_Abort_IT+0x96>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a1d      	ldr	r2, [pc, #116]	; (80028c8 <HAL_DMA_Abort_IT+0xdc>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d012      	beq.n	800287c <HAL_DMA_Abort_IT+0x90>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a1c      	ldr	r2, [pc, #112]	; (80028cc <HAL_DMA_Abort_IT+0xe0>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d00a      	beq.n	8002876 <HAL_DMA_Abort_IT+0x8a>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a1a      	ldr	r2, [pc, #104]	; (80028d0 <HAL_DMA_Abort_IT+0xe4>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d102      	bne.n	8002870 <HAL_DMA_Abort_IT+0x84>
 800286a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800286e:	e00e      	b.n	800288e <HAL_DMA_Abort_IT+0xa2>
 8002870:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002874:	e00b      	b.n	800288e <HAL_DMA_Abort_IT+0xa2>
 8002876:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800287a:	e008      	b.n	800288e <HAL_DMA_Abort_IT+0xa2>
 800287c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002880:	e005      	b.n	800288e <HAL_DMA_Abort_IT+0xa2>
 8002882:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002886:	e002      	b.n	800288e <HAL_DMA_Abort_IT+0xa2>
 8002888:	2310      	movs	r3, #16
 800288a:	e000      	b.n	800288e <HAL_DMA_Abort_IT+0xa2>
 800288c:	2301      	movs	r3, #1
 800288e:	4a11      	ldr	r2, [pc, #68]	; (80028d4 <HAL_DMA_Abort_IT+0xe8>)
 8002890:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2201      	movs	r2, #1
 8002896:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d003      	beq.n	80028b2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	4798      	blx	r3
    } 
  }
  return status;
 80028b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3710      	adds	r7, #16
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	40020008 	.word	0x40020008
 80028c0:	4002001c 	.word	0x4002001c
 80028c4:	40020030 	.word	0x40020030
 80028c8:	40020044 	.word	0x40020044
 80028cc:	40020058 	.word	0x40020058
 80028d0:	4002006c 	.word	0x4002006c
 80028d4:	40020000 	.word	0x40020000

080028d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028d8:	b480      	push	{r7}
 80028da:	b08b      	sub	sp, #44	; 0x2c
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028e2:	2300      	movs	r3, #0
 80028e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80028e6:	2300      	movs	r3, #0
 80028e8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028ea:	e127      	b.n	8002b3c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80028ec:	2201      	movs	r2, #1
 80028ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f0:	fa02 f303 	lsl.w	r3, r2, r3
 80028f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	69fa      	ldr	r2, [r7, #28]
 80028fc:	4013      	ands	r3, r2
 80028fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002900:	69ba      	ldr	r2, [r7, #24]
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	429a      	cmp	r2, r3
 8002906:	f040 8116 	bne.w	8002b36 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	2b12      	cmp	r3, #18
 8002910:	d034      	beq.n	800297c <HAL_GPIO_Init+0xa4>
 8002912:	2b12      	cmp	r3, #18
 8002914:	d80d      	bhi.n	8002932 <HAL_GPIO_Init+0x5a>
 8002916:	2b02      	cmp	r3, #2
 8002918:	d02b      	beq.n	8002972 <HAL_GPIO_Init+0x9a>
 800291a:	2b02      	cmp	r3, #2
 800291c:	d804      	bhi.n	8002928 <HAL_GPIO_Init+0x50>
 800291e:	2b00      	cmp	r3, #0
 8002920:	d031      	beq.n	8002986 <HAL_GPIO_Init+0xae>
 8002922:	2b01      	cmp	r3, #1
 8002924:	d01c      	beq.n	8002960 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002926:	e048      	b.n	80029ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002928:	2b03      	cmp	r3, #3
 800292a:	d043      	beq.n	80029b4 <HAL_GPIO_Init+0xdc>
 800292c:	2b11      	cmp	r3, #17
 800292e:	d01b      	beq.n	8002968 <HAL_GPIO_Init+0x90>
          break;
 8002930:	e043      	b.n	80029ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002932:	4a89      	ldr	r2, [pc, #548]	; (8002b58 <HAL_GPIO_Init+0x280>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d026      	beq.n	8002986 <HAL_GPIO_Init+0xae>
 8002938:	4a87      	ldr	r2, [pc, #540]	; (8002b58 <HAL_GPIO_Init+0x280>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d806      	bhi.n	800294c <HAL_GPIO_Init+0x74>
 800293e:	4a87      	ldr	r2, [pc, #540]	; (8002b5c <HAL_GPIO_Init+0x284>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d020      	beq.n	8002986 <HAL_GPIO_Init+0xae>
 8002944:	4a86      	ldr	r2, [pc, #536]	; (8002b60 <HAL_GPIO_Init+0x288>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d01d      	beq.n	8002986 <HAL_GPIO_Init+0xae>
          break;
 800294a:	e036      	b.n	80029ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800294c:	4a85      	ldr	r2, [pc, #532]	; (8002b64 <HAL_GPIO_Init+0x28c>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d019      	beq.n	8002986 <HAL_GPIO_Init+0xae>
 8002952:	4a85      	ldr	r2, [pc, #532]	; (8002b68 <HAL_GPIO_Init+0x290>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d016      	beq.n	8002986 <HAL_GPIO_Init+0xae>
 8002958:	4a84      	ldr	r2, [pc, #528]	; (8002b6c <HAL_GPIO_Init+0x294>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d013      	beq.n	8002986 <HAL_GPIO_Init+0xae>
          break;
 800295e:	e02c      	b.n	80029ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	623b      	str	r3, [r7, #32]
          break;
 8002966:	e028      	b.n	80029ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	3304      	adds	r3, #4
 800296e:	623b      	str	r3, [r7, #32]
          break;
 8002970:	e023      	b.n	80029ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	3308      	adds	r3, #8
 8002978:	623b      	str	r3, [r7, #32]
          break;
 800297a:	e01e      	b.n	80029ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	330c      	adds	r3, #12
 8002982:	623b      	str	r3, [r7, #32]
          break;
 8002984:	e019      	b.n	80029ba <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d102      	bne.n	8002994 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800298e:	2304      	movs	r3, #4
 8002990:	623b      	str	r3, [r7, #32]
          break;
 8002992:	e012      	b.n	80029ba <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	2b01      	cmp	r3, #1
 800299a:	d105      	bne.n	80029a8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800299c:	2308      	movs	r3, #8
 800299e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	69fa      	ldr	r2, [r7, #28]
 80029a4:	611a      	str	r2, [r3, #16]
          break;
 80029a6:	e008      	b.n	80029ba <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029a8:	2308      	movs	r3, #8
 80029aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	69fa      	ldr	r2, [r7, #28]
 80029b0:	615a      	str	r2, [r3, #20]
          break;
 80029b2:	e002      	b.n	80029ba <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80029b4:	2300      	movs	r3, #0
 80029b6:	623b      	str	r3, [r7, #32]
          break;
 80029b8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80029ba:	69bb      	ldr	r3, [r7, #24]
 80029bc:	2bff      	cmp	r3, #255	; 0xff
 80029be:	d801      	bhi.n	80029c4 <HAL_GPIO_Init+0xec>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	e001      	b.n	80029c8 <HAL_GPIO_Init+0xf0>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	3304      	adds	r3, #4
 80029c8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	2bff      	cmp	r3, #255	; 0xff
 80029ce:	d802      	bhi.n	80029d6 <HAL_GPIO_Init+0xfe>
 80029d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	e002      	b.n	80029dc <HAL_GPIO_Init+0x104>
 80029d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d8:	3b08      	subs	r3, #8
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	210f      	movs	r1, #15
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	fa01 f303 	lsl.w	r3, r1, r3
 80029ea:	43db      	mvns	r3, r3
 80029ec:	401a      	ands	r2, r3
 80029ee:	6a39      	ldr	r1, [r7, #32]
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	fa01 f303 	lsl.w	r3, r1, r3
 80029f6:	431a      	orrs	r2, r3
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	f000 8096 	beq.w	8002b36 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002a0a:	4b59      	ldr	r3, [pc, #356]	; (8002b70 <HAL_GPIO_Init+0x298>)
 8002a0c:	699b      	ldr	r3, [r3, #24]
 8002a0e:	4a58      	ldr	r2, [pc, #352]	; (8002b70 <HAL_GPIO_Init+0x298>)
 8002a10:	f043 0301 	orr.w	r3, r3, #1
 8002a14:	6193      	str	r3, [r2, #24]
 8002a16:	4b56      	ldr	r3, [pc, #344]	; (8002b70 <HAL_GPIO_Init+0x298>)
 8002a18:	699b      	ldr	r3, [r3, #24]
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	60bb      	str	r3, [r7, #8]
 8002a20:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002a22:	4a54      	ldr	r2, [pc, #336]	; (8002b74 <HAL_GPIO_Init+0x29c>)
 8002a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a26:	089b      	lsrs	r3, r3, #2
 8002a28:	3302      	adds	r3, #2
 8002a2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a2e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a32:	f003 0303 	and.w	r3, r3, #3
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	220f      	movs	r2, #15
 8002a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3e:	43db      	mvns	r3, r3
 8002a40:	68fa      	ldr	r2, [r7, #12]
 8002a42:	4013      	ands	r3, r2
 8002a44:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	4a4b      	ldr	r2, [pc, #300]	; (8002b78 <HAL_GPIO_Init+0x2a0>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d013      	beq.n	8002a76 <HAL_GPIO_Init+0x19e>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	4a4a      	ldr	r2, [pc, #296]	; (8002b7c <HAL_GPIO_Init+0x2a4>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d00d      	beq.n	8002a72 <HAL_GPIO_Init+0x19a>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	4a49      	ldr	r2, [pc, #292]	; (8002b80 <HAL_GPIO_Init+0x2a8>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d007      	beq.n	8002a6e <HAL_GPIO_Init+0x196>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a48      	ldr	r2, [pc, #288]	; (8002b84 <HAL_GPIO_Init+0x2ac>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d101      	bne.n	8002a6a <HAL_GPIO_Init+0x192>
 8002a66:	2303      	movs	r3, #3
 8002a68:	e006      	b.n	8002a78 <HAL_GPIO_Init+0x1a0>
 8002a6a:	2304      	movs	r3, #4
 8002a6c:	e004      	b.n	8002a78 <HAL_GPIO_Init+0x1a0>
 8002a6e:	2302      	movs	r3, #2
 8002a70:	e002      	b.n	8002a78 <HAL_GPIO_Init+0x1a0>
 8002a72:	2301      	movs	r3, #1
 8002a74:	e000      	b.n	8002a78 <HAL_GPIO_Init+0x1a0>
 8002a76:	2300      	movs	r3, #0
 8002a78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a7a:	f002 0203 	and.w	r2, r2, #3
 8002a7e:	0092      	lsls	r2, r2, #2
 8002a80:	4093      	lsls	r3, r2
 8002a82:	68fa      	ldr	r2, [r7, #12]
 8002a84:	4313      	orrs	r3, r2
 8002a86:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002a88:	493a      	ldr	r1, [pc, #232]	; (8002b74 <HAL_GPIO_Init+0x29c>)
 8002a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a8c:	089b      	lsrs	r3, r3, #2
 8002a8e:	3302      	adds	r3, #2
 8002a90:	68fa      	ldr	r2, [r7, #12]
 8002a92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d006      	beq.n	8002ab0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002aa2:	4b39      	ldr	r3, [pc, #228]	; (8002b88 <HAL_GPIO_Init+0x2b0>)
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	4938      	ldr	r1, [pc, #224]	; (8002b88 <HAL_GPIO_Init+0x2b0>)
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	600b      	str	r3, [r1, #0]
 8002aae:	e006      	b.n	8002abe <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002ab0:	4b35      	ldr	r3, [pc, #212]	; (8002b88 <HAL_GPIO_Init+0x2b0>)
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	43db      	mvns	r3, r3
 8002ab8:	4933      	ldr	r1, [pc, #204]	; (8002b88 <HAL_GPIO_Init+0x2b0>)
 8002aba:	4013      	ands	r3, r2
 8002abc:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d006      	beq.n	8002ad8 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002aca:	4b2f      	ldr	r3, [pc, #188]	; (8002b88 <HAL_GPIO_Init+0x2b0>)
 8002acc:	685a      	ldr	r2, [r3, #4]
 8002ace:	492e      	ldr	r1, [pc, #184]	; (8002b88 <HAL_GPIO_Init+0x2b0>)
 8002ad0:	69bb      	ldr	r3, [r7, #24]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	604b      	str	r3, [r1, #4]
 8002ad6:	e006      	b.n	8002ae6 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002ad8:	4b2b      	ldr	r3, [pc, #172]	; (8002b88 <HAL_GPIO_Init+0x2b0>)
 8002ada:	685a      	ldr	r2, [r3, #4]
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	43db      	mvns	r3, r3
 8002ae0:	4929      	ldr	r1, [pc, #164]	; (8002b88 <HAL_GPIO_Init+0x2b0>)
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d006      	beq.n	8002b00 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002af2:	4b25      	ldr	r3, [pc, #148]	; (8002b88 <HAL_GPIO_Init+0x2b0>)
 8002af4:	689a      	ldr	r2, [r3, #8]
 8002af6:	4924      	ldr	r1, [pc, #144]	; (8002b88 <HAL_GPIO_Init+0x2b0>)
 8002af8:	69bb      	ldr	r3, [r7, #24]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	608b      	str	r3, [r1, #8]
 8002afe:	e006      	b.n	8002b0e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002b00:	4b21      	ldr	r3, [pc, #132]	; (8002b88 <HAL_GPIO_Init+0x2b0>)
 8002b02:	689a      	ldr	r2, [r3, #8]
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	43db      	mvns	r3, r3
 8002b08:	491f      	ldr	r1, [pc, #124]	; (8002b88 <HAL_GPIO_Init+0x2b0>)
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d006      	beq.n	8002b28 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002b1a:	4b1b      	ldr	r3, [pc, #108]	; (8002b88 <HAL_GPIO_Init+0x2b0>)
 8002b1c:	68da      	ldr	r2, [r3, #12]
 8002b1e:	491a      	ldr	r1, [pc, #104]	; (8002b88 <HAL_GPIO_Init+0x2b0>)
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	60cb      	str	r3, [r1, #12]
 8002b26:	e006      	b.n	8002b36 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002b28:	4b17      	ldr	r3, [pc, #92]	; (8002b88 <HAL_GPIO_Init+0x2b0>)
 8002b2a:	68da      	ldr	r2, [r3, #12]
 8002b2c:	69bb      	ldr	r3, [r7, #24]
 8002b2e:	43db      	mvns	r3, r3
 8002b30:	4915      	ldr	r1, [pc, #84]	; (8002b88 <HAL_GPIO_Init+0x2b0>)
 8002b32:	4013      	ands	r3, r2
 8002b34:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b38:	3301      	adds	r3, #1
 8002b3a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b42:	fa22 f303 	lsr.w	r3, r2, r3
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	f47f aed0 	bne.w	80028ec <HAL_GPIO_Init+0x14>
  }
}
 8002b4c:	bf00      	nop
 8002b4e:	372c      	adds	r7, #44	; 0x2c
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bc80      	pop	{r7}
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	10210000 	.word	0x10210000
 8002b5c:	10110000 	.word	0x10110000
 8002b60:	10120000 	.word	0x10120000
 8002b64:	10310000 	.word	0x10310000
 8002b68:	10320000 	.word	0x10320000
 8002b6c:	10220000 	.word	0x10220000
 8002b70:	40021000 	.word	0x40021000
 8002b74:	40010000 	.word	0x40010000
 8002b78:	40010800 	.word	0x40010800
 8002b7c:	40010c00 	.word	0x40010c00
 8002b80:	40011000 	.word	0x40011000
 8002b84:	40011400 	.word	0x40011400
 8002b88:	40010400 	.word	0x40010400

08002b8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	460b      	mov	r3, r1
 8002b96:	807b      	strh	r3, [r7, #2]
 8002b98:	4613      	mov	r3, r2
 8002b9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b9c:	787b      	ldrb	r3, [r7, #1]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d003      	beq.n	8002baa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ba2:	887a      	ldrh	r2, [r7, #2]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002ba8:	e003      	b.n	8002bb2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002baa:	887b      	ldrh	r3, [r7, #2]
 8002bac:	041a      	lsls	r2, r3, #16
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	611a      	str	r2, [r3, #16]
}
 8002bb2:	bf00      	nop
 8002bb4:	370c      	adds	r7, #12
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bc80      	pop	{r7}
 8002bba:	4770      	bx	lr

08002bbc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002bc6:	4b08      	ldr	r3, [pc, #32]	; (8002be8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002bc8:	695a      	ldr	r2, [r3, #20]
 8002bca:	88fb      	ldrh	r3, [r7, #6]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d006      	beq.n	8002be0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002bd2:	4a05      	ldr	r2, [pc, #20]	; (8002be8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002bd4:	88fb      	ldrh	r3, [r7, #6]
 8002bd6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002bd8:	88fb      	ldrh	r3, [r7, #6]
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f000 f806 	bl	8002bec <HAL_GPIO_EXTI_Callback>
  }
}
 8002be0:	bf00      	nop
 8002be2:	3708      	adds	r7, #8
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}
 8002be8:	40010400 	.word	0x40010400

08002bec <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b083      	sub	sp, #12
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002bf6:	bf00      	nop
 8002bf8:	370c      	adds	r7, #12
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bc80      	pop	{r7}
 8002bfe:	4770      	bx	lr

08002c00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b084      	sub	sp, #16
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d101      	bne.n	8002c12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e10f      	b.n	8002e32 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d106      	bne.n	8002c2c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2200      	movs	r2, #0
 8002c22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	f7fe fa9e 	bl	8001168 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2224      	movs	r2, #36	; 0x24
 8002c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f022 0201 	bic.w	r2, r2, #1
 8002c42:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c44:	f000 ffe4 	bl	8003c10 <HAL_RCC_GetPCLK1Freq>
 8002c48:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	4a7b      	ldr	r2, [pc, #492]	; (8002e3c <HAL_I2C_Init+0x23c>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d807      	bhi.n	8002c64 <HAL_I2C_Init+0x64>
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	4a7a      	ldr	r2, [pc, #488]	; (8002e40 <HAL_I2C_Init+0x240>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	bf94      	ite	ls
 8002c5c:	2301      	movls	r3, #1
 8002c5e:	2300      	movhi	r3, #0
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	e006      	b.n	8002c72 <HAL_I2C_Init+0x72>
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	4a77      	ldr	r2, [pc, #476]	; (8002e44 <HAL_I2C_Init+0x244>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	bf94      	ite	ls
 8002c6c:	2301      	movls	r3, #1
 8002c6e:	2300      	movhi	r3, #0
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d001      	beq.n	8002c7a <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e0db      	b.n	8002e32 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	4a72      	ldr	r2, [pc, #456]	; (8002e48 <HAL_I2C_Init+0x248>)
 8002c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c82:	0c9b      	lsrs	r3, r3, #18
 8002c84:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	68ba      	ldr	r2, [r7, #8]
 8002c96:	430a      	orrs	r2, r1
 8002c98:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	6a1b      	ldr	r3, [r3, #32]
 8002ca0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	4a64      	ldr	r2, [pc, #400]	; (8002e3c <HAL_I2C_Init+0x23c>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d802      	bhi.n	8002cb4 <HAL_I2C_Init+0xb4>
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	e009      	b.n	8002cc8 <HAL_I2C_Init+0xc8>
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002cba:	fb02 f303 	mul.w	r3, r2, r3
 8002cbe:	4a63      	ldr	r2, [pc, #396]	; (8002e4c <HAL_I2C_Init+0x24c>)
 8002cc0:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc4:	099b      	lsrs	r3, r3, #6
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	6812      	ldr	r2, [r2, #0]
 8002ccc:	430b      	orrs	r3, r1
 8002cce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	69db      	ldr	r3, [r3, #28]
 8002cd6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002cda:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	4956      	ldr	r1, [pc, #344]	; (8002e3c <HAL_I2C_Init+0x23c>)
 8002ce4:	428b      	cmp	r3, r1
 8002ce6:	d80d      	bhi.n	8002d04 <HAL_I2C_Init+0x104>
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	1e59      	subs	r1, r3, #1
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	005b      	lsls	r3, r3, #1
 8002cf2:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cf6:	3301      	adds	r3, #1
 8002cf8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cfc:	2b04      	cmp	r3, #4
 8002cfe:	bf38      	it	cc
 8002d00:	2304      	movcc	r3, #4
 8002d02:	e04f      	b.n	8002da4 <HAL_I2C_Init+0x1a4>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d111      	bne.n	8002d30 <HAL_I2C_Init+0x130>
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	1e58      	subs	r0, r3, #1
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6859      	ldr	r1, [r3, #4]
 8002d14:	460b      	mov	r3, r1
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	440b      	add	r3, r1
 8002d1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d1e:	3301      	adds	r3, #1
 8002d20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	bf0c      	ite	eq
 8002d28:	2301      	moveq	r3, #1
 8002d2a:	2300      	movne	r3, #0
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	e012      	b.n	8002d56 <HAL_I2C_Init+0x156>
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	1e58      	subs	r0, r3, #1
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6859      	ldr	r1, [r3, #4]
 8002d38:	460b      	mov	r3, r1
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	440b      	add	r3, r1
 8002d3e:	0099      	lsls	r1, r3, #2
 8002d40:	440b      	add	r3, r1
 8002d42:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d46:	3301      	adds	r3, #1
 8002d48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	bf0c      	ite	eq
 8002d50:	2301      	moveq	r3, #1
 8002d52:	2300      	movne	r3, #0
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d001      	beq.n	8002d5e <HAL_I2C_Init+0x15e>
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e022      	b.n	8002da4 <HAL_I2C_Init+0x1a4>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d10e      	bne.n	8002d84 <HAL_I2C_Init+0x184>
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	1e58      	subs	r0, r3, #1
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6859      	ldr	r1, [r3, #4]
 8002d6e:	460b      	mov	r3, r1
 8002d70:	005b      	lsls	r3, r3, #1
 8002d72:	440b      	add	r3, r1
 8002d74:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d78:	3301      	adds	r3, #1
 8002d7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d82:	e00f      	b.n	8002da4 <HAL_I2C_Init+0x1a4>
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	1e58      	subs	r0, r3, #1
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6859      	ldr	r1, [r3, #4]
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	440b      	add	r3, r1
 8002d92:	0099      	lsls	r1, r3, #2
 8002d94:	440b      	add	r3, r1
 8002d96:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002da0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002da4:	6879      	ldr	r1, [r7, #4]
 8002da6:	6809      	ldr	r1, [r1, #0]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	69da      	ldr	r2, [r3, #28]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6a1b      	ldr	r3, [r3, #32]
 8002dbe:	431a      	orrs	r2, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	430a      	orrs	r2, r1
 8002dc6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002dd2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	6911      	ldr	r1, [r2, #16]
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	68d2      	ldr	r2, [r2, #12]
 8002dde:	4311      	orrs	r1, r2
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	6812      	ldr	r2, [r2, #0]
 8002de4:	430b      	orrs	r3, r1
 8002de6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	68db      	ldr	r3, [r3, #12]
 8002dee:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	695a      	ldr	r2, [r3, #20]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	699b      	ldr	r3, [r3, #24]
 8002dfa:	431a      	orrs	r2, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	430a      	orrs	r2, r1
 8002e02:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f042 0201 	orr.w	r2, r2, #1
 8002e12:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2200      	movs	r2, #0
 8002e18:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2220      	movs	r2, #32
 8002e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002e30:	2300      	movs	r3, #0
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3710      	adds	r7, #16
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	000186a0 	.word	0x000186a0
 8002e40:	001e847f 	.word	0x001e847f
 8002e44:	003d08ff 	.word	0x003d08ff
 8002e48:	431bde83 	.word	0x431bde83
 8002e4c:	10624dd3 	.word	0x10624dd3

08002e50 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b088      	sub	sp, #32
 8002e54:	af02      	add	r7, sp, #8
 8002e56:	60f8      	str	r0, [r7, #12]
 8002e58:	4608      	mov	r0, r1
 8002e5a:	4611      	mov	r1, r2
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	4603      	mov	r3, r0
 8002e60:	817b      	strh	r3, [r7, #10]
 8002e62:	460b      	mov	r3, r1
 8002e64:	813b      	strh	r3, [r7, #8]
 8002e66:	4613      	mov	r3, r2
 8002e68:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e6a:	f7ff fb85 	bl	8002578 <HAL_GetTick>
 8002e6e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	2b20      	cmp	r3, #32
 8002e7a:	f040 80d9 	bne.w	8003030 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	9300      	str	r3, [sp, #0]
 8002e82:	2319      	movs	r3, #25
 8002e84:	2201      	movs	r2, #1
 8002e86:	496d      	ldr	r1, [pc, #436]	; (800303c <HAL_I2C_Mem_Write+0x1ec>)
 8002e88:	68f8      	ldr	r0, [r7, #12]
 8002e8a:	f000 f965 	bl	8003158 <I2C_WaitOnFlagUntilTimeout>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d001      	beq.n	8002e98 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002e94:	2302      	movs	r3, #2
 8002e96:	e0cc      	b.n	8003032 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d101      	bne.n	8002ea6 <HAL_I2C_Mem_Write+0x56>
 8002ea2:	2302      	movs	r3, #2
 8002ea4:	e0c5      	b.n	8003032 <HAL_I2C_Mem_Write+0x1e2>
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0301 	and.w	r3, r3, #1
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d007      	beq.n	8002ecc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f042 0201 	orr.w	r2, r2, #1
 8002eca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002eda:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2221      	movs	r2, #33	; 0x21
 8002ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2240      	movs	r2, #64	; 0x40
 8002ee8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	6a3a      	ldr	r2, [r7, #32]
 8002ef6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002efc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f02:	b29a      	uxth	r2, r3
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	4a4d      	ldr	r2, [pc, #308]	; (8003040 <HAL_I2C_Mem_Write+0x1f0>)
 8002f0c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f0e:	88f8      	ldrh	r0, [r7, #6]
 8002f10:	893a      	ldrh	r2, [r7, #8]
 8002f12:	8979      	ldrh	r1, [r7, #10]
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	9301      	str	r3, [sp, #4]
 8002f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f1a:	9300      	str	r3, [sp, #0]
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	68f8      	ldr	r0, [r7, #12]
 8002f20:	f000 f890 	bl	8003044 <I2C_RequestMemoryWrite>
 8002f24:	4603      	mov	r3, r0
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d052      	beq.n	8002fd0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e081      	b.n	8003032 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f2e:	697a      	ldr	r2, [r7, #20]
 8002f30:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f32:	68f8      	ldr	r0, [r7, #12]
 8002f34:	f000 f9e6 	bl	8003304 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d00d      	beq.n	8002f5a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f42:	2b04      	cmp	r3, #4
 8002f44:	d107      	bne.n	8002f56 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f54:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e06b      	b.n	8003032 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f5e:	781a      	ldrb	r2, [r3, #0]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f6a:	1c5a      	adds	r2, r3, #1
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f74:	3b01      	subs	r3, #1
 8002f76:	b29a      	uxth	r2, r3
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f80:	b29b      	uxth	r3, r3
 8002f82:	3b01      	subs	r3, #1
 8002f84:	b29a      	uxth	r2, r3
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	695b      	ldr	r3, [r3, #20]
 8002f90:	f003 0304 	and.w	r3, r3, #4
 8002f94:	2b04      	cmp	r3, #4
 8002f96:	d11b      	bne.n	8002fd0 <HAL_I2C_Mem_Write+0x180>
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d017      	beq.n	8002fd0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa4:	781a      	ldrb	r2, [r3, #0]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb0:	1c5a      	adds	r2, r3, #1
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fba:	3b01      	subs	r3, #1
 8002fbc:	b29a      	uxth	r2, r3
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fc6:	b29b      	uxth	r3, r3
 8002fc8:	3b01      	subs	r3, #1
 8002fca:	b29a      	uxth	r2, r3
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d1aa      	bne.n	8002f2e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fd8:	697a      	ldr	r2, [r7, #20]
 8002fda:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002fdc:	68f8      	ldr	r0, [r7, #12]
 8002fde:	f000 f9d2 	bl	8003386 <I2C_WaitOnBTFFlagUntilTimeout>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d00d      	beq.n	8003004 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fec:	2b04      	cmp	r3, #4
 8002fee:	d107      	bne.n	8003000 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ffe:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e016      	b.n	8003032 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003012:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2220      	movs	r2, #32
 8003018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2200      	movs	r2, #0
 8003020:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2200      	movs	r2, #0
 8003028:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800302c:	2300      	movs	r3, #0
 800302e:	e000      	b.n	8003032 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003030:	2302      	movs	r3, #2
  }
}
 8003032:	4618      	mov	r0, r3
 8003034:	3718      	adds	r7, #24
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	00100002 	.word	0x00100002
 8003040:	ffff0000 	.word	0xffff0000

08003044 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b088      	sub	sp, #32
 8003048:	af02      	add	r7, sp, #8
 800304a:	60f8      	str	r0, [r7, #12]
 800304c:	4608      	mov	r0, r1
 800304e:	4611      	mov	r1, r2
 8003050:	461a      	mov	r2, r3
 8003052:	4603      	mov	r3, r0
 8003054:	817b      	strh	r3, [r7, #10]
 8003056:	460b      	mov	r3, r1
 8003058:	813b      	strh	r3, [r7, #8]
 800305a:	4613      	mov	r3, r2
 800305c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800306c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800306e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003070:	9300      	str	r3, [sp, #0]
 8003072:	6a3b      	ldr	r3, [r7, #32]
 8003074:	2200      	movs	r2, #0
 8003076:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800307a:	68f8      	ldr	r0, [r7, #12]
 800307c:	f000 f86c 	bl	8003158 <I2C_WaitOnFlagUntilTimeout>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d001      	beq.n	800308a <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e05f      	b.n	800314a <I2C_RequestMemoryWrite+0x106>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800308a:	897b      	ldrh	r3, [r7, #10]
 800308c:	b2db      	uxtb	r3, r3
 800308e:	461a      	mov	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003098:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800309a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309c:	6a3a      	ldr	r2, [r7, #32]
 800309e:	492d      	ldr	r1, [pc, #180]	; (8003154 <I2C_RequestMemoryWrite+0x110>)
 80030a0:	68f8      	ldr	r0, [r7, #12]
 80030a2:	f000 f8b0 	bl	8003206 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d001      	beq.n	80030b0 <I2C_RequestMemoryWrite+0x6c>
  {
    return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e04c      	b.n	800314a <I2C_RequestMemoryWrite+0x106>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030b0:	2300      	movs	r3, #0
 80030b2:	617b      	str	r3, [r7, #20]
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	695b      	ldr	r3, [r3, #20]
 80030ba:	617b      	str	r3, [r7, #20]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	699b      	ldr	r3, [r3, #24]
 80030c2:	617b      	str	r3, [r7, #20]
 80030c4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80030c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030c8:	6a39      	ldr	r1, [r7, #32]
 80030ca:	68f8      	ldr	r0, [r7, #12]
 80030cc:	f000 f91a 	bl	8003304 <I2C_WaitOnTXEFlagUntilTimeout>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d00d      	beq.n	80030f2 <I2C_RequestMemoryWrite+0xae>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030da:	2b04      	cmp	r3, #4
 80030dc:	d107      	bne.n	80030ee <I2C_RequestMemoryWrite+0xaa>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030ec:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e02b      	b.n	800314a <I2C_RequestMemoryWrite+0x106>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80030f2:	88fb      	ldrh	r3, [r7, #6]
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d105      	bne.n	8003104 <I2C_RequestMemoryWrite+0xc0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80030f8:	893b      	ldrh	r3, [r7, #8]
 80030fa:	b2da      	uxtb	r2, r3
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	611a      	str	r2, [r3, #16]
 8003102:	e021      	b.n	8003148 <I2C_RequestMemoryWrite+0x104>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003104:	893b      	ldrh	r3, [r7, #8]
 8003106:	0a1b      	lsrs	r3, r3, #8
 8003108:	b29b      	uxth	r3, r3
 800310a:	b2da      	uxtb	r2, r3
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003112:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003114:	6a39      	ldr	r1, [r7, #32]
 8003116:	68f8      	ldr	r0, [r7, #12]
 8003118:	f000 f8f4 	bl	8003304 <I2C_WaitOnTXEFlagUntilTimeout>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d00d      	beq.n	800313e <I2C_RequestMemoryWrite+0xfa>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003126:	2b04      	cmp	r3, #4
 8003128:	d107      	bne.n	800313a <I2C_RequestMemoryWrite+0xf6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003138:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e005      	b.n	800314a <I2C_RequestMemoryWrite+0x106>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800313e:	893b      	ldrh	r3, [r7, #8]
 8003140:	b2da      	uxtb	r2, r3
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003148:	2300      	movs	r3, #0
}
 800314a:	4618      	mov	r0, r3
 800314c:	3718      	adds	r7, #24
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	00010002 	.word	0x00010002

08003158 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
 800315e:	60f8      	str	r0, [r7, #12]
 8003160:	60b9      	str	r1, [r7, #8]
 8003162:	603b      	str	r3, [r7, #0]
 8003164:	4613      	mov	r3, r2
 8003166:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003168:	e025      	b.n	80031b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003170:	d021      	beq.n	80031b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003172:	f7ff fa01 	bl	8002578 <HAL_GetTick>
 8003176:	4602      	mov	r2, r0
 8003178:	69bb      	ldr	r3, [r7, #24]
 800317a:	1ad3      	subs	r3, r2, r3
 800317c:	683a      	ldr	r2, [r7, #0]
 800317e:	429a      	cmp	r2, r3
 8003180:	d302      	bcc.n	8003188 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d116      	bne.n	80031b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2200      	movs	r2, #0
 800318c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2220      	movs	r2, #32
 8003192:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a2:	f043 0220 	orr.w	r2, r3, #32
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2200      	movs	r2, #0
 80031ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e023      	b.n	80031fe <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	0c1b      	lsrs	r3, r3, #16
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d10d      	bne.n	80031dc <I2C_WaitOnFlagUntilTimeout+0x84>
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	695b      	ldr	r3, [r3, #20]
 80031c6:	43da      	mvns	r2, r3
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	4013      	ands	r3, r2
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	bf0c      	ite	eq
 80031d2:	2301      	moveq	r3, #1
 80031d4:	2300      	movne	r3, #0
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	461a      	mov	r2, r3
 80031da:	e00c      	b.n	80031f6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	699b      	ldr	r3, [r3, #24]
 80031e2:	43da      	mvns	r2, r3
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	4013      	ands	r3, r2
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	bf0c      	ite	eq
 80031ee:	2301      	moveq	r3, #1
 80031f0:	2300      	movne	r3, #0
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	461a      	mov	r2, r3
 80031f6:	79fb      	ldrb	r3, [r7, #7]
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d0b6      	beq.n	800316a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80031fc:	2300      	movs	r3, #0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3710      	adds	r7, #16
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}

08003206 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003206:	b580      	push	{r7, lr}
 8003208:	b084      	sub	sp, #16
 800320a:	af00      	add	r7, sp, #0
 800320c:	60f8      	str	r0, [r7, #12]
 800320e:	60b9      	str	r1, [r7, #8]
 8003210:	607a      	str	r2, [r7, #4]
 8003212:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003214:	e051      	b.n	80032ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	695b      	ldr	r3, [r3, #20]
 800321c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003220:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003224:	d123      	bne.n	800326e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003234:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800323e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2200      	movs	r2, #0
 8003244:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2220      	movs	r2, #32
 800324a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2200      	movs	r2, #0
 8003252:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800325a:	f043 0204 	orr.w	r2, r3, #4
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2200      	movs	r2, #0
 8003266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e046      	b.n	80032fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003274:	d021      	beq.n	80032ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003276:	f7ff f97f 	bl	8002578 <HAL_GetTick>
 800327a:	4602      	mov	r2, r0
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	687a      	ldr	r2, [r7, #4]
 8003282:	429a      	cmp	r2, r3
 8003284:	d302      	bcc.n	800328c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d116      	bne.n	80032ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2200      	movs	r2, #0
 8003290:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2220      	movs	r2, #32
 8003296:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2200      	movs	r2, #0
 800329e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a6:	f043 0220 	orr.w	r2, r3, #32
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e020      	b.n	80032fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	0c1b      	lsrs	r3, r3, #16
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d10c      	bne.n	80032de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	695b      	ldr	r3, [r3, #20]
 80032ca:	43da      	mvns	r2, r3
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	4013      	ands	r3, r2
 80032d0:	b29b      	uxth	r3, r3
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	bf14      	ite	ne
 80032d6:	2301      	movne	r3, #1
 80032d8:	2300      	moveq	r3, #0
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	e00b      	b.n	80032f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	699b      	ldr	r3, [r3, #24]
 80032e4:	43da      	mvns	r2, r3
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	4013      	ands	r3, r2
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	bf14      	ite	ne
 80032f0:	2301      	movne	r3, #1
 80032f2:	2300      	moveq	r3, #0
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d18d      	bne.n	8003216 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80032fa:	2300      	movs	r3, #0
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	3710      	adds	r7, #16
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}

08003304 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	60f8      	str	r0, [r7, #12]
 800330c:	60b9      	str	r1, [r7, #8]
 800330e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003310:	e02d      	b.n	800336e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003312:	68f8      	ldr	r0, [r7, #12]
 8003314:	f000 f878 	bl	8003408 <I2C_IsAcknowledgeFailed>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d001      	beq.n	8003322 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e02d      	b.n	800337e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003328:	d021      	beq.n	800336e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800332a:	f7ff f925 	bl	8002578 <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	68ba      	ldr	r2, [r7, #8]
 8003336:	429a      	cmp	r2, r3
 8003338:	d302      	bcc.n	8003340 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d116      	bne.n	800336e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2200      	movs	r2, #0
 8003344:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2220      	movs	r2, #32
 800334a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2200      	movs	r2, #0
 8003352:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335a:	f043 0220 	orr.w	r2, r3, #32
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2200      	movs	r2, #0
 8003366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e007      	b.n	800337e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	695b      	ldr	r3, [r3, #20]
 8003374:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003378:	2b80      	cmp	r3, #128	; 0x80
 800337a:	d1ca      	bne.n	8003312 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800337c:	2300      	movs	r3, #0
}
 800337e:	4618      	mov	r0, r3
 8003380:	3710      	adds	r7, #16
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}

08003386 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003386:	b580      	push	{r7, lr}
 8003388:	b084      	sub	sp, #16
 800338a:	af00      	add	r7, sp, #0
 800338c:	60f8      	str	r0, [r7, #12]
 800338e:	60b9      	str	r1, [r7, #8]
 8003390:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003392:	e02d      	b.n	80033f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003394:	68f8      	ldr	r0, [r7, #12]
 8003396:	f000 f837 	bl	8003408 <I2C_IsAcknowledgeFailed>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d001      	beq.n	80033a4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e02d      	b.n	8003400 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033aa:	d021      	beq.n	80033f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033ac:	f7ff f8e4 	bl	8002578 <HAL_GetTick>
 80033b0:	4602      	mov	r2, r0
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	68ba      	ldr	r2, [r7, #8]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d302      	bcc.n	80033c2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d116      	bne.n	80033f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2200      	movs	r2, #0
 80033c6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2220      	movs	r2, #32
 80033cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033dc:	f043 0220 	orr.w	r2, r3, #32
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e007      	b.n	8003400 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	695b      	ldr	r3, [r3, #20]
 80033f6:	f003 0304 	and.w	r3, r3, #4
 80033fa:	2b04      	cmp	r3, #4
 80033fc:	d1ca      	bne.n	8003394 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80033fe:	2300      	movs	r3, #0
}
 8003400:	4618      	mov	r0, r3
 8003402:	3710      	adds	r7, #16
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}

08003408 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	695b      	ldr	r3, [r3, #20]
 8003416:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800341a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800341e:	d11b      	bne.n	8003458 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003428:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2200      	movs	r2, #0
 800342e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2220      	movs	r2, #32
 8003434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003444:	f043 0204 	orr.w	r2, r3, #4
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2200      	movs	r2, #0
 8003450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	e000      	b.n	800345a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003458:	2300      	movs	r3, #0
}
 800345a:	4618      	mov	r0, r3
 800345c:	370c      	adds	r7, #12
 800345e:	46bd      	mov	sp, r7
 8003460:	bc80      	pop	{r7}
 8003462:	4770      	bx	lr

08003464 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b086      	sub	sp, #24
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d101      	bne.n	8003476 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e26c      	b.n	8003950 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0301 	and.w	r3, r3, #1
 800347e:	2b00      	cmp	r3, #0
 8003480:	f000 8087 	beq.w	8003592 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003484:	4b92      	ldr	r3, [pc, #584]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	f003 030c 	and.w	r3, r3, #12
 800348c:	2b04      	cmp	r3, #4
 800348e:	d00c      	beq.n	80034aa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003490:	4b8f      	ldr	r3, [pc, #572]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f003 030c 	and.w	r3, r3, #12
 8003498:	2b08      	cmp	r3, #8
 800349a:	d112      	bne.n	80034c2 <HAL_RCC_OscConfig+0x5e>
 800349c:	4b8c      	ldr	r3, [pc, #560]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034a8:	d10b      	bne.n	80034c2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034aa:	4b89      	ldr	r3, [pc, #548]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d06c      	beq.n	8003590 <HAL_RCC_OscConfig+0x12c>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d168      	bne.n	8003590 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e246      	b.n	8003950 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034ca:	d106      	bne.n	80034da <HAL_RCC_OscConfig+0x76>
 80034cc:	4b80      	ldr	r3, [pc, #512]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a7f      	ldr	r2, [pc, #508]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 80034d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034d6:	6013      	str	r3, [r2, #0]
 80034d8:	e02e      	b.n	8003538 <HAL_RCC_OscConfig+0xd4>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d10c      	bne.n	80034fc <HAL_RCC_OscConfig+0x98>
 80034e2:	4b7b      	ldr	r3, [pc, #492]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a7a      	ldr	r2, [pc, #488]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 80034e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034ec:	6013      	str	r3, [r2, #0]
 80034ee:	4b78      	ldr	r3, [pc, #480]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a77      	ldr	r2, [pc, #476]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 80034f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034f8:	6013      	str	r3, [r2, #0]
 80034fa:	e01d      	b.n	8003538 <HAL_RCC_OscConfig+0xd4>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003504:	d10c      	bne.n	8003520 <HAL_RCC_OscConfig+0xbc>
 8003506:	4b72      	ldr	r3, [pc, #456]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a71      	ldr	r2, [pc, #452]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 800350c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003510:	6013      	str	r3, [r2, #0]
 8003512:	4b6f      	ldr	r3, [pc, #444]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a6e      	ldr	r2, [pc, #440]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 8003518:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800351c:	6013      	str	r3, [r2, #0]
 800351e:	e00b      	b.n	8003538 <HAL_RCC_OscConfig+0xd4>
 8003520:	4b6b      	ldr	r3, [pc, #428]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a6a      	ldr	r2, [pc, #424]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 8003526:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800352a:	6013      	str	r3, [r2, #0]
 800352c:	4b68      	ldr	r3, [pc, #416]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a67      	ldr	r2, [pc, #412]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 8003532:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003536:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d013      	beq.n	8003568 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003540:	f7ff f81a 	bl	8002578 <HAL_GetTick>
 8003544:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003546:	e008      	b.n	800355a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003548:	f7ff f816 	bl	8002578 <HAL_GetTick>
 800354c:	4602      	mov	r2, r0
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	2b64      	cmp	r3, #100	; 0x64
 8003554:	d901      	bls.n	800355a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e1fa      	b.n	8003950 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800355a:	4b5d      	ldr	r3, [pc, #372]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d0f0      	beq.n	8003548 <HAL_RCC_OscConfig+0xe4>
 8003566:	e014      	b.n	8003592 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003568:	f7ff f806 	bl	8002578 <HAL_GetTick>
 800356c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800356e:	e008      	b.n	8003582 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003570:	f7ff f802 	bl	8002578 <HAL_GetTick>
 8003574:	4602      	mov	r2, r0
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	2b64      	cmp	r3, #100	; 0x64
 800357c:	d901      	bls.n	8003582 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e1e6      	b.n	8003950 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003582:	4b53      	ldr	r3, [pc, #332]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800358a:	2b00      	cmp	r3, #0
 800358c:	d1f0      	bne.n	8003570 <HAL_RCC_OscConfig+0x10c>
 800358e:	e000      	b.n	8003592 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003590:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 0302 	and.w	r3, r3, #2
 800359a:	2b00      	cmp	r3, #0
 800359c:	d063      	beq.n	8003666 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800359e:	4b4c      	ldr	r3, [pc, #304]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f003 030c 	and.w	r3, r3, #12
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d00b      	beq.n	80035c2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80035aa:	4b49      	ldr	r3, [pc, #292]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f003 030c 	and.w	r3, r3, #12
 80035b2:	2b08      	cmp	r3, #8
 80035b4:	d11c      	bne.n	80035f0 <HAL_RCC_OscConfig+0x18c>
 80035b6:	4b46      	ldr	r3, [pc, #280]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d116      	bne.n	80035f0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035c2:	4b43      	ldr	r3, [pc, #268]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0302 	and.w	r3, r3, #2
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d005      	beq.n	80035da <HAL_RCC_OscConfig+0x176>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	691b      	ldr	r3, [r3, #16]
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d001      	beq.n	80035da <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e1ba      	b.n	8003950 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035da:	4b3d      	ldr	r3, [pc, #244]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	695b      	ldr	r3, [r3, #20]
 80035e6:	00db      	lsls	r3, r3, #3
 80035e8:	4939      	ldr	r1, [pc, #228]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 80035ea:	4313      	orrs	r3, r2
 80035ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035ee:	e03a      	b.n	8003666 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	691b      	ldr	r3, [r3, #16]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d020      	beq.n	800363a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035f8:	4b36      	ldr	r3, [pc, #216]	; (80036d4 <HAL_RCC_OscConfig+0x270>)
 80035fa:	2201      	movs	r2, #1
 80035fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035fe:	f7fe ffbb 	bl	8002578 <HAL_GetTick>
 8003602:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003604:	e008      	b.n	8003618 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003606:	f7fe ffb7 	bl	8002578 <HAL_GetTick>
 800360a:	4602      	mov	r2, r0
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	1ad3      	subs	r3, r2, r3
 8003610:	2b02      	cmp	r3, #2
 8003612:	d901      	bls.n	8003618 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003614:	2303      	movs	r3, #3
 8003616:	e19b      	b.n	8003950 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003618:	4b2d      	ldr	r3, [pc, #180]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0302 	and.w	r3, r3, #2
 8003620:	2b00      	cmp	r3, #0
 8003622:	d0f0      	beq.n	8003606 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003624:	4b2a      	ldr	r3, [pc, #168]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	695b      	ldr	r3, [r3, #20]
 8003630:	00db      	lsls	r3, r3, #3
 8003632:	4927      	ldr	r1, [pc, #156]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 8003634:	4313      	orrs	r3, r2
 8003636:	600b      	str	r3, [r1, #0]
 8003638:	e015      	b.n	8003666 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800363a:	4b26      	ldr	r3, [pc, #152]	; (80036d4 <HAL_RCC_OscConfig+0x270>)
 800363c:	2200      	movs	r2, #0
 800363e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003640:	f7fe ff9a 	bl	8002578 <HAL_GetTick>
 8003644:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003646:	e008      	b.n	800365a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003648:	f7fe ff96 	bl	8002578 <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	2b02      	cmp	r3, #2
 8003654:	d901      	bls.n	800365a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e17a      	b.n	8003950 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800365a:	4b1d      	ldr	r3, [pc, #116]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0302 	and.w	r3, r3, #2
 8003662:	2b00      	cmp	r3, #0
 8003664:	d1f0      	bne.n	8003648 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0308 	and.w	r3, r3, #8
 800366e:	2b00      	cmp	r3, #0
 8003670:	d03a      	beq.n	80036e8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	699b      	ldr	r3, [r3, #24]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d019      	beq.n	80036ae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800367a:	4b17      	ldr	r3, [pc, #92]	; (80036d8 <HAL_RCC_OscConfig+0x274>)
 800367c:	2201      	movs	r2, #1
 800367e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003680:	f7fe ff7a 	bl	8002578 <HAL_GetTick>
 8003684:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003686:	e008      	b.n	800369a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003688:	f7fe ff76 	bl	8002578 <HAL_GetTick>
 800368c:	4602      	mov	r2, r0
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	2b02      	cmp	r3, #2
 8003694:	d901      	bls.n	800369a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003696:	2303      	movs	r3, #3
 8003698:	e15a      	b.n	8003950 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800369a:	4b0d      	ldr	r3, [pc, #52]	; (80036d0 <HAL_RCC_OscConfig+0x26c>)
 800369c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369e:	f003 0302 	and.w	r3, r3, #2
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d0f0      	beq.n	8003688 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80036a6:	2001      	movs	r0, #1
 80036a8:	f000 fada 	bl	8003c60 <RCC_Delay>
 80036ac:	e01c      	b.n	80036e8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036ae:	4b0a      	ldr	r3, [pc, #40]	; (80036d8 <HAL_RCC_OscConfig+0x274>)
 80036b0:	2200      	movs	r2, #0
 80036b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036b4:	f7fe ff60 	bl	8002578 <HAL_GetTick>
 80036b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036ba:	e00f      	b.n	80036dc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036bc:	f7fe ff5c 	bl	8002578 <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	2b02      	cmp	r3, #2
 80036c8:	d908      	bls.n	80036dc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e140      	b.n	8003950 <HAL_RCC_OscConfig+0x4ec>
 80036ce:	bf00      	nop
 80036d0:	40021000 	.word	0x40021000
 80036d4:	42420000 	.word	0x42420000
 80036d8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036dc:	4b9e      	ldr	r3, [pc, #632]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 80036de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e0:	f003 0302 	and.w	r3, r3, #2
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d1e9      	bne.n	80036bc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0304 	and.w	r3, r3, #4
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	f000 80a6 	beq.w	8003842 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036f6:	2300      	movs	r3, #0
 80036f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036fa:	4b97      	ldr	r3, [pc, #604]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 80036fc:	69db      	ldr	r3, [r3, #28]
 80036fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d10d      	bne.n	8003722 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003706:	4b94      	ldr	r3, [pc, #592]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 8003708:	69db      	ldr	r3, [r3, #28]
 800370a:	4a93      	ldr	r2, [pc, #588]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 800370c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003710:	61d3      	str	r3, [r2, #28]
 8003712:	4b91      	ldr	r3, [pc, #580]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 8003714:	69db      	ldr	r3, [r3, #28]
 8003716:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800371a:	60bb      	str	r3, [r7, #8]
 800371c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800371e:	2301      	movs	r3, #1
 8003720:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003722:	4b8e      	ldr	r3, [pc, #568]	; (800395c <HAL_RCC_OscConfig+0x4f8>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800372a:	2b00      	cmp	r3, #0
 800372c:	d118      	bne.n	8003760 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800372e:	4b8b      	ldr	r3, [pc, #556]	; (800395c <HAL_RCC_OscConfig+0x4f8>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a8a      	ldr	r2, [pc, #552]	; (800395c <HAL_RCC_OscConfig+0x4f8>)
 8003734:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003738:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800373a:	f7fe ff1d 	bl	8002578 <HAL_GetTick>
 800373e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003740:	e008      	b.n	8003754 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003742:	f7fe ff19 	bl	8002578 <HAL_GetTick>
 8003746:	4602      	mov	r2, r0
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	1ad3      	subs	r3, r2, r3
 800374c:	2b64      	cmp	r3, #100	; 0x64
 800374e:	d901      	bls.n	8003754 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003750:	2303      	movs	r3, #3
 8003752:	e0fd      	b.n	8003950 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003754:	4b81      	ldr	r3, [pc, #516]	; (800395c <HAL_RCC_OscConfig+0x4f8>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800375c:	2b00      	cmp	r3, #0
 800375e:	d0f0      	beq.n	8003742 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	2b01      	cmp	r3, #1
 8003766:	d106      	bne.n	8003776 <HAL_RCC_OscConfig+0x312>
 8003768:	4b7b      	ldr	r3, [pc, #492]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 800376a:	6a1b      	ldr	r3, [r3, #32]
 800376c:	4a7a      	ldr	r2, [pc, #488]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 800376e:	f043 0301 	orr.w	r3, r3, #1
 8003772:	6213      	str	r3, [r2, #32]
 8003774:	e02d      	b.n	80037d2 <HAL_RCC_OscConfig+0x36e>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	68db      	ldr	r3, [r3, #12]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d10c      	bne.n	8003798 <HAL_RCC_OscConfig+0x334>
 800377e:	4b76      	ldr	r3, [pc, #472]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 8003780:	6a1b      	ldr	r3, [r3, #32]
 8003782:	4a75      	ldr	r2, [pc, #468]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 8003784:	f023 0301 	bic.w	r3, r3, #1
 8003788:	6213      	str	r3, [r2, #32]
 800378a:	4b73      	ldr	r3, [pc, #460]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 800378c:	6a1b      	ldr	r3, [r3, #32]
 800378e:	4a72      	ldr	r2, [pc, #456]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 8003790:	f023 0304 	bic.w	r3, r3, #4
 8003794:	6213      	str	r3, [r2, #32]
 8003796:	e01c      	b.n	80037d2 <HAL_RCC_OscConfig+0x36e>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	2b05      	cmp	r3, #5
 800379e:	d10c      	bne.n	80037ba <HAL_RCC_OscConfig+0x356>
 80037a0:	4b6d      	ldr	r3, [pc, #436]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 80037a2:	6a1b      	ldr	r3, [r3, #32]
 80037a4:	4a6c      	ldr	r2, [pc, #432]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 80037a6:	f043 0304 	orr.w	r3, r3, #4
 80037aa:	6213      	str	r3, [r2, #32]
 80037ac:	4b6a      	ldr	r3, [pc, #424]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 80037ae:	6a1b      	ldr	r3, [r3, #32]
 80037b0:	4a69      	ldr	r2, [pc, #420]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 80037b2:	f043 0301 	orr.w	r3, r3, #1
 80037b6:	6213      	str	r3, [r2, #32]
 80037b8:	e00b      	b.n	80037d2 <HAL_RCC_OscConfig+0x36e>
 80037ba:	4b67      	ldr	r3, [pc, #412]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 80037bc:	6a1b      	ldr	r3, [r3, #32]
 80037be:	4a66      	ldr	r2, [pc, #408]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 80037c0:	f023 0301 	bic.w	r3, r3, #1
 80037c4:	6213      	str	r3, [r2, #32]
 80037c6:	4b64      	ldr	r3, [pc, #400]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 80037c8:	6a1b      	ldr	r3, [r3, #32]
 80037ca:	4a63      	ldr	r2, [pc, #396]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 80037cc:	f023 0304 	bic.w	r3, r3, #4
 80037d0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d015      	beq.n	8003806 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037da:	f7fe fecd 	bl	8002578 <HAL_GetTick>
 80037de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037e0:	e00a      	b.n	80037f8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037e2:	f7fe fec9 	bl	8002578 <HAL_GetTick>
 80037e6:	4602      	mov	r2, r0
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	1ad3      	subs	r3, r2, r3
 80037ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d901      	bls.n	80037f8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80037f4:	2303      	movs	r3, #3
 80037f6:	e0ab      	b.n	8003950 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037f8:	4b57      	ldr	r3, [pc, #348]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 80037fa:	6a1b      	ldr	r3, [r3, #32]
 80037fc:	f003 0302 	and.w	r3, r3, #2
 8003800:	2b00      	cmp	r3, #0
 8003802:	d0ee      	beq.n	80037e2 <HAL_RCC_OscConfig+0x37e>
 8003804:	e014      	b.n	8003830 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003806:	f7fe feb7 	bl	8002578 <HAL_GetTick>
 800380a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800380c:	e00a      	b.n	8003824 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800380e:	f7fe feb3 	bl	8002578 <HAL_GetTick>
 8003812:	4602      	mov	r2, r0
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	f241 3288 	movw	r2, #5000	; 0x1388
 800381c:	4293      	cmp	r3, r2
 800381e:	d901      	bls.n	8003824 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003820:	2303      	movs	r3, #3
 8003822:	e095      	b.n	8003950 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003824:	4b4c      	ldr	r3, [pc, #304]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 8003826:	6a1b      	ldr	r3, [r3, #32]
 8003828:	f003 0302 	and.w	r3, r3, #2
 800382c:	2b00      	cmp	r3, #0
 800382e:	d1ee      	bne.n	800380e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003830:	7dfb      	ldrb	r3, [r7, #23]
 8003832:	2b01      	cmp	r3, #1
 8003834:	d105      	bne.n	8003842 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003836:	4b48      	ldr	r3, [pc, #288]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 8003838:	69db      	ldr	r3, [r3, #28]
 800383a:	4a47      	ldr	r2, [pc, #284]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 800383c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003840:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	69db      	ldr	r3, [r3, #28]
 8003846:	2b00      	cmp	r3, #0
 8003848:	f000 8081 	beq.w	800394e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800384c:	4b42      	ldr	r3, [pc, #264]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f003 030c 	and.w	r3, r3, #12
 8003854:	2b08      	cmp	r3, #8
 8003856:	d061      	beq.n	800391c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	69db      	ldr	r3, [r3, #28]
 800385c:	2b02      	cmp	r3, #2
 800385e:	d146      	bne.n	80038ee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003860:	4b3f      	ldr	r3, [pc, #252]	; (8003960 <HAL_RCC_OscConfig+0x4fc>)
 8003862:	2200      	movs	r2, #0
 8003864:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003866:	f7fe fe87 	bl	8002578 <HAL_GetTick>
 800386a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800386c:	e008      	b.n	8003880 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800386e:	f7fe fe83 	bl	8002578 <HAL_GetTick>
 8003872:	4602      	mov	r2, r0
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	1ad3      	subs	r3, r2, r3
 8003878:	2b02      	cmp	r3, #2
 800387a:	d901      	bls.n	8003880 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800387c:	2303      	movs	r3, #3
 800387e:	e067      	b.n	8003950 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003880:	4b35      	ldr	r3, [pc, #212]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003888:	2b00      	cmp	r3, #0
 800388a:	d1f0      	bne.n	800386e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6a1b      	ldr	r3, [r3, #32]
 8003890:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003894:	d108      	bne.n	80038a8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003896:	4b30      	ldr	r3, [pc, #192]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	492d      	ldr	r1, [pc, #180]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 80038a4:	4313      	orrs	r3, r2
 80038a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038a8:	4b2b      	ldr	r3, [pc, #172]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6a19      	ldr	r1, [r3, #32]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b8:	430b      	orrs	r3, r1
 80038ba:	4927      	ldr	r1, [pc, #156]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 80038bc:	4313      	orrs	r3, r2
 80038be:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038c0:	4b27      	ldr	r3, [pc, #156]	; (8003960 <HAL_RCC_OscConfig+0x4fc>)
 80038c2:	2201      	movs	r2, #1
 80038c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c6:	f7fe fe57 	bl	8002578 <HAL_GetTick>
 80038ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038cc:	e008      	b.n	80038e0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038ce:	f7fe fe53 	bl	8002578 <HAL_GetTick>
 80038d2:	4602      	mov	r2, r0
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	2b02      	cmp	r3, #2
 80038da:	d901      	bls.n	80038e0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	e037      	b.n	8003950 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038e0:	4b1d      	ldr	r3, [pc, #116]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d0f0      	beq.n	80038ce <HAL_RCC_OscConfig+0x46a>
 80038ec:	e02f      	b.n	800394e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038ee:	4b1c      	ldr	r3, [pc, #112]	; (8003960 <HAL_RCC_OscConfig+0x4fc>)
 80038f0:	2200      	movs	r2, #0
 80038f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038f4:	f7fe fe40 	bl	8002578 <HAL_GetTick>
 80038f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038fa:	e008      	b.n	800390e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038fc:	f7fe fe3c 	bl	8002578 <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	2b02      	cmp	r3, #2
 8003908:	d901      	bls.n	800390e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800390a:	2303      	movs	r3, #3
 800390c:	e020      	b.n	8003950 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800390e:	4b12      	ldr	r3, [pc, #72]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003916:	2b00      	cmp	r3, #0
 8003918:	d1f0      	bne.n	80038fc <HAL_RCC_OscConfig+0x498>
 800391a:	e018      	b.n	800394e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	69db      	ldr	r3, [r3, #28]
 8003920:	2b01      	cmp	r3, #1
 8003922:	d101      	bne.n	8003928 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e013      	b.n	8003950 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003928:	4b0b      	ldr	r3, [pc, #44]	; (8003958 <HAL_RCC_OscConfig+0x4f4>)
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6a1b      	ldr	r3, [r3, #32]
 8003938:	429a      	cmp	r2, r3
 800393a:	d106      	bne.n	800394a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003946:	429a      	cmp	r2, r3
 8003948:	d001      	beq.n	800394e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e000      	b.n	8003950 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800394e:	2300      	movs	r3, #0
}
 8003950:	4618      	mov	r0, r3
 8003952:	3718      	adds	r7, #24
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}
 8003958:	40021000 	.word	0x40021000
 800395c:	40007000 	.word	0x40007000
 8003960:	42420060 	.word	0x42420060

08003964 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
 800396c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d101      	bne.n	8003978 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	e0d0      	b.n	8003b1a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003978:	4b6a      	ldr	r3, [pc, #424]	; (8003b24 <HAL_RCC_ClockConfig+0x1c0>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0307 	and.w	r3, r3, #7
 8003980:	683a      	ldr	r2, [r7, #0]
 8003982:	429a      	cmp	r2, r3
 8003984:	d910      	bls.n	80039a8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003986:	4b67      	ldr	r3, [pc, #412]	; (8003b24 <HAL_RCC_ClockConfig+0x1c0>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f023 0207 	bic.w	r2, r3, #7
 800398e:	4965      	ldr	r1, [pc, #404]	; (8003b24 <HAL_RCC_ClockConfig+0x1c0>)
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	4313      	orrs	r3, r2
 8003994:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003996:	4b63      	ldr	r3, [pc, #396]	; (8003b24 <HAL_RCC_ClockConfig+0x1c0>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 0307 	and.w	r3, r3, #7
 800399e:	683a      	ldr	r2, [r7, #0]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d001      	beq.n	80039a8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e0b8      	b.n	8003b1a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 0302 	and.w	r3, r3, #2
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d020      	beq.n	80039f6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 0304 	and.w	r3, r3, #4
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d005      	beq.n	80039cc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039c0:	4b59      	ldr	r3, [pc, #356]	; (8003b28 <HAL_RCC_ClockConfig+0x1c4>)
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	4a58      	ldr	r2, [pc, #352]	; (8003b28 <HAL_RCC_ClockConfig+0x1c4>)
 80039c6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80039ca:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 0308 	and.w	r3, r3, #8
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d005      	beq.n	80039e4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039d8:	4b53      	ldr	r3, [pc, #332]	; (8003b28 <HAL_RCC_ClockConfig+0x1c4>)
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	4a52      	ldr	r2, [pc, #328]	; (8003b28 <HAL_RCC_ClockConfig+0x1c4>)
 80039de:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80039e2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039e4:	4b50      	ldr	r3, [pc, #320]	; (8003b28 <HAL_RCC_ClockConfig+0x1c4>)
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	494d      	ldr	r1, [pc, #308]	; (8003b28 <HAL_RCC_ClockConfig+0x1c4>)
 80039f2:	4313      	orrs	r3, r2
 80039f4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0301 	and.w	r3, r3, #1
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d040      	beq.n	8003a84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	2b01      	cmp	r3, #1
 8003a08:	d107      	bne.n	8003a1a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a0a:	4b47      	ldr	r3, [pc, #284]	; (8003b28 <HAL_RCC_ClockConfig+0x1c4>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d115      	bne.n	8003a42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e07f      	b.n	8003b1a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	2b02      	cmp	r3, #2
 8003a20:	d107      	bne.n	8003a32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a22:	4b41      	ldr	r3, [pc, #260]	; (8003b28 <HAL_RCC_ClockConfig+0x1c4>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d109      	bne.n	8003a42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e073      	b.n	8003b1a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a32:	4b3d      	ldr	r3, [pc, #244]	; (8003b28 <HAL_RCC_ClockConfig+0x1c4>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0302 	and.w	r3, r3, #2
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d101      	bne.n	8003a42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e06b      	b.n	8003b1a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a42:	4b39      	ldr	r3, [pc, #228]	; (8003b28 <HAL_RCC_ClockConfig+0x1c4>)
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	f023 0203 	bic.w	r2, r3, #3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	4936      	ldr	r1, [pc, #216]	; (8003b28 <HAL_RCC_ClockConfig+0x1c4>)
 8003a50:	4313      	orrs	r3, r2
 8003a52:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a54:	f7fe fd90 	bl	8002578 <HAL_GetTick>
 8003a58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a5a:	e00a      	b.n	8003a72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a5c:	f7fe fd8c 	bl	8002578 <HAL_GetTick>
 8003a60:	4602      	mov	r2, r0
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d901      	bls.n	8003a72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	e053      	b.n	8003b1a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a72:	4b2d      	ldr	r3, [pc, #180]	; (8003b28 <HAL_RCC_ClockConfig+0x1c4>)
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	f003 020c 	and.w	r2, r3, #12
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d1eb      	bne.n	8003a5c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a84:	4b27      	ldr	r3, [pc, #156]	; (8003b24 <HAL_RCC_ClockConfig+0x1c0>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0307 	and.w	r3, r3, #7
 8003a8c:	683a      	ldr	r2, [r7, #0]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d210      	bcs.n	8003ab4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a92:	4b24      	ldr	r3, [pc, #144]	; (8003b24 <HAL_RCC_ClockConfig+0x1c0>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f023 0207 	bic.w	r2, r3, #7
 8003a9a:	4922      	ldr	r1, [pc, #136]	; (8003b24 <HAL_RCC_ClockConfig+0x1c0>)
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aa2:	4b20      	ldr	r3, [pc, #128]	; (8003b24 <HAL_RCC_ClockConfig+0x1c0>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0307 	and.w	r3, r3, #7
 8003aaa:	683a      	ldr	r2, [r7, #0]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d001      	beq.n	8003ab4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e032      	b.n	8003b1a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0304 	and.w	r3, r3, #4
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d008      	beq.n	8003ad2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ac0:	4b19      	ldr	r3, [pc, #100]	; (8003b28 <HAL_RCC_ClockConfig+0x1c4>)
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	4916      	ldr	r1, [pc, #88]	; (8003b28 <HAL_RCC_ClockConfig+0x1c4>)
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 0308 	and.w	r3, r3, #8
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d009      	beq.n	8003af2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003ade:	4b12      	ldr	r3, [pc, #72]	; (8003b28 <HAL_RCC_ClockConfig+0x1c4>)
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	691b      	ldr	r3, [r3, #16]
 8003aea:	00db      	lsls	r3, r3, #3
 8003aec:	490e      	ldr	r1, [pc, #56]	; (8003b28 <HAL_RCC_ClockConfig+0x1c4>)
 8003aee:	4313      	orrs	r3, r2
 8003af0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003af2:	f000 f821 	bl	8003b38 <HAL_RCC_GetSysClockFreq>
 8003af6:	4601      	mov	r1, r0
 8003af8:	4b0b      	ldr	r3, [pc, #44]	; (8003b28 <HAL_RCC_ClockConfig+0x1c4>)
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	091b      	lsrs	r3, r3, #4
 8003afe:	f003 030f 	and.w	r3, r3, #15
 8003b02:	4a0a      	ldr	r2, [pc, #40]	; (8003b2c <HAL_RCC_ClockConfig+0x1c8>)
 8003b04:	5cd3      	ldrb	r3, [r2, r3]
 8003b06:	fa21 f303 	lsr.w	r3, r1, r3
 8003b0a:	4a09      	ldr	r2, [pc, #36]	; (8003b30 <HAL_RCC_ClockConfig+0x1cc>)
 8003b0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003b0e:	4b09      	ldr	r3, [pc, #36]	; (8003b34 <HAL_RCC_ClockConfig+0x1d0>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4618      	mov	r0, r3
 8003b14:	f7fe fcee 	bl	80024f4 <HAL_InitTick>

  return HAL_OK;
 8003b18:	2300      	movs	r3, #0
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3710      	adds	r7, #16
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	40022000 	.word	0x40022000
 8003b28:	40021000 	.word	0x40021000
 8003b2c:	08007d70 	.word	0x08007d70
 8003b30:	20000400 	.word	0x20000400
 8003b34:	20000a44 	.word	0x20000a44

08003b38 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b38:	b490      	push	{r4, r7}
 8003b3a:	b08a      	sub	sp, #40	; 0x28
 8003b3c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003b3e:	4b2a      	ldr	r3, [pc, #168]	; (8003be8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003b40:	1d3c      	adds	r4, r7, #4
 8003b42:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b44:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003b48:	4b28      	ldr	r3, [pc, #160]	; (8003bec <HAL_RCC_GetSysClockFreq+0xb4>)
 8003b4a:	881b      	ldrh	r3, [r3, #0]
 8003b4c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	61fb      	str	r3, [r7, #28]
 8003b52:	2300      	movs	r3, #0
 8003b54:	61bb      	str	r3, [r7, #24]
 8003b56:	2300      	movs	r3, #0
 8003b58:	627b      	str	r3, [r7, #36]	; 0x24
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003b62:	4b23      	ldr	r3, [pc, #140]	; (8003bf0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	f003 030c 	and.w	r3, r3, #12
 8003b6e:	2b04      	cmp	r3, #4
 8003b70:	d002      	beq.n	8003b78 <HAL_RCC_GetSysClockFreq+0x40>
 8003b72:	2b08      	cmp	r3, #8
 8003b74:	d003      	beq.n	8003b7e <HAL_RCC_GetSysClockFreq+0x46>
 8003b76:	e02d      	b.n	8003bd4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b78:	4b1e      	ldr	r3, [pc, #120]	; (8003bf4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b7a:	623b      	str	r3, [r7, #32]
      break;
 8003b7c:	e02d      	b.n	8003bda <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003b7e:	69fb      	ldr	r3, [r7, #28]
 8003b80:	0c9b      	lsrs	r3, r3, #18
 8003b82:	f003 030f 	and.w	r3, r3, #15
 8003b86:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003b8a:	4413      	add	r3, r2
 8003b8c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003b90:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d013      	beq.n	8003bc4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003b9c:	4b14      	ldr	r3, [pc, #80]	; (8003bf0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	0c5b      	lsrs	r3, r3, #17
 8003ba2:	f003 0301 	and.w	r3, r3, #1
 8003ba6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003baa:	4413      	add	r3, r2
 8003bac:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003bb0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	4a0f      	ldr	r2, [pc, #60]	; (8003bf4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003bb6:	fb02 f203 	mul.w	r2, r2, r3
 8003bba:	69bb      	ldr	r3, [r7, #24]
 8003bbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bc0:	627b      	str	r3, [r7, #36]	; 0x24
 8003bc2:	e004      	b.n	8003bce <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	4a0c      	ldr	r2, [pc, #48]	; (8003bf8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003bc8:	fb02 f303 	mul.w	r3, r2, r3
 8003bcc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd0:	623b      	str	r3, [r7, #32]
      break;
 8003bd2:	e002      	b.n	8003bda <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003bd4:	4b07      	ldr	r3, [pc, #28]	; (8003bf4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003bd6:	623b      	str	r3, [r7, #32]
      break;
 8003bd8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bda:	6a3b      	ldr	r3, [r7, #32]
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3728      	adds	r7, #40	; 0x28
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bc90      	pop	{r4, r7}
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	08007d5c 	.word	0x08007d5c
 8003bec:	08007d6c 	.word	0x08007d6c
 8003bf0:	40021000 	.word	0x40021000
 8003bf4:	007a1200 	.word	0x007a1200
 8003bf8:	003d0900 	.word	0x003d0900

08003bfc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c00:	4b02      	ldr	r3, [pc, #8]	; (8003c0c <HAL_RCC_GetHCLKFreq+0x10>)
 8003c02:	681b      	ldr	r3, [r3, #0]
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bc80      	pop	{r7}
 8003c0a:	4770      	bx	lr
 8003c0c:	20000400 	.word	0x20000400

08003c10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c14:	f7ff fff2 	bl	8003bfc <HAL_RCC_GetHCLKFreq>
 8003c18:	4601      	mov	r1, r0
 8003c1a:	4b05      	ldr	r3, [pc, #20]	; (8003c30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	0a1b      	lsrs	r3, r3, #8
 8003c20:	f003 0307 	and.w	r3, r3, #7
 8003c24:	4a03      	ldr	r2, [pc, #12]	; (8003c34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c26:	5cd3      	ldrb	r3, [r2, r3]
 8003c28:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	40021000 	.word	0x40021000
 8003c34:	08007d80 	.word	0x08007d80

08003c38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c3c:	f7ff ffde 	bl	8003bfc <HAL_RCC_GetHCLKFreq>
 8003c40:	4601      	mov	r1, r0
 8003c42:	4b05      	ldr	r3, [pc, #20]	; (8003c58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	0adb      	lsrs	r3, r3, #11
 8003c48:	f003 0307 	and.w	r3, r3, #7
 8003c4c:	4a03      	ldr	r2, [pc, #12]	; (8003c5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c4e:	5cd3      	ldrb	r3, [r2, r3]
 8003c50:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	40021000 	.word	0x40021000
 8003c5c:	08007d80 	.word	0x08007d80

08003c60 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b085      	sub	sp, #20
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003c68:	4b0a      	ldr	r3, [pc, #40]	; (8003c94 <RCC_Delay+0x34>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a0a      	ldr	r2, [pc, #40]	; (8003c98 <RCC_Delay+0x38>)
 8003c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c72:	0a5b      	lsrs	r3, r3, #9
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	fb02 f303 	mul.w	r3, r2, r3
 8003c7a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003c7c:	bf00      	nop
  }
  while (Delay --);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	1e5a      	subs	r2, r3, #1
 8003c82:	60fa      	str	r2, [r7, #12]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d1f9      	bne.n	8003c7c <RCC_Delay+0x1c>
}
 8003c88:	bf00      	nop
 8003c8a:	3714      	adds	r7, #20
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bc80      	pop	{r7}
 8003c90:	4770      	bx	lr
 8003c92:	bf00      	nop
 8003c94:	20000400 	.word	0x20000400
 8003c98:	10624dd3 	.word	0x10624dd3

08003c9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b082      	sub	sp, #8
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d101      	bne.n	8003cae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e01d      	b.n	8003cea <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d106      	bne.n	8003cc8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f7fd fd44 	bl	8001750 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2202      	movs	r2, #2
 8003ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	3304      	adds	r3, #4
 8003cd8:	4619      	mov	r1, r3
 8003cda:	4610      	mov	r0, r2
 8003cdc:	f000 fb62 	bl	80043a4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ce8:	2300      	movs	r3, #0
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3708      	adds	r7, #8
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}

08003cf2 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003cf2:	b580      	push	{r7, lr}
 8003cf4:	b082      	sub	sp, #8
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d101      	bne.n	8003d04 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003d00:	2301      	movs	r3, #1
 8003d02:	e01d      	b.n	8003d40 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d106      	bne.n	8003d1e <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2200      	movs	r2, #0
 8003d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003d18:	6878      	ldr	r0, [r7, #4]
 8003d1a:	f000 f815 	bl	8003d48 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2202      	movs	r2, #2
 8003d22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	3304      	adds	r3, #4
 8003d2e:	4619      	mov	r1, r3
 8003d30:	4610      	mov	r0, r2
 8003d32:	f000 fb37 	bl	80043a4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3708      	adds	r7, #8
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}

08003d48 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003d50:	bf00      	nop
 8003d52:	370c      	adds	r7, #12
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bc80      	pop	{r7}
 8003d58:	4770      	bx	lr
	...

08003d5c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	2b0c      	cmp	r3, #12
 8003d6a:	d841      	bhi.n	8003df0 <HAL_TIM_IC_Start_IT+0x94>
 8003d6c:	a201      	add	r2, pc, #4	; (adr r2, 8003d74 <HAL_TIM_IC_Start_IT+0x18>)
 8003d6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d72:	bf00      	nop
 8003d74:	08003da9 	.word	0x08003da9
 8003d78:	08003df1 	.word	0x08003df1
 8003d7c:	08003df1 	.word	0x08003df1
 8003d80:	08003df1 	.word	0x08003df1
 8003d84:	08003dbb 	.word	0x08003dbb
 8003d88:	08003df1 	.word	0x08003df1
 8003d8c:	08003df1 	.word	0x08003df1
 8003d90:	08003df1 	.word	0x08003df1
 8003d94:	08003dcd 	.word	0x08003dcd
 8003d98:	08003df1 	.word	0x08003df1
 8003d9c:	08003df1 	.word	0x08003df1
 8003da0:	08003df1 	.word	0x08003df1
 8003da4:	08003ddf 	.word	0x08003ddf
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68da      	ldr	r2, [r3, #12]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f042 0202 	orr.w	r2, r2, #2
 8003db6:	60da      	str	r2, [r3, #12]
      break;
 8003db8:	e01b      	b.n	8003df2 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	68da      	ldr	r2, [r3, #12]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f042 0204 	orr.w	r2, r2, #4
 8003dc8:	60da      	str	r2, [r3, #12]
      break;
 8003dca:	e012      	b.n	8003df2 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	68da      	ldr	r2, [r3, #12]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f042 0208 	orr.w	r2, r2, #8
 8003dda:	60da      	str	r2, [r3, #12]
      break;
 8003ddc:	e009      	b.n	8003df2 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	68da      	ldr	r2, [r3, #12]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f042 0210 	orr.w	r2, r2, #16
 8003dec:	60da      	str	r2, [r3, #12]
      break;
 8003dee:	e000      	b.n	8003df2 <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8003df0:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2201      	movs	r2, #1
 8003df8:	6839      	ldr	r1, [r7, #0]
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f000 fcd7 	bl	80047ae <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	f003 0307 	and.w	r3, r3, #7
 8003e0a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2b06      	cmp	r3, #6
 8003e10:	d007      	beq.n	8003e22 <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f042 0201 	orr.w	r2, r2, #1
 8003e20:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e22:	2300      	movs	r3, #0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3710      	adds	r7, #16
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}

08003e2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b082      	sub	sp, #8
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	691b      	ldr	r3, [r3, #16]
 8003e3a:	f003 0302 	and.w	r3, r3, #2
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d122      	bne.n	8003e88 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	f003 0302 	and.w	r3, r3, #2
 8003e4c:	2b02      	cmp	r3, #2
 8003e4e:	d11b      	bne.n	8003e88 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f06f 0202 	mvn.w	r2, #2
 8003e58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2201      	movs	r2, #1
 8003e5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	699b      	ldr	r3, [r3, #24]
 8003e66:	f003 0303 	and.w	r3, r3, #3
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d003      	beq.n	8003e76 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f7fd fe16 	bl	8001aa0 <HAL_TIM_IC_CaptureCallback>
 8003e74:	e005      	b.n	8003e82 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f000 fa78 	bl	800436c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	f000 fa7e 	bl	800437e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2200      	movs	r2, #0
 8003e86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	691b      	ldr	r3, [r3, #16]
 8003e8e:	f003 0304 	and.w	r3, r3, #4
 8003e92:	2b04      	cmp	r3, #4
 8003e94:	d122      	bne.n	8003edc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	f003 0304 	and.w	r3, r3, #4
 8003ea0:	2b04      	cmp	r3, #4
 8003ea2:	d11b      	bne.n	8003edc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f06f 0204 	mvn.w	r2, #4
 8003eac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2202      	movs	r2, #2
 8003eb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	699b      	ldr	r3, [r3, #24]
 8003eba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d003      	beq.n	8003eca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f7fd fdec 	bl	8001aa0 <HAL_TIM_IC_CaptureCallback>
 8003ec8:	e005      	b.n	8003ed6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f000 fa4e 	bl	800436c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	f000 fa54 	bl	800437e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	691b      	ldr	r3, [r3, #16]
 8003ee2:	f003 0308 	and.w	r3, r3, #8
 8003ee6:	2b08      	cmp	r3, #8
 8003ee8:	d122      	bne.n	8003f30 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	f003 0308 	and.w	r3, r3, #8
 8003ef4:	2b08      	cmp	r3, #8
 8003ef6:	d11b      	bne.n	8003f30 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f06f 0208 	mvn.w	r2, #8
 8003f00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2204      	movs	r2, #4
 8003f06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	69db      	ldr	r3, [r3, #28]
 8003f0e:	f003 0303 	and.w	r3, r3, #3
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d003      	beq.n	8003f1e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f7fd fdc2 	bl	8001aa0 <HAL_TIM_IC_CaptureCallback>
 8003f1c:	e005      	b.n	8003f2a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f000 fa24 	bl	800436c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f000 fa2a 	bl	800437e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	691b      	ldr	r3, [r3, #16]
 8003f36:	f003 0310 	and.w	r3, r3, #16
 8003f3a:	2b10      	cmp	r3, #16
 8003f3c:	d122      	bne.n	8003f84 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	68db      	ldr	r3, [r3, #12]
 8003f44:	f003 0310 	and.w	r3, r3, #16
 8003f48:	2b10      	cmp	r3, #16
 8003f4a:	d11b      	bne.n	8003f84 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f06f 0210 	mvn.w	r2, #16
 8003f54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2208      	movs	r2, #8
 8003f5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	69db      	ldr	r3, [r3, #28]
 8003f62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d003      	beq.n	8003f72 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f7fd fd98 	bl	8001aa0 <HAL_TIM_IC_CaptureCallback>
 8003f70:	e005      	b.n	8003f7e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f000 f9fa 	bl	800436c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f000 fa00 	bl	800437e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2200      	movs	r2, #0
 8003f82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	691b      	ldr	r3, [r3, #16]
 8003f8a:	f003 0301 	and.w	r3, r3, #1
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d10e      	bne.n	8003fb0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	f003 0301 	and.w	r3, r3, #1
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d107      	bne.n	8003fb0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f06f 0201 	mvn.w	r2, #1
 8003fa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f7fd fd20 	bl	80019f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	691b      	ldr	r3, [r3, #16]
 8003fb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fba:	2b80      	cmp	r3, #128	; 0x80
 8003fbc:	d10e      	bne.n	8003fdc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fc8:	2b80      	cmp	r3, #128	; 0x80
 8003fca:	d107      	bne.n	8003fdc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003fd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f000 fc5a 	bl	8004890 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	691b      	ldr	r3, [r3, #16]
 8003fe2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fe6:	2b40      	cmp	r3, #64	; 0x40
 8003fe8:	d10e      	bne.n	8004008 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ff4:	2b40      	cmp	r3, #64	; 0x40
 8003ff6:	d107      	bne.n	8004008 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004000:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f000 f9c4 	bl	8004390 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	f003 0320 	and.w	r3, r3, #32
 8004012:	2b20      	cmp	r3, #32
 8004014:	d10e      	bne.n	8004034 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	f003 0320 	and.w	r3, r3, #32
 8004020:	2b20      	cmp	r3, #32
 8004022:	d107      	bne.n	8004034 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f06f 0220 	mvn.w	r2, #32
 800402c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f000 fc25 	bl	800487e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004034:	bf00      	nop
 8004036:	3708      	adds	r7, #8
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}

0800403c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af00      	add	r7, sp, #0
 8004042:	60f8      	str	r0, [r7, #12]
 8004044:	60b9      	str	r1, [r7, #8]
 8004046:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800404e:	2b01      	cmp	r3, #1
 8004050:	d101      	bne.n	8004056 <HAL_TIM_IC_ConfigChannel+0x1a>
 8004052:	2302      	movs	r3, #2
 8004054:	e08a      	b.n	800416c <HAL_TIM_IC_ConfigChannel+0x130>
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2201      	movs	r2, #1
 800405a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2202      	movs	r2, #2
 8004062:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d11b      	bne.n	80040a4 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	6818      	ldr	r0, [r3, #0]
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	6819      	ldr	r1, [r3, #0]
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	685a      	ldr	r2, [r3, #4]
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	f000 f9f4 	bl	8004468 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	699a      	ldr	r2, [r3, #24]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f022 020c 	bic.w	r2, r2, #12
 800408e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	6999      	ldr	r1, [r3, #24]
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	689a      	ldr	r2, [r3, #8]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	430a      	orrs	r2, r1
 80040a0:	619a      	str	r2, [r3, #24]
 80040a2:	e05a      	b.n	800415a <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2b04      	cmp	r3, #4
 80040a8:	d11c      	bne.n	80040e4 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6818      	ldr	r0, [r3, #0]
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	6819      	ldr	r1, [r3, #0]
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	685a      	ldr	r2, [r3, #4]
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	68db      	ldr	r3, [r3, #12]
 80040ba:	f000 fa5d 	bl	8004578 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	699a      	ldr	r2, [r3, #24]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80040cc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	6999      	ldr	r1, [r3, #24]
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	021a      	lsls	r2, r3, #8
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	430a      	orrs	r2, r1
 80040e0:	619a      	str	r2, [r3, #24]
 80040e2:	e03a      	b.n	800415a <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2b08      	cmp	r3, #8
 80040e8:	d11b      	bne.n	8004122 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	6818      	ldr	r0, [r3, #0]
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	6819      	ldr	r1, [r3, #0]
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	685a      	ldr	r2, [r3, #4]
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	f000 faa8 	bl	800464e <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	69da      	ldr	r2, [r3, #28]
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f022 020c 	bic.w	r2, r2, #12
 800410c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	69d9      	ldr	r1, [r3, #28]
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	689a      	ldr	r2, [r3, #8]
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	430a      	orrs	r2, r1
 800411e:	61da      	str	r2, [r3, #28]
 8004120:	e01b      	b.n	800415a <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	6818      	ldr	r0, [r3, #0]
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	6819      	ldr	r1, [r3, #0]
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	685a      	ldr	r2, [r3, #4]
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	f000 fac7 	bl	80046c4 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	69da      	ldr	r2, [r3, #28]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004144:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	69d9      	ldr	r1, [r3, #28]
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	021a      	lsls	r2, r3, #8
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	430a      	orrs	r2, r1
 8004158:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2201      	movs	r2, #1
 800415e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2200      	movs	r2, #0
 8004166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800416a:	2300      	movs	r3, #0
}
 800416c:	4618      	mov	r0, r3
 800416e:	3710      	adds	r7, #16
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}

08004174 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b084      	sub	sp, #16
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004184:	2b01      	cmp	r3, #1
 8004186:	d101      	bne.n	800418c <HAL_TIM_ConfigClockSource+0x18>
 8004188:	2302      	movs	r3, #2
 800418a:	e0a6      	b.n	80042da <HAL_TIM_ConfigClockSource+0x166>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2202      	movs	r2, #2
 8004198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80041aa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80041b2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	68fa      	ldr	r2, [r7, #12]
 80041ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2b40      	cmp	r3, #64	; 0x40
 80041c2:	d067      	beq.n	8004294 <HAL_TIM_ConfigClockSource+0x120>
 80041c4:	2b40      	cmp	r3, #64	; 0x40
 80041c6:	d80b      	bhi.n	80041e0 <HAL_TIM_ConfigClockSource+0x6c>
 80041c8:	2b10      	cmp	r3, #16
 80041ca:	d073      	beq.n	80042b4 <HAL_TIM_ConfigClockSource+0x140>
 80041cc:	2b10      	cmp	r3, #16
 80041ce:	d802      	bhi.n	80041d6 <HAL_TIM_ConfigClockSource+0x62>
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d06f      	beq.n	80042b4 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80041d4:	e078      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80041d6:	2b20      	cmp	r3, #32
 80041d8:	d06c      	beq.n	80042b4 <HAL_TIM_ConfigClockSource+0x140>
 80041da:	2b30      	cmp	r3, #48	; 0x30
 80041dc:	d06a      	beq.n	80042b4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80041de:	e073      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80041e0:	2b70      	cmp	r3, #112	; 0x70
 80041e2:	d00d      	beq.n	8004200 <HAL_TIM_ConfigClockSource+0x8c>
 80041e4:	2b70      	cmp	r3, #112	; 0x70
 80041e6:	d804      	bhi.n	80041f2 <HAL_TIM_ConfigClockSource+0x7e>
 80041e8:	2b50      	cmp	r3, #80	; 0x50
 80041ea:	d033      	beq.n	8004254 <HAL_TIM_ConfigClockSource+0xe0>
 80041ec:	2b60      	cmp	r3, #96	; 0x60
 80041ee:	d041      	beq.n	8004274 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80041f0:	e06a      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80041f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041f6:	d066      	beq.n	80042c6 <HAL_TIM_ConfigClockSource+0x152>
 80041f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041fc:	d017      	beq.n	800422e <HAL_TIM_ConfigClockSource+0xba>
      break;
 80041fe:	e063      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6818      	ldr	r0, [r3, #0]
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	6899      	ldr	r1, [r3, #8]
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	685a      	ldr	r2, [r3, #4]
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	f000 faae 	bl	8004770 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004222:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	68fa      	ldr	r2, [r7, #12]
 800422a:	609a      	str	r2, [r3, #8]
      break;
 800422c:	e04c      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6818      	ldr	r0, [r3, #0]
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	6899      	ldr	r1, [r3, #8]
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	685a      	ldr	r2, [r3, #4]
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	68db      	ldr	r3, [r3, #12]
 800423e:	f000 fa97 	bl	8004770 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	689a      	ldr	r2, [r3, #8]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004250:	609a      	str	r2, [r3, #8]
      break;
 8004252:	e039      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6818      	ldr	r0, [r3, #0]
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	6859      	ldr	r1, [r3, #4]
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	68db      	ldr	r3, [r3, #12]
 8004260:	461a      	mov	r2, r3
 8004262:	f000 f95b 	bl	800451c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	2150      	movs	r1, #80	; 0x50
 800426c:	4618      	mov	r0, r3
 800426e:	f000 fa65 	bl	800473c <TIM_ITRx_SetConfig>
      break;
 8004272:	e029      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6818      	ldr	r0, [r3, #0]
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	6859      	ldr	r1, [r3, #4]
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	461a      	mov	r2, r3
 8004282:	f000 f9b5 	bl	80045f0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	2160      	movs	r1, #96	; 0x60
 800428c:	4618      	mov	r0, r3
 800428e:	f000 fa55 	bl	800473c <TIM_ITRx_SetConfig>
      break;
 8004292:	e019      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6818      	ldr	r0, [r3, #0]
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	6859      	ldr	r1, [r3, #4]
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	461a      	mov	r2, r3
 80042a2:	f000 f93b 	bl	800451c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	2140      	movs	r1, #64	; 0x40
 80042ac:	4618      	mov	r0, r3
 80042ae:	f000 fa45 	bl	800473c <TIM_ITRx_SetConfig>
      break;
 80042b2:	e009      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4619      	mov	r1, r3
 80042be:	4610      	mov	r0, r2
 80042c0:	f000 fa3c 	bl	800473c <TIM_ITRx_SetConfig>
      break;
 80042c4:	e000      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80042c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2201      	movs	r2, #1
 80042cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80042d8:	2300      	movs	r3, #0
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3710      	adds	r7, #16
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
	...

080042e4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b085      	sub	sp, #20
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80042ee:	2300      	movs	r3, #0
 80042f0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	2b0c      	cmp	r3, #12
 80042f6:	d831      	bhi.n	800435c <HAL_TIM_ReadCapturedValue+0x78>
 80042f8:	a201      	add	r2, pc, #4	; (adr r2, 8004300 <HAL_TIM_ReadCapturedValue+0x1c>)
 80042fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042fe:	bf00      	nop
 8004300:	08004335 	.word	0x08004335
 8004304:	0800435d 	.word	0x0800435d
 8004308:	0800435d 	.word	0x0800435d
 800430c:	0800435d 	.word	0x0800435d
 8004310:	0800433f 	.word	0x0800433f
 8004314:	0800435d 	.word	0x0800435d
 8004318:	0800435d 	.word	0x0800435d
 800431c:	0800435d 	.word	0x0800435d
 8004320:	08004349 	.word	0x08004349
 8004324:	0800435d 	.word	0x0800435d
 8004328:	0800435d 	.word	0x0800435d
 800432c:	0800435d 	.word	0x0800435d
 8004330:	08004353 	.word	0x08004353
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800433a:	60fb      	str	r3, [r7, #12]

      break;
 800433c:	e00f      	b.n	800435e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004344:	60fb      	str	r3, [r7, #12]

      break;
 8004346:	e00a      	b.n	800435e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800434e:	60fb      	str	r3, [r7, #12]

      break;
 8004350:	e005      	b.n	800435e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004358:	60fb      	str	r3, [r7, #12]

      break;
 800435a:	e000      	b.n	800435e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800435c:	bf00      	nop
  }

  return tmpreg;
 800435e:	68fb      	ldr	r3, [r7, #12]
}
 8004360:	4618      	mov	r0, r3
 8004362:	3714      	adds	r7, #20
 8004364:	46bd      	mov	sp, r7
 8004366:	bc80      	pop	{r7}
 8004368:	4770      	bx	lr
 800436a:	bf00      	nop

0800436c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800436c:	b480      	push	{r7}
 800436e:	b083      	sub	sp, #12
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004374:	bf00      	nop
 8004376:	370c      	adds	r7, #12
 8004378:	46bd      	mov	sp, r7
 800437a:	bc80      	pop	{r7}
 800437c:	4770      	bx	lr

0800437e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800437e:	b480      	push	{r7}
 8004380:	b083      	sub	sp, #12
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004386:	bf00      	nop
 8004388:	370c      	adds	r7, #12
 800438a:	46bd      	mov	sp, r7
 800438c:	bc80      	pop	{r7}
 800438e:	4770      	bx	lr

08004390 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004390:	b480      	push	{r7}
 8004392:	b083      	sub	sp, #12
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004398:	bf00      	nop
 800439a:	370c      	adds	r7, #12
 800439c:	46bd      	mov	sp, r7
 800439e:	bc80      	pop	{r7}
 80043a0:	4770      	bx	lr
	...

080043a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b085      	sub	sp, #20
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
 80043ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	4a29      	ldr	r2, [pc, #164]	; (800445c <TIM_Base_SetConfig+0xb8>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d00b      	beq.n	80043d4 <TIM_Base_SetConfig+0x30>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043c2:	d007      	beq.n	80043d4 <TIM_Base_SetConfig+0x30>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	4a26      	ldr	r2, [pc, #152]	; (8004460 <TIM_Base_SetConfig+0xbc>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d003      	beq.n	80043d4 <TIM_Base_SetConfig+0x30>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	4a25      	ldr	r2, [pc, #148]	; (8004464 <TIM_Base_SetConfig+0xc0>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d108      	bne.n	80043e6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	68fa      	ldr	r2, [r7, #12]
 80043e2:	4313      	orrs	r3, r2
 80043e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4a1c      	ldr	r2, [pc, #112]	; (800445c <TIM_Base_SetConfig+0xb8>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d00b      	beq.n	8004406 <TIM_Base_SetConfig+0x62>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043f4:	d007      	beq.n	8004406 <TIM_Base_SetConfig+0x62>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	4a19      	ldr	r2, [pc, #100]	; (8004460 <TIM_Base_SetConfig+0xbc>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d003      	beq.n	8004406 <TIM_Base_SetConfig+0x62>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	4a18      	ldr	r2, [pc, #96]	; (8004464 <TIM_Base_SetConfig+0xc0>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d108      	bne.n	8004418 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800440c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	68fa      	ldr	r2, [r7, #12]
 8004414:	4313      	orrs	r3, r2
 8004416:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	695b      	ldr	r3, [r3, #20]
 8004422:	4313      	orrs	r3, r2
 8004424:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	68fa      	ldr	r2, [r7, #12]
 800442a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	689a      	ldr	r2, [r3, #8]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	4a07      	ldr	r2, [pc, #28]	; (800445c <TIM_Base_SetConfig+0xb8>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d103      	bne.n	800444c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	691a      	ldr	r2, [r3, #16]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	615a      	str	r2, [r3, #20]
}
 8004452:	bf00      	nop
 8004454:	3714      	adds	r7, #20
 8004456:	46bd      	mov	sp, r7
 8004458:	bc80      	pop	{r7}
 800445a:	4770      	bx	lr
 800445c:	40012c00 	.word	0x40012c00
 8004460:	40000400 	.word	0x40000400
 8004464:	40000800 	.word	0x40000800

08004468 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004468:	b480      	push	{r7}
 800446a:	b087      	sub	sp, #28
 800446c:	af00      	add	r7, sp, #0
 800446e:	60f8      	str	r0, [r7, #12]
 8004470:	60b9      	str	r1, [r7, #8]
 8004472:	607a      	str	r2, [r7, #4]
 8004474:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	6a1b      	ldr	r3, [r3, #32]
 800447a:	f023 0201 	bic.w	r2, r3, #1
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	699b      	ldr	r3, [r3, #24]
 8004486:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6a1b      	ldr	r3, [r3, #32]
 800448c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	4a1f      	ldr	r2, [pc, #124]	; (8004510 <TIM_TI1_SetConfig+0xa8>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d00b      	beq.n	80044ae <TIM_TI1_SetConfig+0x46>
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800449c:	d007      	beq.n	80044ae <TIM_TI1_SetConfig+0x46>
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	4a1c      	ldr	r2, [pc, #112]	; (8004514 <TIM_TI1_SetConfig+0xac>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d003      	beq.n	80044ae <TIM_TI1_SetConfig+0x46>
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	4a1b      	ldr	r2, [pc, #108]	; (8004518 <TIM_TI1_SetConfig+0xb0>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d101      	bne.n	80044b2 <TIM_TI1_SetConfig+0x4a>
 80044ae:	2301      	movs	r3, #1
 80044b0:	e000      	b.n	80044b4 <TIM_TI1_SetConfig+0x4c>
 80044b2:	2300      	movs	r3, #0
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d008      	beq.n	80044ca <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	f023 0303 	bic.w	r3, r3, #3
 80044be:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80044c0:	697a      	ldr	r2, [r7, #20]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	4313      	orrs	r3, r2
 80044c6:	617b      	str	r3, [r7, #20]
 80044c8:	e003      	b.n	80044d2 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	f043 0301 	orr.w	r3, r3, #1
 80044d0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80044d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	011b      	lsls	r3, r3, #4
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	697a      	ldr	r2, [r7, #20]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	f023 030a 	bic.w	r3, r3, #10
 80044ec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	f003 030a 	and.w	r3, r3, #10
 80044f4:	693a      	ldr	r2, [r7, #16]
 80044f6:	4313      	orrs	r3, r2
 80044f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	697a      	ldr	r2, [r7, #20]
 80044fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	693a      	ldr	r2, [r7, #16]
 8004504:	621a      	str	r2, [r3, #32]
}
 8004506:	bf00      	nop
 8004508:	371c      	adds	r7, #28
 800450a:	46bd      	mov	sp, r7
 800450c:	bc80      	pop	{r7}
 800450e:	4770      	bx	lr
 8004510:	40012c00 	.word	0x40012c00
 8004514:	40000400 	.word	0x40000400
 8004518:	40000800 	.word	0x40000800

0800451c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800451c:	b480      	push	{r7}
 800451e:	b087      	sub	sp, #28
 8004520:	af00      	add	r7, sp, #0
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	60b9      	str	r1, [r7, #8]
 8004526:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6a1b      	ldr	r3, [r3, #32]
 800452c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	6a1b      	ldr	r3, [r3, #32]
 8004532:	f023 0201 	bic.w	r2, r3, #1
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004546:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	011b      	lsls	r3, r3, #4
 800454c:	693a      	ldr	r2, [r7, #16]
 800454e:	4313      	orrs	r3, r2
 8004550:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	f023 030a 	bic.w	r3, r3, #10
 8004558:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800455a:	697a      	ldr	r2, [r7, #20]
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	4313      	orrs	r3, r2
 8004560:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	693a      	ldr	r2, [r7, #16]
 8004566:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	697a      	ldr	r2, [r7, #20]
 800456c:	621a      	str	r2, [r3, #32]
}
 800456e:	bf00      	nop
 8004570:	371c      	adds	r7, #28
 8004572:	46bd      	mov	sp, r7
 8004574:	bc80      	pop	{r7}
 8004576:	4770      	bx	lr

08004578 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004578:	b480      	push	{r7}
 800457a:	b087      	sub	sp, #28
 800457c:	af00      	add	r7, sp, #0
 800457e:	60f8      	str	r0, [r7, #12]
 8004580:	60b9      	str	r1, [r7, #8]
 8004582:	607a      	str	r2, [r7, #4]
 8004584:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6a1b      	ldr	r3, [r3, #32]
 800458a:	f023 0210 	bic.w	r2, r3, #16
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	699b      	ldr	r3, [r3, #24]
 8004596:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6a1b      	ldr	r3, [r3, #32]
 800459c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045a4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	021b      	lsls	r3, r3, #8
 80045aa:	697a      	ldr	r2, [r7, #20]
 80045ac:	4313      	orrs	r3, r2
 80045ae:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80045b6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	031b      	lsls	r3, r3, #12
 80045bc:	b29b      	uxth	r3, r3
 80045be:	697a      	ldr	r2, [r7, #20]
 80045c0:	4313      	orrs	r3, r2
 80045c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80045ca:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	011b      	lsls	r3, r3, #4
 80045d0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80045d4:	693a      	ldr	r2, [r7, #16]
 80045d6:	4313      	orrs	r3, r2
 80045d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	697a      	ldr	r2, [r7, #20]
 80045de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	693a      	ldr	r2, [r7, #16]
 80045e4:	621a      	str	r2, [r3, #32]
}
 80045e6:	bf00      	nop
 80045e8:	371c      	adds	r7, #28
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bc80      	pop	{r7}
 80045ee:	4770      	bx	lr

080045f0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b087      	sub	sp, #28
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	60f8      	str	r0, [r7, #12]
 80045f8:	60b9      	str	r1, [r7, #8]
 80045fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6a1b      	ldr	r3, [r3, #32]
 8004600:	f023 0210 	bic.w	r2, r3, #16
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	699b      	ldr	r3, [r3, #24]
 800460c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6a1b      	ldr	r3, [r3, #32]
 8004612:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800461a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	031b      	lsls	r3, r3, #12
 8004620:	697a      	ldr	r2, [r7, #20]
 8004622:	4313      	orrs	r3, r2
 8004624:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800462c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	011b      	lsls	r3, r3, #4
 8004632:	693a      	ldr	r2, [r7, #16]
 8004634:	4313      	orrs	r3, r2
 8004636:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	697a      	ldr	r2, [r7, #20]
 800463c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	693a      	ldr	r2, [r7, #16]
 8004642:	621a      	str	r2, [r3, #32]
}
 8004644:	bf00      	nop
 8004646:	371c      	adds	r7, #28
 8004648:	46bd      	mov	sp, r7
 800464a:	bc80      	pop	{r7}
 800464c:	4770      	bx	lr

0800464e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800464e:	b480      	push	{r7}
 8004650:	b087      	sub	sp, #28
 8004652:	af00      	add	r7, sp, #0
 8004654:	60f8      	str	r0, [r7, #12]
 8004656:	60b9      	str	r1, [r7, #8]
 8004658:	607a      	str	r2, [r7, #4]
 800465a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	6a1b      	ldr	r3, [r3, #32]
 8004660:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	69db      	ldr	r3, [r3, #28]
 800466c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	6a1b      	ldr	r3, [r3, #32]
 8004672:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	f023 0303 	bic.w	r3, r3, #3
 800467a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800467c:	697a      	ldr	r2, [r7, #20]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	4313      	orrs	r3, r2
 8004682:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800468a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	011b      	lsls	r3, r3, #4
 8004690:	b2db      	uxtb	r3, r3
 8004692:	697a      	ldr	r2, [r7, #20]
 8004694:	4313      	orrs	r3, r2
 8004696:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800469e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	021b      	lsls	r3, r3, #8
 80046a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046a8:	693a      	ldr	r2, [r7, #16]
 80046aa:	4313      	orrs	r3, r2
 80046ac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	697a      	ldr	r2, [r7, #20]
 80046b2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	693a      	ldr	r2, [r7, #16]
 80046b8:	621a      	str	r2, [r3, #32]
}
 80046ba:	bf00      	nop
 80046bc:	371c      	adds	r7, #28
 80046be:	46bd      	mov	sp, r7
 80046c0:	bc80      	pop	{r7}
 80046c2:	4770      	bx	lr

080046c4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b087      	sub	sp, #28
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	607a      	str	r2, [r7, #4]
 80046d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	6a1b      	ldr	r3, [r3, #32]
 80046d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	69db      	ldr	r3, [r3, #28]
 80046e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6a1b      	ldr	r3, [r3, #32]
 80046e8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046f0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	021b      	lsls	r3, r3, #8
 80046f6:	697a      	ldr	r2, [r7, #20]
 80046f8:	4313      	orrs	r3, r2
 80046fa:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004702:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	031b      	lsls	r3, r3, #12
 8004708:	b29b      	uxth	r3, r3
 800470a:	697a      	ldr	r2, [r7, #20]
 800470c:	4313      	orrs	r3, r2
 800470e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004716:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	031b      	lsls	r3, r3, #12
 800471c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004720:	693a      	ldr	r2, [r7, #16]
 8004722:	4313      	orrs	r3, r2
 8004724:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	697a      	ldr	r2, [r7, #20]
 800472a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	693a      	ldr	r2, [r7, #16]
 8004730:	621a      	str	r2, [r3, #32]
}
 8004732:	bf00      	nop
 8004734:	371c      	adds	r7, #28
 8004736:	46bd      	mov	sp, r7
 8004738:	bc80      	pop	{r7}
 800473a:	4770      	bx	lr

0800473c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800473c:	b480      	push	{r7}
 800473e:	b085      	sub	sp, #20
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004752:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004754:	683a      	ldr	r2, [r7, #0]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	4313      	orrs	r3, r2
 800475a:	f043 0307 	orr.w	r3, r3, #7
 800475e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	68fa      	ldr	r2, [r7, #12]
 8004764:	609a      	str	r2, [r3, #8]
}
 8004766:	bf00      	nop
 8004768:	3714      	adds	r7, #20
 800476a:	46bd      	mov	sp, r7
 800476c:	bc80      	pop	{r7}
 800476e:	4770      	bx	lr

08004770 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004770:	b480      	push	{r7}
 8004772:	b087      	sub	sp, #28
 8004774:	af00      	add	r7, sp, #0
 8004776:	60f8      	str	r0, [r7, #12]
 8004778:	60b9      	str	r1, [r7, #8]
 800477a:	607a      	str	r2, [r7, #4]
 800477c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	689b      	ldr	r3, [r3, #8]
 8004782:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800478a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	021a      	lsls	r2, r3, #8
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	431a      	orrs	r2, r3
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	4313      	orrs	r3, r2
 8004798:	697a      	ldr	r2, [r7, #20]
 800479a:	4313      	orrs	r3, r2
 800479c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	697a      	ldr	r2, [r7, #20]
 80047a2:	609a      	str	r2, [r3, #8]
}
 80047a4:	bf00      	nop
 80047a6:	371c      	adds	r7, #28
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bc80      	pop	{r7}
 80047ac:	4770      	bx	lr

080047ae <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80047ae:	b480      	push	{r7}
 80047b0:	b087      	sub	sp, #28
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	60f8      	str	r0, [r7, #12]
 80047b6:	60b9      	str	r1, [r7, #8]
 80047b8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	f003 031f 	and.w	r3, r3, #31
 80047c0:	2201      	movs	r2, #1
 80047c2:	fa02 f303 	lsl.w	r3, r2, r3
 80047c6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6a1a      	ldr	r2, [r3, #32]
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	43db      	mvns	r3, r3
 80047d0:	401a      	ands	r2, r3
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	6a1a      	ldr	r2, [r3, #32]
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	f003 031f 	and.w	r3, r3, #31
 80047e0:	6879      	ldr	r1, [r7, #4]
 80047e2:	fa01 f303 	lsl.w	r3, r1, r3
 80047e6:	431a      	orrs	r2, r3
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	621a      	str	r2, [r3, #32]
}
 80047ec:	bf00      	nop
 80047ee:	371c      	adds	r7, #28
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bc80      	pop	{r7}
 80047f4:	4770      	bx	lr

080047f6 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80047f6:	b480      	push	{r7}
 80047f8:	b085      	sub	sp, #20
 80047fa:	af00      	add	r7, sp, #0
 80047fc:	6078      	str	r0, [r7, #4]
 80047fe:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004806:	2b01      	cmp	r3, #1
 8004808:	d101      	bne.n	800480e <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800480a:	2302      	movs	r3, #2
 800480c:	e032      	b.n	8004874 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2201      	movs	r2, #1
 8004812:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2202      	movs	r2, #2
 800481a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004834:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	68fa      	ldr	r2, [r7, #12]
 800483c:	4313      	orrs	r3, r2
 800483e:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004846:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	68ba      	ldr	r2, [r7, #8]
 800484e:	4313      	orrs	r3, r2
 8004850:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	68fa      	ldr	r2, [r7, #12]
 8004858:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	68ba      	ldr	r2, [r7, #8]
 8004860:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2201      	movs	r2, #1
 8004866:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2200      	movs	r2, #0
 800486e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004872:	2300      	movs	r3, #0
}
 8004874:	4618      	mov	r0, r3
 8004876:	3714      	adds	r7, #20
 8004878:	46bd      	mov	sp, r7
 800487a:	bc80      	pop	{r7}
 800487c:	4770      	bx	lr

0800487e <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800487e:	b480      	push	{r7}
 8004880:	b083      	sub	sp, #12
 8004882:	af00      	add	r7, sp, #0
 8004884:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004886:	bf00      	nop
 8004888:	370c      	adds	r7, #12
 800488a:	46bd      	mov	sp, r7
 800488c:	bc80      	pop	{r7}
 800488e:	4770      	bx	lr

08004890 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004890:	b480      	push	{r7}
 8004892:	b083      	sub	sp, #12
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004898:	bf00      	nop
 800489a:	370c      	adds	r7, #12
 800489c:	46bd      	mov	sp, r7
 800489e:	bc80      	pop	{r7}
 80048a0:	4770      	bx	lr

080048a2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80048a2:	b580      	push	{r7, lr}
 80048a4:	b082      	sub	sp, #8
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d101      	bne.n	80048b4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e03f      	b.n	8004934 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d106      	bne.n	80048ce <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2200      	movs	r2, #0
 80048c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80048c8:	6878      	ldr	r0, [r7, #4]
 80048ca:	f7fc ffd9 	bl	8001880 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2224      	movs	r2, #36	; 0x24
 80048d2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	68da      	ldr	r2, [r3, #12]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80048e4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f000 fb8e 	bl	8005008 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	691a      	ldr	r2, [r3, #16]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80048fa:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	695a      	ldr	r2, [r3, #20]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800490a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	68da      	ldr	r2, [r3, #12]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800491a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2220      	movs	r2, #32
 8004926:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2220      	movs	r2, #32
 800492e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004932:	2300      	movs	r3, #0
}
 8004934:	4618      	mov	r0, r3
 8004936:	3708      	adds	r7, #8
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}

0800493c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b088      	sub	sp, #32
 8004940:	af02      	add	r7, sp, #8
 8004942:	60f8      	str	r0, [r7, #12]
 8004944:	60b9      	str	r1, [r7, #8]
 8004946:	603b      	str	r3, [r7, #0]
 8004948:	4613      	mov	r3, r2
 800494a:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800494c:	2300      	movs	r3, #0
 800494e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004956:	b2db      	uxtb	r3, r3
 8004958:	2b20      	cmp	r3, #32
 800495a:	f040 8083 	bne.w	8004a64 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d002      	beq.n	800496a <HAL_UART_Transmit+0x2e>
 8004964:	88fb      	ldrh	r3, [r7, #6]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d101      	bne.n	800496e <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e07b      	b.n	8004a66 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004974:	2b01      	cmp	r3, #1
 8004976:	d101      	bne.n	800497c <HAL_UART_Transmit+0x40>
 8004978:	2302      	movs	r3, #2
 800497a:	e074      	b.n	8004a66 <HAL_UART_Transmit+0x12a>
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2201      	movs	r2, #1
 8004980:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2200      	movs	r2, #0
 8004988:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2221      	movs	r2, #33	; 0x21
 800498e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004992:	f7fd fdf1 	bl	8002578 <HAL_GetTick>
 8004996:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	88fa      	ldrh	r2, [r7, #6]
 800499c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	88fa      	ldrh	r2, [r7, #6]
 80049a2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80049a4:	e042      	b.n	8004a2c <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80049aa:	b29b      	uxth	r3, r3
 80049ac:	3b01      	subs	r3, #1
 80049ae:	b29a      	uxth	r2, r3
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049bc:	d122      	bne.n	8004a04 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	9300      	str	r3, [sp, #0]
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	2200      	movs	r2, #0
 80049c6:	2180      	movs	r1, #128	; 0x80
 80049c8:	68f8      	ldr	r0, [r7, #12]
 80049ca:	f000 f9b3 	bl	8004d34 <UART_WaitOnFlagUntilTimeout>
 80049ce:	4603      	mov	r3, r0
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d001      	beq.n	80049d8 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80049d4:	2303      	movs	r3, #3
 80049d6:	e046      	b.n	8004a66 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	881b      	ldrh	r3, [r3, #0]
 80049e0:	461a      	mov	r2, r3
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049ea:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	691b      	ldr	r3, [r3, #16]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d103      	bne.n	80049fc <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	3302      	adds	r3, #2
 80049f8:	60bb      	str	r3, [r7, #8]
 80049fa:	e017      	b.n	8004a2c <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	3301      	adds	r3, #1
 8004a00:	60bb      	str	r3, [r7, #8]
 8004a02:	e013      	b.n	8004a2c <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	9300      	str	r3, [sp, #0]
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	2180      	movs	r1, #128	; 0x80
 8004a0e:	68f8      	ldr	r0, [r7, #12]
 8004a10:	f000 f990 	bl	8004d34 <UART_WaitOnFlagUntilTimeout>
 8004a14:	4603      	mov	r3, r0
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d001      	beq.n	8004a1e <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	e023      	b.n	8004a66 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	1c5a      	adds	r2, r3, #1
 8004a22:	60ba      	str	r2, [r7, #8]
 8004a24:	781a      	ldrb	r2, [r3, #0]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a30:	b29b      	uxth	r3, r3
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d1b7      	bne.n	80049a6 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	9300      	str	r3, [sp, #0]
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	2140      	movs	r1, #64	; 0x40
 8004a40:	68f8      	ldr	r0, [r7, #12]
 8004a42:	f000 f977 	bl	8004d34 <UART_WaitOnFlagUntilTimeout>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d001      	beq.n	8004a50 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004a4c:	2303      	movs	r3, #3
 8004a4e:	e00a      	b.n	8004a66 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2220      	movs	r2, #32
 8004a54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8004a60:	2300      	movs	r3, #0
 8004a62:	e000      	b.n	8004a66 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004a64:	2302      	movs	r3, #2
  }
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3718      	adds	r7, #24
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}

08004a6e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a6e:	b480      	push	{r7}
 8004a70:	b085      	sub	sp, #20
 8004a72:	af00      	add	r7, sp, #0
 8004a74:	60f8      	str	r0, [r7, #12]
 8004a76:	60b9      	str	r1, [r7, #8]
 8004a78:	4613      	mov	r3, r2
 8004a7a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	2b20      	cmp	r3, #32
 8004a86:	d140      	bne.n	8004b0a <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d002      	beq.n	8004a94 <HAL_UART_Receive_IT+0x26>
 8004a8e:	88fb      	ldrh	r3, [r7, #6]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d101      	bne.n	8004a98 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e039      	b.n	8004b0c <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d101      	bne.n	8004aa6 <HAL_UART_Receive_IT+0x38>
 8004aa2:	2302      	movs	r3, #2
 8004aa4:	e032      	b.n	8004b0c <HAL_UART_Receive_IT+0x9e>
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2201      	movs	r2, #1
 8004aaa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	88fa      	ldrh	r2, [r7, #6]
 8004ab8:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	88fa      	ldrh	r2, [r7, #6]
 8004abe:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2222      	movs	r2, #34	; 0x22
 8004aca:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	68da      	ldr	r2, [r3, #12]
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ae4:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	695a      	ldr	r2, [r3, #20]
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f042 0201 	orr.w	r2, r2, #1
 8004af4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	68da      	ldr	r2, [r3, #12]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f042 0220 	orr.w	r2, r2, #32
 8004b04:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004b06:	2300      	movs	r3, #0
 8004b08:	e000      	b.n	8004b0c <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004b0a:	2302      	movs	r3, #2
  }
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3714      	adds	r7, #20
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bc80      	pop	{r7}
 8004b14:	4770      	bx	lr
	...

08004b18 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b088      	sub	sp, #32
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	68db      	ldr	r3, [r3, #12]
 8004b2e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	695b      	ldr	r3, [r3, #20]
 8004b36:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	f003 030f 	and.w	r3, r3, #15
 8004b46:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d10d      	bne.n	8004b6a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b4e:	69fb      	ldr	r3, [r7, #28]
 8004b50:	f003 0320 	and.w	r3, r3, #32
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d008      	beq.n	8004b6a <HAL_UART_IRQHandler+0x52>
 8004b58:	69bb      	ldr	r3, [r7, #24]
 8004b5a:	f003 0320 	and.w	r3, r3, #32
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d003      	beq.n	8004b6a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f000 f9ce 	bl	8004f04 <UART_Receive_IT>
      return;
 8004b68:	e0cc      	b.n	8004d04 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	f000 80ab 	beq.w	8004cc8 <HAL_UART_IRQHandler+0x1b0>
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	f003 0301 	and.w	r3, r3, #1
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d105      	bne.n	8004b88 <HAL_UART_IRQHandler+0x70>
 8004b7c:	69bb      	ldr	r3, [r7, #24]
 8004b7e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	f000 80a0 	beq.w	8004cc8 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004b88:	69fb      	ldr	r3, [r7, #28]
 8004b8a:	f003 0301 	and.w	r3, r3, #1
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d00a      	beq.n	8004ba8 <HAL_UART_IRQHandler+0x90>
 8004b92:	69bb      	ldr	r3, [r7, #24]
 8004b94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d005      	beq.n	8004ba8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ba0:	f043 0201 	orr.w	r2, r3, #1
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ba8:	69fb      	ldr	r3, [r7, #28]
 8004baa:	f003 0304 	and.w	r3, r3, #4
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d00a      	beq.n	8004bc8 <HAL_UART_IRQHandler+0xb0>
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	f003 0301 	and.w	r3, r3, #1
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d005      	beq.n	8004bc8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bc0:	f043 0202 	orr.w	r2, r3, #2
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004bc8:	69fb      	ldr	r3, [r7, #28]
 8004bca:	f003 0302 	and.w	r3, r3, #2
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d00a      	beq.n	8004be8 <HAL_UART_IRQHandler+0xd0>
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	f003 0301 	and.w	r3, r3, #1
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d005      	beq.n	8004be8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004be0:	f043 0204 	orr.w	r2, r3, #4
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004be8:	69fb      	ldr	r3, [r7, #28]
 8004bea:	f003 0308 	and.w	r3, r3, #8
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d00a      	beq.n	8004c08 <HAL_UART_IRQHandler+0xf0>
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	f003 0301 	and.w	r3, r3, #1
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d005      	beq.n	8004c08 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c00:	f043 0208 	orr.w	r2, r3, #8
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d078      	beq.n	8004d02 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	f003 0320 	and.w	r3, r3, #32
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d007      	beq.n	8004c2a <HAL_UART_IRQHandler+0x112>
 8004c1a:	69bb      	ldr	r3, [r7, #24]
 8004c1c:	f003 0320 	and.w	r3, r3, #32
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d002      	beq.n	8004c2a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f000 f96d 	bl	8004f04 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	695b      	ldr	r3, [r3, #20]
 8004c30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	bf14      	ite	ne
 8004c38:	2301      	movne	r3, #1
 8004c3a:	2300      	moveq	r3, #0
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c44:	f003 0308 	and.w	r3, r3, #8
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d102      	bne.n	8004c52 <HAL_UART_IRQHandler+0x13a>
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d031      	beq.n	8004cb6 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 f8b8 	bl	8004dc8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	695b      	ldr	r3, [r3, #20]
 8004c5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d023      	beq.n	8004cae <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	695a      	ldr	r2, [r3, #20]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c74:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d013      	beq.n	8004ca6 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c82:	4a22      	ldr	r2, [pc, #136]	; (8004d0c <HAL_UART_IRQHandler+0x1f4>)
 8004c84:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f7fd fdae 	bl	80027ec <HAL_DMA_Abort_IT>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d016      	beq.n	8004cc4 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c9c:	687a      	ldr	r2, [r7, #4]
 8004c9e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004ca0:	4610      	mov	r0, r2
 8004ca2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ca4:	e00e      	b.n	8004cc4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 f83b 	bl	8004d22 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cac:	e00a      	b.n	8004cc4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f000 f837 	bl	8004d22 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cb4:	e006      	b.n	8004cc4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f000 f833 	bl	8004d22 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004cc2:	e01e      	b.n	8004d02 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cc4:	bf00      	nop
    return;
 8004cc6:	e01c      	b.n	8004d02 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004cc8:	69fb      	ldr	r3, [r7, #28]
 8004cca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d008      	beq.n	8004ce4 <HAL_UART_IRQHandler+0x1cc>
 8004cd2:	69bb      	ldr	r3, [r7, #24]
 8004cd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d003      	beq.n	8004ce4 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	f000 f8a4 	bl	8004e2a <UART_Transmit_IT>
    return;
 8004ce2:	e00f      	b.n	8004d04 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004ce4:	69fb      	ldr	r3, [r7, #28]
 8004ce6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d00a      	beq.n	8004d04 <HAL_UART_IRQHandler+0x1ec>
 8004cee:	69bb      	ldr	r3, [r7, #24]
 8004cf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d005      	beq.n	8004d04 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f000 f8eb 	bl	8004ed4 <UART_EndTransmit_IT>
    return;
 8004cfe:	bf00      	nop
 8004d00:	e000      	b.n	8004d04 <HAL_UART_IRQHandler+0x1ec>
    return;
 8004d02:	bf00      	nop
  }
}
 8004d04:	3720      	adds	r7, #32
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	08004e03 	.word	0x08004e03

08004d10 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004d18:	bf00      	nop
 8004d1a:	370c      	adds	r7, #12
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bc80      	pop	{r7}
 8004d20:	4770      	bx	lr

08004d22 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004d22:	b480      	push	{r7}
 8004d24:	b083      	sub	sp, #12
 8004d26:	af00      	add	r7, sp, #0
 8004d28:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004d2a:	bf00      	nop
 8004d2c:	370c      	adds	r7, #12
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bc80      	pop	{r7}
 8004d32:	4770      	bx	lr

08004d34 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b084      	sub	sp, #16
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	60f8      	str	r0, [r7, #12]
 8004d3c:	60b9      	str	r1, [r7, #8]
 8004d3e:	603b      	str	r3, [r7, #0]
 8004d40:	4613      	mov	r3, r2
 8004d42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d44:	e02c      	b.n	8004da0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d46:	69bb      	ldr	r3, [r7, #24]
 8004d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d4c:	d028      	beq.n	8004da0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004d4e:	69bb      	ldr	r3, [r7, #24]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d007      	beq.n	8004d64 <UART_WaitOnFlagUntilTimeout+0x30>
 8004d54:	f7fd fc10 	bl	8002578 <HAL_GetTick>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	1ad3      	subs	r3, r2, r3
 8004d5e:	69ba      	ldr	r2, [r7, #24]
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d21d      	bcs.n	8004da0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	68da      	ldr	r2, [r3, #12]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004d72:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	695a      	ldr	r2, [r3, #20]
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f022 0201 	bic.w	r2, r2, #1
 8004d82:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2220      	movs	r2, #32
 8004d88:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2220      	movs	r2, #32
 8004d90:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2200      	movs	r2, #0
 8004d98:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	e00f      	b.n	8004dc0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	681a      	ldr	r2, [r3, #0]
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	4013      	ands	r3, r2
 8004daa:	68ba      	ldr	r2, [r7, #8]
 8004dac:	429a      	cmp	r2, r3
 8004dae:	bf0c      	ite	eq
 8004db0:	2301      	moveq	r3, #1
 8004db2:	2300      	movne	r3, #0
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	461a      	mov	r2, r3
 8004db8:	79fb      	ldrb	r3, [r7, #7]
 8004dba:	429a      	cmp	r2, r3
 8004dbc:	d0c3      	beq.n	8004d46 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004dbe:	2300      	movs	r3, #0
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3710      	adds	r7, #16
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}

08004dc8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b083      	sub	sp, #12
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	68da      	ldr	r2, [r3, #12]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004dde:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	695a      	ldr	r2, [r3, #20]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f022 0201 	bic.w	r2, r2, #1
 8004dee:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2220      	movs	r2, #32
 8004df4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004df8:	bf00      	nop
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bc80      	pop	{r7}
 8004e00:	4770      	bx	lr

08004e02 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004e02:	b580      	push	{r7, lr}
 8004e04:	b084      	sub	sp, #16
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e0e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2200      	movs	r2, #0
 8004e14:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004e1c:	68f8      	ldr	r0, [r7, #12]
 8004e1e:	f7ff ff80 	bl	8004d22 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e22:	bf00      	nop
 8004e24:	3710      	adds	r7, #16
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}

08004e2a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004e2a:	b480      	push	{r7}
 8004e2c:	b085      	sub	sp, #20
 8004e2e:	af00      	add	r7, sp, #0
 8004e30:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	2b21      	cmp	r3, #33	; 0x21
 8004e3c:	d144      	bne.n	8004ec8 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e46:	d11a      	bne.n	8004e7e <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6a1b      	ldr	r3, [r3, #32]
 8004e4c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	881b      	ldrh	r3, [r3, #0]
 8004e52:	461a      	mov	r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e5c:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d105      	bne.n	8004e72 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6a1b      	ldr	r3, [r3, #32]
 8004e6a:	1c9a      	adds	r2, r3, #2
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	621a      	str	r2, [r3, #32]
 8004e70:	e00e      	b.n	8004e90 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6a1b      	ldr	r3, [r3, #32]
 8004e76:	1c5a      	adds	r2, r3, #1
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	621a      	str	r2, [r3, #32]
 8004e7c:	e008      	b.n	8004e90 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6a1b      	ldr	r3, [r3, #32]
 8004e82:	1c59      	adds	r1, r3, #1
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	6211      	str	r1, [r2, #32]
 8004e88:	781a      	ldrb	r2, [r3, #0]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e94:	b29b      	uxth	r3, r3
 8004e96:	3b01      	subs	r3, #1
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	687a      	ldr	r2, [r7, #4]
 8004e9c:	4619      	mov	r1, r3
 8004e9e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d10f      	bne.n	8004ec4 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	68da      	ldr	r2, [r3, #12]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004eb2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	68da      	ldr	r2, [r3, #12]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ec2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	e000      	b.n	8004eca <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004ec8:	2302      	movs	r3, #2
  }
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3714      	adds	r7, #20
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bc80      	pop	{r7}
 8004ed2:	4770      	bx	lr

08004ed4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b082      	sub	sp, #8
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	68da      	ldr	r2, [r3, #12]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004eea:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2220      	movs	r2, #32
 8004ef0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f7ff ff0b 	bl	8004d10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004efa:	2300      	movs	r3, #0
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3708      	adds	r7, #8
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}

08004f04 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b084      	sub	sp, #16
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	2b22      	cmp	r3, #34	; 0x22
 8004f16:	d171      	bne.n	8004ffc <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f20:	d123      	bne.n	8004f6a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f26:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	691b      	ldr	r3, [r3, #16]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d10e      	bne.n	8004f4e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	b29b      	uxth	r3, r3
 8004f38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f3c:	b29a      	uxth	r2, r3
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f46:	1c9a      	adds	r2, r3, #2
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	629a      	str	r2, [r3, #40]	; 0x28
 8004f4c:	e029      	b.n	8004fa2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	b29b      	uxth	r3, r3
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	b29a      	uxth	r2, r3
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f62:	1c5a      	adds	r2, r3, #1
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	629a      	str	r2, [r3, #40]	; 0x28
 8004f68:	e01b      	b.n	8004fa2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	691b      	ldr	r3, [r3, #16]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d10a      	bne.n	8004f88 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	6858      	ldr	r0, [r3, #4]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f7c:	1c59      	adds	r1, r3, #1
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	6291      	str	r1, [r2, #40]	; 0x28
 8004f82:	b2c2      	uxtb	r2, r0
 8004f84:	701a      	strb	r2, [r3, #0]
 8004f86:	e00c      	b.n	8004fa2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	b2da      	uxtb	r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f94:	1c58      	adds	r0, r3, #1
 8004f96:	6879      	ldr	r1, [r7, #4]
 8004f98:	6288      	str	r0, [r1, #40]	; 0x28
 8004f9a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004f9e:	b2d2      	uxtb	r2, r2
 8004fa0:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	3b01      	subs	r3, #1
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	687a      	ldr	r2, [r7, #4]
 8004fae:	4619      	mov	r1, r3
 8004fb0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d120      	bne.n	8004ff8 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	68da      	ldr	r2, [r3, #12]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f022 0220 	bic.w	r2, r2, #32
 8004fc4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	68da      	ldr	r2, [r3, #12]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004fd4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	695a      	ldr	r2, [r3, #20]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f022 0201 	bic.w	r2, r2, #1
 8004fe4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2220      	movs	r2, #32
 8004fea:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f7fd f9c6 	bl	8002380 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	e002      	b.n	8004ffe <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	e000      	b.n	8004ffe <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004ffc:	2302      	movs	r3, #2
  }
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	3710      	adds	r7, #16
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
	...

08005008 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b084      	sub	sp, #16
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	691b      	ldr	r3, [r3, #16]
 8005016:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	68da      	ldr	r2, [r3, #12]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	430a      	orrs	r2, r1
 8005024:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	689a      	ldr	r2, [r3, #8]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	431a      	orrs	r2, r3
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	695b      	ldr	r3, [r3, #20]
 8005034:	4313      	orrs	r3, r2
 8005036:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005042:	f023 030c 	bic.w	r3, r3, #12
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	6812      	ldr	r2, [r2, #0]
 800504a:	68f9      	ldr	r1, [r7, #12]
 800504c:	430b      	orrs	r3, r1
 800504e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	695b      	ldr	r3, [r3, #20]
 8005056:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	699a      	ldr	r2, [r3, #24]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	430a      	orrs	r2, r1
 8005064:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a52      	ldr	r2, [pc, #328]	; (80051b4 <UART_SetConfig+0x1ac>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d14e      	bne.n	800510e <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005070:	f7fe fde2 	bl	8003c38 <HAL_RCC_GetPCLK2Freq>
 8005074:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005076:	68ba      	ldr	r2, [r7, #8]
 8005078:	4613      	mov	r3, r2
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	4413      	add	r3, r2
 800507e:	009a      	lsls	r2, r3, #2
 8005080:	441a      	add	r2, r3
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	fbb2 f3f3 	udiv	r3, r2, r3
 800508c:	4a4a      	ldr	r2, [pc, #296]	; (80051b8 <UART_SetConfig+0x1b0>)
 800508e:	fba2 2303 	umull	r2, r3, r2, r3
 8005092:	095b      	lsrs	r3, r3, #5
 8005094:	0119      	lsls	r1, r3, #4
 8005096:	68ba      	ldr	r2, [r7, #8]
 8005098:	4613      	mov	r3, r2
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	4413      	add	r3, r2
 800509e:	009a      	lsls	r2, r3, #2
 80050a0:	441a      	add	r2, r3
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	009b      	lsls	r3, r3, #2
 80050a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80050ac:	4b42      	ldr	r3, [pc, #264]	; (80051b8 <UART_SetConfig+0x1b0>)
 80050ae:	fba3 0302 	umull	r0, r3, r3, r2
 80050b2:	095b      	lsrs	r3, r3, #5
 80050b4:	2064      	movs	r0, #100	; 0x64
 80050b6:	fb00 f303 	mul.w	r3, r0, r3
 80050ba:	1ad3      	subs	r3, r2, r3
 80050bc:	011b      	lsls	r3, r3, #4
 80050be:	3332      	adds	r3, #50	; 0x32
 80050c0:	4a3d      	ldr	r2, [pc, #244]	; (80051b8 <UART_SetConfig+0x1b0>)
 80050c2:	fba2 2303 	umull	r2, r3, r2, r3
 80050c6:	095b      	lsrs	r3, r3, #5
 80050c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80050cc:	4419      	add	r1, r3
 80050ce:	68ba      	ldr	r2, [r7, #8]
 80050d0:	4613      	mov	r3, r2
 80050d2:	009b      	lsls	r3, r3, #2
 80050d4:	4413      	add	r3, r2
 80050d6:	009a      	lsls	r2, r3, #2
 80050d8:	441a      	add	r2, r3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	009b      	lsls	r3, r3, #2
 80050e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80050e4:	4b34      	ldr	r3, [pc, #208]	; (80051b8 <UART_SetConfig+0x1b0>)
 80050e6:	fba3 0302 	umull	r0, r3, r3, r2
 80050ea:	095b      	lsrs	r3, r3, #5
 80050ec:	2064      	movs	r0, #100	; 0x64
 80050ee:	fb00 f303 	mul.w	r3, r0, r3
 80050f2:	1ad3      	subs	r3, r2, r3
 80050f4:	011b      	lsls	r3, r3, #4
 80050f6:	3332      	adds	r3, #50	; 0x32
 80050f8:	4a2f      	ldr	r2, [pc, #188]	; (80051b8 <UART_SetConfig+0x1b0>)
 80050fa:	fba2 2303 	umull	r2, r3, r2, r3
 80050fe:	095b      	lsrs	r3, r3, #5
 8005100:	f003 020f 	and.w	r2, r3, #15
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	440a      	add	r2, r1
 800510a:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800510c:	e04d      	b.n	80051aa <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 800510e:	f7fe fd7f 	bl	8003c10 <HAL_RCC_GetPCLK1Freq>
 8005112:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005114:	68ba      	ldr	r2, [r7, #8]
 8005116:	4613      	mov	r3, r2
 8005118:	009b      	lsls	r3, r3, #2
 800511a:	4413      	add	r3, r2
 800511c:	009a      	lsls	r2, r3, #2
 800511e:	441a      	add	r2, r3
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	009b      	lsls	r3, r3, #2
 8005126:	fbb2 f3f3 	udiv	r3, r2, r3
 800512a:	4a23      	ldr	r2, [pc, #140]	; (80051b8 <UART_SetConfig+0x1b0>)
 800512c:	fba2 2303 	umull	r2, r3, r2, r3
 8005130:	095b      	lsrs	r3, r3, #5
 8005132:	0119      	lsls	r1, r3, #4
 8005134:	68ba      	ldr	r2, [r7, #8]
 8005136:	4613      	mov	r3, r2
 8005138:	009b      	lsls	r3, r3, #2
 800513a:	4413      	add	r3, r2
 800513c:	009a      	lsls	r2, r3, #2
 800513e:	441a      	add	r2, r3
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	009b      	lsls	r3, r3, #2
 8005146:	fbb2 f2f3 	udiv	r2, r2, r3
 800514a:	4b1b      	ldr	r3, [pc, #108]	; (80051b8 <UART_SetConfig+0x1b0>)
 800514c:	fba3 0302 	umull	r0, r3, r3, r2
 8005150:	095b      	lsrs	r3, r3, #5
 8005152:	2064      	movs	r0, #100	; 0x64
 8005154:	fb00 f303 	mul.w	r3, r0, r3
 8005158:	1ad3      	subs	r3, r2, r3
 800515a:	011b      	lsls	r3, r3, #4
 800515c:	3332      	adds	r3, #50	; 0x32
 800515e:	4a16      	ldr	r2, [pc, #88]	; (80051b8 <UART_SetConfig+0x1b0>)
 8005160:	fba2 2303 	umull	r2, r3, r2, r3
 8005164:	095b      	lsrs	r3, r3, #5
 8005166:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800516a:	4419      	add	r1, r3
 800516c:	68ba      	ldr	r2, [r7, #8]
 800516e:	4613      	mov	r3, r2
 8005170:	009b      	lsls	r3, r3, #2
 8005172:	4413      	add	r3, r2
 8005174:	009a      	lsls	r2, r3, #2
 8005176:	441a      	add	r2, r3
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005182:	4b0d      	ldr	r3, [pc, #52]	; (80051b8 <UART_SetConfig+0x1b0>)
 8005184:	fba3 0302 	umull	r0, r3, r3, r2
 8005188:	095b      	lsrs	r3, r3, #5
 800518a:	2064      	movs	r0, #100	; 0x64
 800518c:	fb00 f303 	mul.w	r3, r0, r3
 8005190:	1ad3      	subs	r3, r2, r3
 8005192:	011b      	lsls	r3, r3, #4
 8005194:	3332      	adds	r3, #50	; 0x32
 8005196:	4a08      	ldr	r2, [pc, #32]	; (80051b8 <UART_SetConfig+0x1b0>)
 8005198:	fba2 2303 	umull	r2, r3, r2, r3
 800519c:	095b      	lsrs	r3, r3, #5
 800519e:	f003 020f 	and.w	r2, r3, #15
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	440a      	add	r2, r1
 80051a8:	609a      	str	r2, [r3, #8]
}
 80051aa:	bf00      	nop
 80051ac:	3710      	adds	r7, #16
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}
 80051b2:	bf00      	nop
 80051b4:	40013800 	.word	0x40013800
 80051b8:	51eb851f 	.word	0x51eb851f

080051bc <__errno>:
 80051bc:	4b01      	ldr	r3, [pc, #4]	; (80051c4 <__errno+0x8>)
 80051be:	6818      	ldr	r0, [r3, #0]
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop
 80051c4:	20000a4c 	.word	0x20000a4c

080051c8 <__libc_init_array>:
 80051c8:	b570      	push	{r4, r5, r6, lr}
 80051ca:	2500      	movs	r5, #0
 80051cc:	4e0c      	ldr	r6, [pc, #48]	; (8005200 <__libc_init_array+0x38>)
 80051ce:	4c0d      	ldr	r4, [pc, #52]	; (8005204 <__libc_init_array+0x3c>)
 80051d0:	1ba4      	subs	r4, r4, r6
 80051d2:	10a4      	asrs	r4, r4, #2
 80051d4:	42a5      	cmp	r5, r4
 80051d6:	d109      	bne.n	80051ec <__libc_init_array+0x24>
 80051d8:	f002 fd66 	bl	8007ca8 <_init>
 80051dc:	2500      	movs	r5, #0
 80051de:	4e0a      	ldr	r6, [pc, #40]	; (8005208 <__libc_init_array+0x40>)
 80051e0:	4c0a      	ldr	r4, [pc, #40]	; (800520c <__libc_init_array+0x44>)
 80051e2:	1ba4      	subs	r4, r4, r6
 80051e4:	10a4      	asrs	r4, r4, #2
 80051e6:	42a5      	cmp	r5, r4
 80051e8:	d105      	bne.n	80051f6 <__libc_init_array+0x2e>
 80051ea:	bd70      	pop	{r4, r5, r6, pc}
 80051ec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80051f0:	4798      	blx	r3
 80051f2:	3501      	adds	r5, #1
 80051f4:	e7ee      	b.n	80051d4 <__libc_init_array+0xc>
 80051f6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80051fa:	4798      	blx	r3
 80051fc:	3501      	adds	r5, #1
 80051fe:	e7f2      	b.n	80051e6 <__libc_init_array+0x1e>
 8005200:	08008860 	.word	0x08008860
 8005204:	08008860 	.word	0x08008860
 8005208:	08008860 	.word	0x08008860
 800520c:	08008864 	.word	0x08008864

08005210 <memset>:
 8005210:	4603      	mov	r3, r0
 8005212:	4402      	add	r2, r0
 8005214:	4293      	cmp	r3, r2
 8005216:	d100      	bne.n	800521a <memset+0xa>
 8005218:	4770      	bx	lr
 800521a:	f803 1b01 	strb.w	r1, [r3], #1
 800521e:	e7f9      	b.n	8005214 <memset+0x4>

08005220 <__cvt>:
 8005220:	2b00      	cmp	r3, #0
 8005222:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005226:	461e      	mov	r6, r3
 8005228:	bfbb      	ittet	lt
 800522a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800522e:	461e      	movlt	r6, r3
 8005230:	2300      	movge	r3, #0
 8005232:	232d      	movlt	r3, #45	; 0x2d
 8005234:	b088      	sub	sp, #32
 8005236:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005238:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 800523c:	f027 0720 	bic.w	r7, r7, #32
 8005240:	2f46      	cmp	r7, #70	; 0x46
 8005242:	4614      	mov	r4, r2
 8005244:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005246:	700b      	strb	r3, [r1, #0]
 8005248:	d004      	beq.n	8005254 <__cvt+0x34>
 800524a:	2f45      	cmp	r7, #69	; 0x45
 800524c:	d100      	bne.n	8005250 <__cvt+0x30>
 800524e:	3501      	adds	r5, #1
 8005250:	2302      	movs	r3, #2
 8005252:	e000      	b.n	8005256 <__cvt+0x36>
 8005254:	2303      	movs	r3, #3
 8005256:	aa07      	add	r2, sp, #28
 8005258:	9204      	str	r2, [sp, #16]
 800525a:	aa06      	add	r2, sp, #24
 800525c:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005260:	e9cd 3500 	strd	r3, r5, [sp]
 8005264:	4622      	mov	r2, r4
 8005266:	4633      	mov	r3, r6
 8005268:	f000 fe16 	bl	8005e98 <_dtoa_r>
 800526c:	2f47      	cmp	r7, #71	; 0x47
 800526e:	4680      	mov	r8, r0
 8005270:	d102      	bne.n	8005278 <__cvt+0x58>
 8005272:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005274:	07db      	lsls	r3, r3, #31
 8005276:	d526      	bpl.n	80052c6 <__cvt+0xa6>
 8005278:	2f46      	cmp	r7, #70	; 0x46
 800527a:	eb08 0905 	add.w	r9, r8, r5
 800527e:	d111      	bne.n	80052a4 <__cvt+0x84>
 8005280:	f898 3000 	ldrb.w	r3, [r8]
 8005284:	2b30      	cmp	r3, #48	; 0x30
 8005286:	d10a      	bne.n	800529e <__cvt+0x7e>
 8005288:	2200      	movs	r2, #0
 800528a:	2300      	movs	r3, #0
 800528c:	4620      	mov	r0, r4
 800528e:	4631      	mov	r1, r6
 8005290:	f7fb fb8a 	bl	80009a8 <__aeabi_dcmpeq>
 8005294:	b918      	cbnz	r0, 800529e <__cvt+0x7e>
 8005296:	f1c5 0501 	rsb	r5, r5, #1
 800529a:	f8ca 5000 	str.w	r5, [sl]
 800529e:	f8da 3000 	ldr.w	r3, [sl]
 80052a2:	4499      	add	r9, r3
 80052a4:	2200      	movs	r2, #0
 80052a6:	2300      	movs	r3, #0
 80052a8:	4620      	mov	r0, r4
 80052aa:	4631      	mov	r1, r6
 80052ac:	f7fb fb7c 	bl	80009a8 <__aeabi_dcmpeq>
 80052b0:	b938      	cbnz	r0, 80052c2 <__cvt+0xa2>
 80052b2:	2230      	movs	r2, #48	; 0x30
 80052b4:	9b07      	ldr	r3, [sp, #28]
 80052b6:	454b      	cmp	r3, r9
 80052b8:	d205      	bcs.n	80052c6 <__cvt+0xa6>
 80052ba:	1c59      	adds	r1, r3, #1
 80052bc:	9107      	str	r1, [sp, #28]
 80052be:	701a      	strb	r2, [r3, #0]
 80052c0:	e7f8      	b.n	80052b4 <__cvt+0x94>
 80052c2:	f8cd 901c 	str.w	r9, [sp, #28]
 80052c6:	4640      	mov	r0, r8
 80052c8:	9b07      	ldr	r3, [sp, #28]
 80052ca:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80052cc:	eba3 0308 	sub.w	r3, r3, r8
 80052d0:	6013      	str	r3, [r2, #0]
 80052d2:	b008      	add	sp, #32
 80052d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080052d8 <__exponent>:
 80052d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80052da:	2900      	cmp	r1, #0
 80052dc:	bfb4      	ite	lt
 80052de:	232d      	movlt	r3, #45	; 0x2d
 80052e0:	232b      	movge	r3, #43	; 0x2b
 80052e2:	4604      	mov	r4, r0
 80052e4:	bfb8      	it	lt
 80052e6:	4249      	neglt	r1, r1
 80052e8:	2909      	cmp	r1, #9
 80052ea:	f804 2b02 	strb.w	r2, [r4], #2
 80052ee:	7043      	strb	r3, [r0, #1]
 80052f0:	dd21      	ble.n	8005336 <__exponent+0x5e>
 80052f2:	f10d 0307 	add.w	r3, sp, #7
 80052f6:	461f      	mov	r7, r3
 80052f8:	260a      	movs	r6, #10
 80052fa:	fb91 f5f6 	sdiv	r5, r1, r6
 80052fe:	fb06 1115 	mls	r1, r6, r5, r1
 8005302:	2d09      	cmp	r5, #9
 8005304:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8005308:	f803 1c01 	strb.w	r1, [r3, #-1]
 800530c:	f103 32ff 	add.w	r2, r3, #4294967295
 8005310:	4629      	mov	r1, r5
 8005312:	dc09      	bgt.n	8005328 <__exponent+0x50>
 8005314:	3130      	adds	r1, #48	; 0x30
 8005316:	3b02      	subs	r3, #2
 8005318:	f802 1c01 	strb.w	r1, [r2, #-1]
 800531c:	42bb      	cmp	r3, r7
 800531e:	4622      	mov	r2, r4
 8005320:	d304      	bcc.n	800532c <__exponent+0x54>
 8005322:	1a10      	subs	r0, r2, r0
 8005324:	b003      	add	sp, #12
 8005326:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005328:	4613      	mov	r3, r2
 800532a:	e7e6      	b.n	80052fa <__exponent+0x22>
 800532c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005330:	f804 2b01 	strb.w	r2, [r4], #1
 8005334:	e7f2      	b.n	800531c <__exponent+0x44>
 8005336:	2330      	movs	r3, #48	; 0x30
 8005338:	4419      	add	r1, r3
 800533a:	7083      	strb	r3, [r0, #2]
 800533c:	1d02      	adds	r2, r0, #4
 800533e:	70c1      	strb	r1, [r0, #3]
 8005340:	e7ef      	b.n	8005322 <__exponent+0x4a>
	...

08005344 <_printf_float>:
 8005344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005348:	b091      	sub	sp, #68	; 0x44
 800534a:	460c      	mov	r4, r1
 800534c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800534e:	4693      	mov	fp, r2
 8005350:	461e      	mov	r6, r3
 8005352:	4605      	mov	r5, r0
 8005354:	f001 fcce 	bl	8006cf4 <_localeconv_r>
 8005358:	6803      	ldr	r3, [r0, #0]
 800535a:	4618      	mov	r0, r3
 800535c:	9309      	str	r3, [sp, #36]	; 0x24
 800535e:	f7fa fef7 	bl	8000150 <strlen>
 8005362:	2300      	movs	r3, #0
 8005364:	930e      	str	r3, [sp, #56]	; 0x38
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	900a      	str	r0, [sp, #40]	; 0x28
 800536a:	3307      	adds	r3, #7
 800536c:	f023 0307 	bic.w	r3, r3, #7
 8005370:	f103 0208 	add.w	r2, r3, #8
 8005374:	f894 8018 	ldrb.w	r8, [r4, #24]
 8005378:	f8d4 a000 	ldr.w	sl, [r4]
 800537c:	603a      	str	r2, [r7, #0]
 800537e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005382:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005386:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 800538a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800538e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005390:	f04f 32ff 	mov.w	r2, #4294967295
 8005394:	4ba6      	ldr	r3, [pc, #664]	; (8005630 <_printf_float+0x2ec>)
 8005396:	4638      	mov	r0, r7
 8005398:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800539a:	f7fb fb37 	bl	8000a0c <__aeabi_dcmpun>
 800539e:	bb68      	cbnz	r0, 80053fc <_printf_float+0xb8>
 80053a0:	f04f 32ff 	mov.w	r2, #4294967295
 80053a4:	4ba2      	ldr	r3, [pc, #648]	; (8005630 <_printf_float+0x2ec>)
 80053a6:	4638      	mov	r0, r7
 80053a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80053aa:	f7fb fb11 	bl	80009d0 <__aeabi_dcmple>
 80053ae:	bb28      	cbnz	r0, 80053fc <_printf_float+0xb8>
 80053b0:	2200      	movs	r2, #0
 80053b2:	2300      	movs	r3, #0
 80053b4:	4638      	mov	r0, r7
 80053b6:	4649      	mov	r1, r9
 80053b8:	f7fb fb00 	bl	80009bc <__aeabi_dcmplt>
 80053bc:	b110      	cbz	r0, 80053c4 <_printf_float+0x80>
 80053be:	232d      	movs	r3, #45	; 0x2d
 80053c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053c4:	4f9b      	ldr	r7, [pc, #620]	; (8005634 <_printf_float+0x2f0>)
 80053c6:	4b9c      	ldr	r3, [pc, #624]	; (8005638 <_printf_float+0x2f4>)
 80053c8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80053cc:	bf98      	it	ls
 80053ce:	461f      	movls	r7, r3
 80053d0:	2303      	movs	r3, #3
 80053d2:	f04f 0900 	mov.w	r9, #0
 80053d6:	6123      	str	r3, [r4, #16]
 80053d8:	f02a 0304 	bic.w	r3, sl, #4
 80053dc:	6023      	str	r3, [r4, #0]
 80053de:	9600      	str	r6, [sp, #0]
 80053e0:	465b      	mov	r3, fp
 80053e2:	aa0f      	add	r2, sp, #60	; 0x3c
 80053e4:	4621      	mov	r1, r4
 80053e6:	4628      	mov	r0, r5
 80053e8:	f000 f9e2 	bl	80057b0 <_printf_common>
 80053ec:	3001      	adds	r0, #1
 80053ee:	f040 8090 	bne.w	8005512 <_printf_float+0x1ce>
 80053f2:	f04f 30ff 	mov.w	r0, #4294967295
 80053f6:	b011      	add	sp, #68	; 0x44
 80053f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053fc:	463a      	mov	r2, r7
 80053fe:	464b      	mov	r3, r9
 8005400:	4638      	mov	r0, r7
 8005402:	4649      	mov	r1, r9
 8005404:	f7fb fb02 	bl	8000a0c <__aeabi_dcmpun>
 8005408:	b110      	cbz	r0, 8005410 <_printf_float+0xcc>
 800540a:	4f8c      	ldr	r7, [pc, #560]	; (800563c <_printf_float+0x2f8>)
 800540c:	4b8c      	ldr	r3, [pc, #560]	; (8005640 <_printf_float+0x2fc>)
 800540e:	e7db      	b.n	80053c8 <_printf_float+0x84>
 8005410:	6863      	ldr	r3, [r4, #4]
 8005412:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8005416:	1c59      	adds	r1, r3, #1
 8005418:	a80d      	add	r0, sp, #52	; 0x34
 800541a:	a90e      	add	r1, sp, #56	; 0x38
 800541c:	d140      	bne.n	80054a0 <_printf_float+0x15c>
 800541e:	2306      	movs	r3, #6
 8005420:	6063      	str	r3, [r4, #4]
 8005422:	f04f 0c00 	mov.w	ip, #0
 8005426:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 800542a:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800542e:	6863      	ldr	r3, [r4, #4]
 8005430:	6022      	str	r2, [r4, #0]
 8005432:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8005436:	9300      	str	r3, [sp, #0]
 8005438:	463a      	mov	r2, r7
 800543a:	464b      	mov	r3, r9
 800543c:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8005440:	4628      	mov	r0, r5
 8005442:	f7ff feed 	bl	8005220 <__cvt>
 8005446:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 800544a:	2b47      	cmp	r3, #71	; 0x47
 800544c:	4607      	mov	r7, r0
 800544e:	d109      	bne.n	8005464 <_printf_float+0x120>
 8005450:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005452:	1cd8      	adds	r0, r3, #3
 8005454:	db02      	blt.n	800545c <_printf_float+0x118>
 8005456:	6862      	ldr	r2, [r4, #4]
 8005458:	4293      	cmp	r3, r2
 800545a:	dd47      	ble.n	80054ec <_printf_float+0x1a8>
 800545c:	f1a8 0802 	sub.w	r8, r8, #2
 8005460:	fa5f f888 	uxtb.w	r8, r8
 8005464:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8005468:	990d      	ldr	r1, [sp, #52]	; 0x34
 800546a:	d824      	bhi.n	80054b6 <_printf_float+0x172>
 800546c:	3901      	subs	r1, #1
 800546e:	4642      	mov	r2, r8
 8005470:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005474:	910d      	str	r1, [sp, #52]	; 0x34
 8005476:	f7ff ff2f 	bl	80052d8 <__exponent>
 800547a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800547c:	4681      	mov	r9, r0
 800547e:	1813      	adds	r3, r2, r0
 8005480:	2a01      	cmp	r2, #1
 8005482:	6123      	str	r3, [r4, #16]
 8005484:	dc02      	bgt.n	800548c <_printf_float+0x148>
 8005486:	6822      	ldr	r2, [r4, #0]
 8005488:	07d1      	lsls	r1, r2, #31
 800548a:	d501      	bpl.n	8005490 <_printf_float+0x14c>
 800548c:	3301      	adds	r3, #1
 800548e:	6123      	str	r3, [r4, #16]
 8005490:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005494:	2b00      	cmp	r3, #0
 8005496:	d0a2      	beq.n	80053de <_printf_float+0x9a>
 8005498:	232d      	movs	r3, #45	; 0x2d
 800549a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800549e:	e79e      	b.n	80053de <_printf_float+0x9a>
 80054a0:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 80054a4:	f000 816e 	beq.w	8005784 <_printf_float+0x440>
 80054a8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80054ac:	d1b9      	bne.n	8005422 <_printf_float+0xde>
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d1b7      	bne.n	8005422 <_printf_float+0xde>
 80054b2:	2301      	movs	r3, #1
 80054b4:	e7b4      	b.n	8005420 <_printf_float+0xdc>
 80054b6:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 80054ba:	d119      	bne.n	80054f0 <_printf_float+0x1ac>
 80054bc:	2900      	cmp	r1, #0
 80054be:	6863      	ldr	r3, [r4, #4]
 80054c0:	dd0c      	ble.n	80054dc <_printf_float+0x198>
 80054c2:	6121      	str	r1, [r4, #16]
 80054c4:	b913      	cbnz	r3, 80054cc <_printf_float+0x188>
 80054c6:	6822      	ldr	r2, [r4, #0]
 80054c8:	07d2      	lsls	r2, r2, #31
 80054ca:	d502      	bpl.n	80054d2 <_printf_float+0x18e>
 80054cc:	3301      	adds	r3, #1
 80054ce:	440b      	add	r3, r1
 80054d0:	6123      	str	r3, [r4, #16]
 80054d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80054d4:	f04f 0900 	mov.w	r9, #0
 80054d8:	65a3      	str	r3, [r4, #88]	; 0x58
 80054da:	e7d9      	b.n	8005490 <_printf_float+0x14c>
 80054dc:	b913      	cbnz	r3, 80054e4 <_printf_float+0x1a0>
 80054de:	6822      	ldr	r2, [r4, #0]
 80054e0:	07d0      	lsls	r0, r2, #31
 80054e2:	d501      	bpl.n	80054e8 <_printf_float+0x1a4>
 80054e4:	3302      	adds	r3, #2
 80054e6:	e7f3      	b.n	80054d0 <_printf_float+0x18c>
 80054e8:	2301      	movs	r3, #1
 80054ea:	e7f1      	b.n	80054d0 <_printf_float+0x18c>
 80054ec:	f04f 0867 	mov.w	r8, #103	; 0x67
 80054f0:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80054f4:	4293      	cmp	r3, r2
 80054f6:	db05      	blt.n	8005504 <_printf_float+0x1c0>
 80054f8:	6822      	ldr	r2, [r4, #0]
 80054fa:	6123      	str	r3, [r4, #16]
 80054fc:	07d1      	lsls	r1, r2, #31
 80054fe:	d5e8      	bpl.n	80054d2 <_printf_float+0x18e>
 8005500:	3301      	adds	r3, #1
 8005502:	e7e5      	b.n	80054d0 <_printf_float+0x18c>
 8005504:	2b00      	cmp	r3, #0
 8005506:	bfcc      	ite	gt
 8005508:	2301      	movgt	r3, #1
 800550a:	f1c3 0302 	rsble	r3, r3, #2
 800550e:	4413      	add	r3, r2
 8005510:	e7de      	b.n	80054d0 <_printf_float+0x18c>
 8005512:	6823      	ldr	r3, [r4, #0]
 8005514:	055a      	lsls	r2, r3, #21
 8005516:	d407      	bmi.n	8005528 <_printf_float+0x1e4>
 8005518:	6923      	ldr	r3, [r4, #16]
 800551a:	463a      	mov	r2, r7
 800551c:	4659      	mov	r1, fp
 800551e:	4628      	mov	r0, r5
 8005520:	47b0      	blx	r6
 8005522:	3001      	adds	r0, #1
 8005524:	d129      	bne.n	800557a <_printf_float+0x236>
 8005526:	e764      	b.n	80053f2 <_printf_float+0xae>
 8005528:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800552c:	f240 80d7 	bls.w	80056de <_printf_float+0x39a>
 8005530:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005534:	2200      	movs	r2, #0
 8005536:	2300      	movs	r3, #0
 8005538:	f7fb fa36 	bl	80009a8 <__aeabi_dcmpeq>
 800553c:	b388      	cbz	r0, 80055a2 <_printf_float+0x25e>
 800553e:	2301      	movs	r3, #1
 8005540:	4a40      	ldr	r2, [pc, #256]	; (8005644 <_printf_float+0x300>)
 8005542:	4659      	mov	r1, fp
 8005544:	4628      	mov	r0, r5
 8005546:	47b0      	blx	r6
 8005548:	3001      	adds	r0, #1
 800554a:	f43f af52 	beq.w	80053f2 <_printf_float+0xae>
 800554e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005552:	429a      	cmp	r2, r3
 8005554:	db02      	blt.n	800555c <_printf_float+0x218>
 8005556:	6823      	ldr	r3, [r4, #0]
 8005558:	07d8      	lsls	r0, r3, #31
 800555a:	d50e      	bpl.n	800557a <_printf_float+0x236>
 800555c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005560:	4659      	mov	r1, fp
 8005562:	4628      	mov	r0, r5
 8005564:	47b0      	blx	r6
 8005566:	3001      	adds	r0, #1
 8005568:	f43f af43 	beq.w	80053f2 <_printf_float+0xae>
 800556c:	2700      	movs	r7, #0
 800556e:	f104 081a 	add.w	r8, r4, #26
 8005572:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005574:	3b01      	subs	r3, #1
 8005576:	42bb      	cmp	r3, r7
 8005578:	dc09      	bgt.n	800558e <_printf_float+0x24a>
 800557a:	6823      	ldr	r3, [r4, #0]
 800557c:	079f      	lsls	r7, r3, #30
 800557e:	f100 80fd 	bmi.w	800577c <_printf_float+0x438>
 8005582:	68e0      	ldr	r0, [r4, #12]
 8005584:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005586:	4298      	cmp	r0, r3
 8005588:	bfb8      	it	lt
 800558a:	4618      	movlt	r0, r3
 800558c:	e733      	b.n	80053f6 <_printf_float+0xb2>
 800558e:	2301      	movs	r3, #1
 8005590:	4642      	mov	r2, r8
 8005592:	4659      	mov	r1, fp
 8005594:	4628      	mov	r0, r5
 8005596:	47b0      	blx	r6
 8005598:	3001      	adds	r0, #1
 800559a:	f43f af2a 	beq.w	80053f2 <_printf_float+0xae>
 800559e:	3701      	adds	r7, #1
 80055a0:	e7e7      	b.n	8005572 <_printf_float+0x22e>
 80055a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	dc2b      	bgt.n	8005600 <_printf_float+0x2bc>
 80055a8:	2301      	movs	r3, #1
 80055aa:	4a26      	ldr	r2, [pc, #152]	; (8005644 <_printf_float+0x300>)
 80055ac:	4659      	mov	r1, fp
 80055ae:	4628      	mov	r0, r5
 80055b0:	47b0      	blx	r6
 80055b2:	3001      	adds	r0, #1
 80055b4:	f43f af1d 	beq.w	80053f2 <_printf_float+0xae>
 80055b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055ba:	b923      	cbnz	r3, 80055c6 <_printf_float+0x282>
 80055bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80055be:	b913      	cbnz	r3, 80055c6 <_printf_float+0x282>
 80055c0:	6823      	ldr	r3, [r4, #0]
 80055c2:	07d9      	lsls	r1, r3, #31
 80055c4:	d5d9      	bpl.n	800557a <_printf_float+0x236>
 80055c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80055ca:	4659      	mov	r1, fp
 80055cc:	4628      	mov	r0, r5
 80055ce:	47b0      	blx	r6
 80055d0:	3001      	adds	r0, #1
 80055d2:	f43f af0e 	beq.w	80053f2 <_printf_float+0xae>
 80055d6:	f04f 0800 	mov.w	r8, #0
 80055da:	f104 091a 	add.w	r9, r4, #26
 80055de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055e0:	425b      	negs	r3, r3
 80055e2:	4543      	cmp	r3, r8
 80055e4:	dc01      	bgt.n	80055ea <_printf_float+0x2a6>
 80055e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80055e8:	e797      	b.n	800551a <_printf_float+0x1d6>
 80055ea:	2301      	movs	r3, #1
 80055ec:	464a      	mov	r2, r9
 80055ee:	4659      	mov	r1, fp
 80055f0:	4628      	mov	r0, r5
 80055f2:	47b0      	blx	r6
 80055f4:	3001      	adds	r0, #1
 80055f6:	f43f aefc 	beq.w	80053f2 <_printf_float+0xae>
 80055fa:	f108 0801 	add.w	r8, r8, #1
 80055fe:	e7ee      	b.n	80055de <_printf_float+0x29a>
 8005600:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005602:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005604:	429a      	cmp	r2, r3
 8005606:	bfa8      	it	ge
 8005608:	461a      	movge	r2, r3
 800560a:	2a00      	cmp	r2, #0
 800560c:	4690      	mov	r8, r2
 800560e:	dd07      	ble.n	8005620 <_printf_float+0x2dc>
 8005610:	4613      	mov	r3, r2
 8005612:	4659      	mov	r1, fp
 8005614:	463a      	mov	r2, r7
 8005616:	4628      	mov	r0, r5
 8005618:	47b0      	blx	r6
 800561a:	3001      	adds	r0, #1
 800561c:	f43f aee9 	beq.w	80053f2 <_printf_float+0xae>
 8005620:	f104 031a 	add.w	r3, r4, #26
 8005624:	f04f 0a00 	mov.w	sl, #0
 8005628:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800562c:	930b      	str	r3, [sp, #44]	; 0x2c
 800562e:	e015      	b.n	800565c <_printf_float+0x318>
 8005630:	7fefffff 	.word	0x7fefffff
 8005634:	080085a8 	.word	0x080085a8
 8005638:	080085a4 	.word	0x080085a4
 800563c:	080085b0 	.word	0x080085b0
 8005640:	080085ac 	.word	0x080085ac
 8005644:	080085b4 	.word	0x080085b4
 8005648:	2301      	movs	r3, #1
 800564a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800564c:	4659      	mov	r1, fp
 800564e:	4628      	mov	r0, r5
 8005650:	47b0      	blx	r6
 8005652:	3001      	adds	r0, #1
 8005654:	f43f aecd 	beq.w	80053f2 <_printf_float+0xae>
 8005658:	f10a 0a01 	add.w	sl, sl, #1
 800565c:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8005660:	eba9 0308 	sub.w	r3, r9, r8
 8005664:	4553      	cmp	r3, sl
 8005666:	dcef      	bgt.n	8005648 <_printf_float+0x304>
 8005668:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800566c:	429a      	cmp	r2, r3
 800566e:	444f      	add	r7, r9
 8005670:	db14      	blt.n	800569c <_printf_float+0x358>
 8005672:	6823      	ldr	r3, [r4, #0]
 8005674:	07da      	lsls	r2, r3, #31
 8005676:	d411      	bmi.n	800569c <_printf_float+0x358>
 8005678:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800567a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800567c:	eba3 0209 	sub.w	r2, r3, r9
 8005680:	eba3 0901 	sub.w	r9, r3, r1
 8005684:	4591      	cmp	r9, r2
 8005686:	bfa8      	it	ge
 8005688:	4691      	movge	r9, r2
 800568a:	f1b9 0f00 	cmp.w	r9, #0
 800568e:	dc0d      	bgt.n	80056ac <_printf_float+0x368>
 8005690:	2700      	movs	r7, #0
 8005692:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005696:	f104 081a 	add.w	r8, r4, #26
 800569a:	e018      	b.n	80056ce <_printf_float+0x38a>
 800569c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80056a0:	4659      	mov	r1, fp
 80056a2:	4628      	mov	r0, r5
 80056a4:	47b0      	blx	r6
 80056a6:	3001      	adds	r0, #1
 80056a8:	d1e6      	bne.n	8005678 <_printf_float+0x334>
 80056aa:	e6a2      	b.n	80053f2 <_printf_float+0xae>
 80056ac:	464b      	mov	r3, r9
 80056ae:	463a      	mov	r2, r7
 80056b0:	4659      	mov	r1, fp
 80056b2:	4628      	mov	r0, r5
 80056b4:	47b0      	blx	r6
 80056b6:	3001      	adds	r0, #1
 80056b8:	d1ea      	bne.n	8005690 <_printf_float+0x34c>
 80056ba:	e69a      	b.n	80053f2 <_printf_float+0xae>
 80056bc:	2301      	movs	r3, #1
 80056be:	4642      	mov	r2, r8
 80056c0:	4659      	mov	r1, fp
 80056c2:	4628      	mov	r0, r5
 80056c4:	47b0      	blx	r6
 80056c6:	3001      	adds	r0, #1
 80056c8:	f43f ae93 	beq.w	80053f2 <_printf_float+0xae>
 80056cc:	3701      	adds	r7, #1
 80056ce:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80056d2:	1a9b      	subs	r3, r3, r2
 80056d4:	eba3 0309 	sub.w	r3, r3, r9
 80056d8:	42bb      	cmp	r3, r7
 80056da:	dcef      	bgt.n	80056bc <_printf_float+0x378>
 80056dc:	e74d      	b.n	800557a <_printf_float+0x236>
 80056de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80056e0:	2a01      	cmp	r2, #1
 80056e2:	dc01      	bgt.n	80056e8 <_printf_float+0x3a4>
 80056e4:	07db      	lsls	r3, r3, #31
 80056e6:	d538      	bpl.n	800575a <_printf_float+0x416>
 80056e8:	2301      	movs	r3, #1
 80056ea:	463a      	mov	r2, r7
 80056ec:	4659      	mov	r1, fp
 80056ee:	4628      	mov	r0, r5
 80056f0:	47b0      	blx	r6
 80056f2:	3001      	adds	r0, #1
 80056f4:	f43f ae7d 	beq.w	80053f2 <_printf_float+0xae>
 80056f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80056fc:	4659      	mov	r1, fp
 80056fe:	4628      	mov	r0, r5
 8005700:	47b0      	blx	r6
 8005702:	3001      	adds	r0, #1
 8005704:	f107 0701 	add.w	r7, r7, #1
 8005708:	f43f ae73 	beq.w	80053f2 <_printf_float+0xae>
 800570c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005710:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005712:	2200      	movs	r2, #0
 8005714:	f103 38ff 	add.w	r8, r3, #4294967295
 8005718:	2300      	movs	r3, #0
 800571a:	f7fb f945 	bl	80009a8 <__aeabi_dcmpeq>
 800571e:	b9c0      	cbnz	r0, 8005752 <_printf_float+0x40e>
 8005720:	4643      	mov	r3, r8
 8005722:	463a      	mov	r2, r7
 8005724:	4659      	mov	r1, fp
 8005726:	4628      	mov	r0, r5
 8005728:	47b0      	blx	r6
 800572a:	3001      	adds	r0, #1
 800572c:	d10d      	bne.n	800574a <_printf_float+0x406>
 800572e:	e660      	b.n	80053f2 <_printf_float+0xae>
 8005730:	2301      	movs	r3, #1
 8005732:	4642      	mov	r2, r8
 8005734:	4659      	mov	r1, fp
 8005736:	4628      	mov	r0, r5
 8005738:	47b0      	blx	r6
 800573a:	3001      	adds	r0, #1
 800573c:	f43f ae59 	beq.w	80053f2 <_printf_float+0xae>
 8005740:	3701      	adds	r7, #1
 8005742:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005744:	3b01      	subs	r3, #1
 8005746:	42bb      	cmp	r3, r7
 8005748:	dcf2      	bgt.n	8005730 <_printf_float+0x3ec>
 800574a:	464b      	mov	r3, r9
 800574c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005750:	e6e4      	b.n	800551c <_printf_float+0x1d8>
 8005752:	2700      	movs	r7, #0
 8005754:	f104 081a 	add.w	r8, r4, #26
 8005758:	e7f3      	b.n	8005742 <_printf_float+0x3fe>
 800575a:	2301      	movs	r3, #1
 800575c:	e7e1      	b.n	8005722 <_printf_float+0x3de>
 800575e:	2301      	movs	r3, #1
 8005760:	4642      	mov	r2, r8
 8005762:	4659      	mov	r1, fp
 8005764:	4628      	mov	r0, r5
 8005766:	47b0      	blx	r6
 8005768:	3001      	adds	r0, #1
 800576a:	f43f ae42 	beq.w	80053f2 <_printf_float+0xae>
 800576e:	3701      	adds	r7, #1
 8005770:	68e3      	ldr	r3, [r4, #12]
 8005772:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005774:	1a9b      	subs	r3, r3, r2
 8005776:	42bb      	cmp	r3, r7
 8005778:	dcf1      	bgt.n	800575e <_printf_float+0x41a>
 800577a:	e702      	b.n	8005582 <_printf_float+0x23e>
 800577c:	2700      	movs	r7, #0
 800577e:	f104 0819 	add.w	r8, r4, #25
 8005782:	e7f5      	b.n	8005770 <_printf_float+0x42c>
 8005784:	2b00      	cmp	r3, #0
 8005786:	f43f ae94 	beq.w	80054b2 <_printf_float+0x16e>
 800578a:	f04f 0c00 	mov.w	ip, #0
 800578e:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8005792:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8005796:	6022      	str	r2, [r4, #0]
 8005798:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800579c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 80057a0:	9300      	str	r3, [sp, #0]
 80057a2:	463a      	mov	r2, r7
 80057a4:	464b      	mov	r3, r9
 80057a6:	4628      	mov	r0, r5
 80057a8:	f7ff fd3a 	bl	8005220 <__cvt>
 80057ac:	4607      	mov	r7, r0
 80057ae:	e64f      	b.n	8005450 <_printf_float+0x10c>

080057b0 <_printf_common>:
 80057b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057b4:	4691      	mov	r9, r2
 80057b6:	461f      	mov	r7, r3
 80057b8:	688a      	ldr	r2, [r1, #8]
 80057ba:	690b      	ldr	r3, [r1, #16]
 80057bc:	4606      	mov	r6, r0
 80057be:	4293      	cmp	r3, r2
 80057c0:	bfb8      	it	lt
 80057c2:	4613      	movlt	r3, r2
 80057c4:	f8c9 3000 	str.w	r3, [r9]
 80057c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80057cc:	460c      	mov	r4, r1
 80057ce:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80057d2:	b112      	cbz	r2, 80057da <_printf_common+0x2a>
 80057d4:	3301      	adds	r3, #1
 80057d6:	f8c9 3000 	str.w	r3, [r9]
 80057da:	6823      	ldr	r3, [r4, #0]
 80057dc:	0699      	lsls	r1, r3, #26
 80057de:	bf42      	ittt	mi
 80057e0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80057e4:	3302      	addmi	r3, #2
 80057e6:	f8c9 3000 	strmi.w	r3, [r9]
 80057ea:	6825      	ldr	r5, [r4, #0]
 80057ec:	f015 0506 	ands.w	r5, r5, #6
 80057f0:	d107      	bne.n	8005802 <_printf_common+0x52>
 80057f2:	f104 0a19 	add.w	sl, r4, #25
 80057f6:	68e3      	ldr	r3, [r4, #12]
 80057f8:	f8d9 2000 	ldr.w	r2, [r9]
 80057fc:	1a9b      	subs	r3, r3, r2
 80057fe:	42ab      	cmp	r3, r5
 8005800:	dc29      	bgt.n	8005856 <_printf_common+0xa6>
 8005802:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005806:	6822      	ldr	r2, [r4, #0]
 8005808:	3300      	adds	r3, #0
 800580a:	bf18      	it	ne
 800580c:	2301      	movne	r3, #1
 800580e:	0692      	lsls	r2, r2, #26
 8005810:	d42e      	bmi.n	8005870 <_printf_common+0xc0>
 8005812:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005816:	4639      	mov	r1, r7
 8005818:	4630      	mov	r0, r6
 800581a:	47c0      	blx	r8
 800581c:	3001      	adds	r0, #1
 800581e:	d021      	beq.n	8005864 <_printf_common+0xb4>
 8005820:	6823      	ldr	r3, [r4, #0]
 8005822:	68e5      	ldr	r5, [r4, #12]
 8005824:	f003 0306 	and.w	r3, r3, #6
 8005828:	2b04      	cmp	r3, #4
 800582a:	bf18      	it	ne
 800582c:	2500      	movne	r5, #0
 800582e:	f8d9 2000 	ldr.w	r2, [r9]
 8005832:	f04f 0900 	mov.w	r9, #0
 8005836:	bf08      	it	eq
 8005838:	1aad      	subeq	r5, r5, r2
 800583a:	68a3      	ldr	r3, [r4, #8]
 800583c:	6922      	ldr	r2, [r4, #16]
 800583e:	bf08      	it	eq
 8005840:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005844:	4293      	cmp	r3, r2
 8005846:	bfc4      	itt	gt
 8005848:	1a9b      	subgt	r3, r3, r2
 800584a:	18ed      	addgt	r5, r5, r3
 800584c:	341a      	adds	r4, #26
 800584e:	454d      	cmp	r5, r9
 8005850:	d11a      	bne.n	8005888 <_printf_common+0xd8>
 8005852:	2000      	movs	r0, #0
 8005854:	e008      	b.n	8005868 <_printf_common+0xb8>
 8005856:	2301      	movs	r3, #1
 8005858:	4652      	mov	r2, sl
 800585a:	4639      	mov	r1, r7
 800585c:	4630      	mov	r0, r6
 800585e:	47c0      	blx	r8
 8005860:	3001      	adds	r0, #1
 8005862:	d103      	bne.n	800586c <_printf_common+0xbc>
 8005864:	f04f 30ff 	mov.w	r0, #4294967295
 8005868:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800586c:	3501      	adds	r5, #1
 800586e:	e7c2      	b.n	80057f6 <_printf_common+0x46>
 8005870:	2030      	movs	r0, #48	; 0x30
 8005872:	18e1      	adds	r1, r4, r3
 8005874:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005878:	1c5a      	adds	r2, r3, #1
 800587a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800587e:	4422      	add	r2, r4
 8005880:	3302      	adds	r3, #2
 8005882:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005886:	e7c4      	b.n	8005812 <_printf_common+0x62>
 8005888:	2301      	movs	r3, #1
 800588a:	4622      	mov	r2, r4
 800588c:	4639      	mov	r1, r7
 800588e:	4630      	mov	r0, r6
 8005890:	47c0      	blx	r8
 8005892:	3001      	adds	r0, #1
 8005894:	d0e6      	beq.n	8005864 <_printf_common+0xb4>
 8005896:	f109 0901 	add.w	r9, r9, #1
 800589a:	e7d8      	b.n	800584e <_printf_common+0x9e>

0800589c <_printf_i>:
 800589c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80058a0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80058a4:	460c      	mov	r4, r1
 80058a6:	7e09      	ldrb	r1, [r1, #24]
 80058a8:	b085      	sub	sp, #20
 80058aa:	296e      	cmp	r1, #110	; 0x6e
 80058ac:	4617      	mov	r7, r2
 80058ae:	4606      	mov	r6, r0
 80058b0:	4698      	mov	r8, r3
 80058b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80058b4:	f000 80b3 	beq.w	8005a1e <_printf_i+0x182>
 80058b8:	d822      	bhi.n	8005900 <_printf_i+0x64>
 80058ba:	2963      	cmp	r1, #99	; 0x63
 80058bc:	d036      	beq.n	800592c <_printf_i+0x90>
 80058be:	d80a      	bhi.n	80058d6 <_printf_i+0x3a>
 80058c0:	2900      	cmp	r1, #0
 80058c2:	f000 80b9 	beq.w	8005a38 <_printf_i+0x19c>
 80058c6:	2958      	cmp	r1, #88	; 0x58
 80058c8:	f000 8083 	beq.w	80059d2 <_printf_i+0x136>
 80058cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80058d0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80058d4:	e032      	b.n	800593c <_printf_i+0xa0>
 80058d6:	2964      	cmp	r1, #100	; 0x64
 80058d8:	d001      	beq.n	80058de <_printf_i+0x42>
 80058da:	2969      	cmp	r1, #105	; 0x69
 80058dc:	d1f6      	bne.n	80058cc <_printf_i+0x30>
 80058de:	6820      	ldr	r0, [r4, #0]
 80058e0:	6813      	ldr	r3, [r2, #0]
 80058e2:	0605      	lsls	r5, r0, #24
 80058e4:	f103 0104 	add.w	r1, r3, #4
 80058e8:	d52a      	bpl.n	8005940 <_printf_i+0xa4>
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	6011      	str	r1, [r2, #0]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	da03      	bge.n	80058fa <_printf_i+0x5e>
 80058f2:	222d      	movs	r2, #45	; 0x2d
 80058f4:	425b      	negs	r3, r3
 80058f6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80058fa:	486f      	ldr	r0, [pc, #444]	; (8005ab8 <_printf_i+0x21c>)
 80058fc:	220a      	movs	r2, #10
 80058fe:	e039      	b.n	8005974 <_printf_i+0xd8>
 8005900:	2973      	cmp	r1, #115	; 0x73
 8005902:	f000 809d 	beq.w	8005a40 <_printf_i+0x1a4>
 8005906:	d808      	bhi.n	800591a <_printf_i+0x7e>
 8005908:	296f      	cmp	r1, #111	; 0x6f
 800590a:	d020      	beq.n	800594e <_printf_i+0xb2>
 800590c:	2970      	cmp	r1, #112	; 0x70
 800590e:	d1dd      	bne.n	80058cc <_printf_i+0x30>
 8005910:	6823      	ldr	r3, [r4, #0]
 8005912:	f043 0320 	orr.w	r3, r3, #32
 8005916:	6023      	str	r3, [r4, #0]
 8005918:	e003      	b.n	8005922 <_printf_i+0x86>
 800591a:	2975      	cmp	r1, #117	; 0x75
 800591c:	d017      	beq.n	800594e <_printf_i+0xb2>
 800591e:	2978      	cmp	r1, #120	; 0x78
 8005920:	d1d4      	bne.n	80058cc <_printf_i+0x30>
 8005922:	2378      	movs	r3, #120	; 0x78
 8005924:	4865      	ldr	r0, [pc, #404]	; (8005abc <_printf_i+0x220>)
 8005926:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800592a:	e055      	b.n	80059d8 <_printf_i+0x13c>
 800592c:	6813      	ldr	r3, [r2, #0]
 800592e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005932:	1d19      	adds	r1, r3, #4
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	6011      	str	r1, [r2, #0]
 8005938:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800593c:	2301      	movs	r3, #1
 800593e:	e08c      	b.n	8005a5a <_printf_i+0x1be>
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005946:	6011      	str	r1, [r2, #0]
 8005948:	bf18      	it	ne
 800594a:	b21b      	sxthne	r3, r3
 800594c:	e7cf      	b.n	80058ee <_printf_i+0x52>
 800594e:	6813      	ldr	r3, [r2, #0]
 8005950:	6825      	ldr	r5, [r4, #0]
 8005952:	1d18      	adds	r0, r3, #4
 8005954:	6010      	str	r0, [r2, #0]
 8005956:	0628      	lsls	r0, r5, #24
 8005958:	d501      	bpl.n	800595e <_printf_i+0xc2>
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	e002      	b.n	8005964 <_printf_i+0xc8>
 800595e:	0668      	lsls	r0, r5, #25
 8005960:	d5fb      	bpl.n	800595a <_printf_i+0xbe>
 8005962:	881b      	ldrh	r3, [r3, #0]
 8005964:	296f      	cmp	r1, #111	; 0x6f
 8005966:	bf14      	ite	ne
 8005968:	220a      	movne	r2, #10
 800596a:	2208      	moveq	r2, #8
 800596c:	4852      	ldr	r0, [pc, #328]	; (8005ab8 <_printf_i+0x21c>)
 800596e:	2100      	movs	r1, #0
 8005970:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005974:	6865      	ldr	r5, [r4, #4]
 8005976:	2d00      	cmp	r5, #0
 8005978:	60a5      	str	r5, [r4, #8]
 800597a:	f2c0 8095 	blt.w	8005aa8 <_printf_i+0x20c>
 800597e:	6821      	ldr	r1, [r4, #0]
 8005980:	f021 0104 	bic.w	r1, r1, #4
 8005984:	6021      	str	r1, [r4, #0]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d13d      	bne.n	8005a06 <_printf_i+0x16a>
 800598a:	2d00      	cmp	r5, #0
 800598c:	f040 808e 	bne.w	8005aac <_printf_i+0x210>
 8005990:	4665      	mov	r5, ip
 8005992:	2a08      	cmp	r2, #8
 8005994:	d10b      	bne.n	80059ae <_printf_i+0x112>
 8005996:	6823      	ldr	r3, [r4, #0]
 8005998:	07db      	lsls	r3, r3, #31
 800599a:	d508      	bpl.n	80059ae <_printf_i+0x112>
 800599c:	6923      	ldr	r3, [r4, #16]
 800599e:	6862      	ldr	r2, [r4, #4]
 80059a0:	429a      	cmp	r2, r3
 80059a2:	bfde      	ittt	le
 80059a4:	2330      	movle	r3, #48	; 0x30
 80059a6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80059aa:	f105 35ff 	addle.w	r5, r5, #4294967295
 80059ae:	ebac 0305 	sub.w	r3, ip, r5
 80059b2:	6123      	str	r3, [r4, #16]
 80059b4:	f8cd 8000 	str.w	r8, [sp]
 80059b8:	463b      	mov	r3, r7
 80059ba:	aa03      	add	r2, sp, #12
 80059bc:	4621      	mov	r1, r4
 80059be:	4630      	mov	r0, r6
 80059c0:	f7ff fef6 	bl	80057b0 <_printf_common>
 80059c4:	3001      	adds	r0, #1
 80059c6:	d14d      	bne.n	8005a64 <_printf_i+0x1c8>
 80059c8:	f04f 30ff 	mov.w	r0, #4294967295
 80059cc:	b005      	add	sp, #20
 80059ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80059d2:	4839      	ldr	r0, [pc, #228]	; (8005ab8 <_printf_i+0x21c>)
 80059d4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80059d8:	6813      	ldr	r3, [r2, #0]
 80059da:	6821      	ldr	r1, [r4, #0]
 80059dc:	1d1d      	adds	r5, r3, #4
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	6015      	str	r5, [r2, #0]
 80059e2:	060a      	lsls	r2, r1, #24
 80059e4:	d50b      	bpl.n	80059fe <_printf_i+0x162>
 80059e6:	07ca      	lsls	r2, r1, #31
 80059e8:	bf44      	itt	mi
 80059ea:	f041 0120 	orrmi.w	r1, r1, #32
 80059ee:	6021      	strmi	r1, [r4, #0]
 80059f0:	b91b      	cbnz	r3, 80059fa <_printf_i+0x15e>
 80059f2:	6822      	ldr	r2, [r4, #0]
 80059f4:	f022 0220 	bic.w	r2, r2, #32
 80059f8:	6022      	str	r2, [r4, #0]
 80059fa:	2210      	movs	r2, #16
 80059fc:	e7b7      	b.n	800596e <_printf_i+0xd2>
 80059fe:	064d      	lsls	r5, r1, #25
 8005a00:	bf48      	it	mi
 8005a02:	b29b      	uxthmi	r3, r3
 8005a04:	e7ef      	b.n	80059e6 <_printf_i+0x14a>
 8005a06:	4665      	mov	r5, ip
 8005a08:	fbb3 f1f2 	udiv	r1, r3, r2
 8005a0c:	fb02 3311 	mls	r3, r2, r1, r3
 8005a10:	5cc3      	ldrb	r3, [r0, r3]
 8005a12:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005a16:	460b      	mov	r3, r1
 8005a18:	2900      	cmp	r1, #0
 8005a1a:	d1f5      	bne.n	8005a08 <_printf_i+0x16c>
 8005a1c:	e7b9      	b.n	8005992 <_printf_i+0xf6>
 8005a1e:	6813      	ldr	r3, [r2, #0]
 8005a20:	6825      	ldr	r5, [r4, #0]
 8005a22:	1d18      	adds	r0, r3, #4
 8005a24:	6961      	ldr	r1, [r4, #20]
 8005a26:	6010      	str	r0, [r2, #0]
 8005a28:	0628      	lsls	r0, r5, #24
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	d501      	bpl.n	8005a32 <_printf_i+0x196>
 8005a2e:	6019      	str	r1, [r3, #0]
 8005a30:	e002      	b.n	8005a38 <_printf_i+0x19c>
 8005a32:	066a      	lsls	r2, r5, #25
 8005a34:	d5fb      	bpl.n	8005a2e <_printf_i+0x192>
 8005a36:	8019      	strh	r1, [r3, #0]
 8005a38:	2300      	movs	r3, #0
 8005a3a:	4665      	mov	r5, ip
 8005a3c:	6123      	str	r3, [r4, #16]
 8005a3e:	e7b9      	b.n	80059b4 <_printf_i+0x118>
 8005a40:	6813      	ldr	r3, [r2, #0]
 8005a42:	1d19      	adds	r1, r3, #4
 8005a44:	6011      	str	r1, [r2, #0]
 8005a46:	681d      	ldr	r5, [r3, #0]
 8005a48:	6862      	ldr	r2, [r4, #4]
 8005a4a:	2100      	movs	r1, #0
 8005a4c:	4628      	mov	r0, r5
 8005a4e:	f001 f9cb 	bl	8006de8 <memchr>
 8005a52:	b108      	cbz	r0, 8005a58 <_printf_i+0x1bc>
 8005a54:	1b40      	subs	r0, r0, r5
 8005a56:	6060      	str	r0, [r4, #4]
 8005a58:	6863      	ldr	r3, [r4, #4]
 8005a5a:	6123      	str	r3, [r4, #16]
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a62:	e7a7      	b.n	80059b4 <_printf_i+0x118>
 8005a64:	6923      	ldr	r3, [r4, #16]
 8005a66:	462a      	mov	r2, r5
 8005a68:	4639      	mov	r1, r7
 8005a6a:	4630      	mov	r0, r6
 8005a6c:	47c0      	blx	r8
 8005a6e:	3001      	adds	r0, #1
 8005a70:	d0aa      	beq.n	80059c8 <_printf_i+0x12c>
 8005a72:	6823      	ldr	r3, [r4, #0]
 8005a74:	079b      	lsls	r3, r3, #30
 8005a76:	d413      	bmi.n	8005aa0 <_printf_i+0x204>
 8005a78:	68e0      	ldr	r0, [r4, #12]
 8005a7a:	9b03      	ldr	r3, [sp, #12]
 8005a7c:	4298      	cmp	r0, r3
 8005a7e:	bfb8      	it	lt
 8005a80:	4618      	movlt	r0, r3
 8005a82:	e7a3      	b.n	80059cc <_printf_i+0x130>
 8005a84:	2301      	movs	r3, #1
 8005a86:	464a      	mov	r2, r9
 8005a88:	4639      	mov	r1, r7
 8005a8a:	4630      	mov	r0, r6
 8005a8c:	47c0      	blx	r8
 8005a8e:	3001      	adds	r0, #1
 8005a90:	d09a      	beq.n	80059c8 <_printf_i+0x12c>
 8005a92:	3501      	adds	r5, #1
 8005a94:	68e3      	ldr	r3, [r4, #12]
 8005a96:	9a03      	ldr	r2, [sp, #12]
 8005a98:	1a9b      	subs	r3, r3, r2
 8005a9a:	42ab      	cmp	r3, r5
 8005a9c:	dcf2      	bgt.n	8005a84 <_printf_i+0x1e8>
 8005a9e:	e7eb      	b.n	8005a78 <_printf_i+0x1dc>
 8005aa0:	2500      	movs	r5, #0
 8005aa2:	f104 0919 	add.w	r9, r4, #25
 8005aa6:	e7f5      	b.n	8005a94 <_printf_i+0x1f8>
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d1ac      	bne.n	8005a06 <_printf_i+0x16a>
 8005aac:	7803      	ldrb	r3, [r0, #0]
 8005aae:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005ab2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005ab6:	e76c      	b.n	8005992 <_printf_i+0xf6>
 8005ab8:	080085b6 	.word	0x080085b6
 8005abc:	080085c7 	.word	0x080085c7

08005ac0 <iprintf>:
 8005ac0:	b40f      	push	{r0, r1, r2, r3}
 8005ac2:	4b0a      	ldr	r3, [pc, #40]	; (8005aec <iprintf+0x2c>)
 8005ac4:	b513      	push	{r0, r1, r4, lr}
 8005ac6:	681c      	ldr	r4, [r3, #0]
 8005ac8:	b124      	cbz	r4, 8005ad4 <iprintf+0x14>
 8005aca:	69a3      	ldr	r3, [r4, #24]
 8005acc:	b913      	cbnz	r3, 8005ad4 <iprintf+0x14>
 8005ace:	4620      	mov	r0, r4
 8005ad0:	f001 f886 	bl	8006be0 <__sinit>
 8005ad4:	ab05      	add	r3, sp, #20
 8005ad6:	9a04      	ldr	r2, [sp, #16]
 8005ad8:	68a1      	ldr	r1, [r4, #8]
 8005ada:	4620      	mov	r0, r4
 8005adc:	9301      	str	r3, [sp, #4]
 8005ade:	f001 fea7 	bl	8007830 <_vfiprintf_r>
 8005ae2:	b002      	add	sp, #8
 8005ae4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ae8:	b004      	add	sp, #16
 8005aea:	4770      	bx	lr
 8005aec:	20000a4c 	.word	0x20000a4c

08005af0 <_puts_r>:
 8005af0:	b570      	push	{r4, r5, r6, lr}
 8005af2:	460e      	mov	r6, r1
 8005af4:	4605      	mov	r5, r0
 8005af6:	b118      	cbz	r0, 8005b00 <_puts_r+0x10>
 8005af8:	6983      	ldr	r3, [r0, #24]
 8005afa:	b90b      	cbnz	r3, 8005b00 <_puts_r+0x10>
 8005afc:	f001 f870 	bl	8006be0 <__sinit>
 8005b00:	69ab      	ldr	r3, [r5, #24]
 8005b02:	68ac      	ldr	r4, [r5, #8]
 8005b04:	b913      	cbnz	r3, 8005b0c <_puts_r+0x1c>
 8005b06:	4628      	mov	r0, r5
 8005b08:	f001 f86a 	bl	8006be0 <__sinit>
 8005b0c:	4b23      	ldr	r3, [pc, #140]	; (8005b9c <_puts_r+0xac>)
 8005b0e:	429c      	cmp	r4, r3
 8005b10:	d117      	bne.n	8005b42 <_puts_r+0x52>
 8005b12:	686c      	ldr	r4, [r5, #4]
 8005b14:	89a3      	ldrh	r3, [r4, #12]
 8005b16:	071b      	lsls	r3, r3, #28
 8005b18:	d51d      	bpl.n	8005b56 <_puts_r+0x66>
 8005b1a:	6923      	ldr	r3, [r4, #16]
 8005b1c:	b1db      	cbz	r3, 8005b56 <_puts_r+0x66>
 8005b1e:	3e01      	subs	r6, #1
 8005b20:	68a3      	ldr	r3, [r4, #8]
 8005b22:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005b26:	3b01      	subs	r3, #1
 8005b28:	60a3      	str	r3, [r4, #8]
 8005b2a:	b9e9      	cbnz	r1, 8005b68 <_puts_r+0x78>
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	da2e      	bge.n	8005b8e <_puts_r+0x9e>
 8005b30:	4622      	mov	r2, r4
 8005b32:	210a      	movs	r1, #10
 8005b34:	4628      	mov	r0, r5
 8005b36:	f000 f85f 	bl	8005bf8 <__swbuf_r>
 8005b3a:	3001      	adds	r0, #1
 8005b3c:	d011      	beq.n	8005b62 <_puts_r+0x72>
 8005b3e:	200a      	movs	r0, #10
 8005b40:	e011      	b.n	8005b66 <_puts_r+0x76>
 8005b42:	4b17      	ldr	r3, [pc, #92]	; (8005ba0 <_puts_r+0xb0>)
 8005b44:	429c      	cmp	r4, r3
 8005b46:	d101      	bne.n	8005b4c <_puts_r+0x5c>
 8005b48:	68ac      	ldr	r4, [r5, #8]
 8005b4a:	e7e3      	b.n	8005b14 <_puts_r+0x24>
 8005b4c:	4b15      	ldr	r3, [pc, #84]	; (8005ba4 <_puts_r+0xb4>)
 8005b4e:	429c      	cmp	r4, r3
 8005b50:	bf08      	it	eq
 8005b52:	68ec      	ldreq	r4, [r5, #12]
 8005b54:	e7de      	b.n	8005b14 <_puts_r+0x24>
 8005b56:	4621      	mov	r1, r4
 8005b58:	4628      	mov	r0, r5
 8005b5a:	f000 f89f 	bl	8005c9c <__swsetup_r>
 8005b5e:	2800      	cmp	r0, #0
 8005b60:	d0dd      	beq.n	8005b1e <_puts_r+0x2e>
 8005b62:	f04f 30ff 	mov.w	r0, #4294967295
 8005b66:	bd70      	pop	{r4, r5, r6, pc}
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	da04      	bge.n	8005b76 <_puts_r+0x86>
 8005b6c:	69a2      	ldr	r2, [r4, #24]
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	dc06      	bgt.n	8005b80 <_puts_r+0x90>
 8005b72:	290a      	cmp	r1, #10
 8005b74:	d004      	beq.n	8005b80 <_puts_r+0x90>
 8005b76:	6823      	ldr	r3, [r4, #0]
 8005b78:	1c5a      	adds	r2, r3, #1
 8005b7a:	6022      	str	r2, [r4, #0]
 8005b7c:	7019      	strb	r1, [r3, #0]
 8005b7e:	e7cf      	b.n	8005b20 <_puts_r+0x30>
 8005b80:	4622      	mov	r2, r4
 8005b82:	4628      	mov	r0, r5
 8005b84:	f000 f838 	bl	8005bf8 <__swbuf_r>
 8005b88:	3001      	adds	r0, #1
 8005b8a:	d1c9      	bne.n	8005b20 <_puts_r+0x30>
 8005b8c:	e7e9      	b.n	8005b62 <_puts_r+0x72>
 8005b8e:	200a      	movs	r0, #10
 8005b90:	6823      	ldr	r3, [r4, #0]
 8005b92:	1c5a      	adds	r2, r3, #1
 8005b94:	6022      	str	r2, [r4, #0]
 8005b96:	7018      	strb	r0, [r3, #0]
 8005b98:	e7e5      	b.n	8005b66 <_puts_r+0x76>
 8005b9a:	bf00      	nop
 8005b9c:	08008608 	.word	0x08008608
 8005ba0:	08008628 	.word	0x08008628
 8005ba4:	080085e8 	.word	0x080085e8

08005ba8 <puts>:
 8005ba8:	4b02      	ldr	r3, [pc, #8]	; (8005bb4 <puts+0xc>)
 8005baa:	4601      	mov	r1, r0
 8005bac:	6818      	ldr	r0, [r3, #0]
 8005bae:	f7ff bf9f 	b.w	8005af0 <_puts_r>
 8005bb2:	bf00      	nop
 8005bb4:	20000a4c 	.word	0x20000a4c

08005bb8 <siprintf>:
 8005bb8:	b40e      	push	{r1, r2, r3}
 8005bba:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005bbe:	b500      	push	{lr}
 8005bc0:	b09c      	sub	sp, #112	; 0x70
 8005bc2:	ab1d      	add	r3, sp, #116	; 0x74
 8005bc4:	9002      	str	r0, [sp, #8]
 8005bc6:	9006      	str	r0, [sp, #24]
 8005bc8:	9107      	str	r1, [sp, #28]
 8005bca:	9104      	str	r1, [sp, #16]
 8005bcc:	4808      	ldr	r0, [pc, #32]	; (8005bf0 <siprintf+0x38>)
 8005bce:	4909      	ldr	r1, [pc, #36]	; (8005bf4 <siprintf+0x3c>)
 8005bd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bd4:	9105      	str	r1, [sp, #20]
 8005bd6:	6800      	ldr	r0, [r0, #0]
 8005bd8:	a902      	add	r1, sp, #8
 8005bda:	9301      	str	r3, [sp, #4]
 8005bdc:	f001 fd08 	bl	80075f0 <_svfiprintf_r>
 8005be0:	2200      	movs	r2, #0
 8005be2:	9b02      	ldr	r3, [sp, #8]
 8005be4:	701a      	strb	r2, [r3, #0]
 8005be6:	b01c      	add	sp, #112	; 0x70
 8005be8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005bec:	b003      	add	sp, #12
 8005bee:	4770      	bx	lr
 8005bf0:	20000a4c 	.word	0x20000a4c
 8005bf4:	ffff0208 	.word	0xffff0208

08005bf8 <__swbuf_r>:
 8005bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bfa:	460e      	mov	r6, r1
 8005bfc:	4614      	mov	r4, r2
 8005bfe:	4605      	mov	r5, r0
 8005c00:	b118      	cbz	r0, 8005c0a <__swbuf_r+0x12>
 8005c02:	6983      	ldr	r3, [r0, #24]
 8005c04:	b90b      	cbnz	r3, 8005c0a <__swbuf_r+0x12>
 8005c06:	f000 ffeb 	bl	8006be0 <__sinit>
 8005c0a:	4b21      	ldr	r3, [pc, #132]	; (8005c90 <__swbuf_r+0x98>)
 8005c0c:	429c      	cmp	r4, r3
 8005c0e:	d12a      	bne.n	8005c66 <__swbuf_r+0x6e>
 8005c10:	686c      	ldr	r4, [r5, #4]
 8005c12:	69a3      	ldr	r3, [r4, #24]
 8005c14:	60a3      	str	r3, [r4, #8]
 8005c16:	89a3      	ldrh	r3, [r4, #12]
 8005c18:	071a      	lsls	r2, r3, #28
 8005c1a:	d52e      	bpl.n	8005c7a <__swbuf_r+0x82>
 8005c1c:	6923      	ldr	r3, [r4, #16]
 8005c1e:	b363      	cbz	r3, 8005c7a <__swbuf_r+0x82>
 8005c20:	6923      	ldr	r3, [r4, #16]
 8005c22:	6820      	ldr	r0, [r4, #0]
 8005c24:	b2f6      	uxtb	r6, r6
 8005c26:	1ac0      	subs	r0, r0, r3
 8005c28:	6963      	ldr	r3, [r4, #20]
 8005c2a:	4637      	mov	r7, r6
 8005c2c:	4283      	cmp	r3, r0
 8005c2e:	dc04      	bgt.n	8005c3a <__swbuf_r+0x42>
 8005c30:	4621      	mov	r1, r4
 8005c32:	4628      	mov	r0, r5
 8005c34:	f000 ff6a 	bl	8006b0c <_fflush_r>
 8005c38:	bb28      	cbnz	r0, 8005c86 <__swbuf_r+0x8e>
 8005c3a:	68a3      	ldr	r3, [r4, #8]
 8005c3c:	3001      	adds	r0, #1
 8005c3e:	3b01      	subs	r3, #1
 8005c40:	60a3      	str	r3, [r4, #8]
 8005c42:	6823      	ldr	r3, [r4, #0]
 8005c44:	1c5a      	adds	r2, r3, #1
 8005c46:	6022      	str	r2, [r4, #0]
 8005c48:	701e      	strb	r6, [r3, #0]
 8005c4a:	6963      	ldr	r3, [r4, #20]
 8005c4c:	4283      	cmp	r3, r0
 8005c4e:	d004      	beq.n	8005c5a <__swbuf_r+0x62>
 8005c50:	89a3      	ldrh	r3, [r4, #12]
 8005c52:	07db      	lsls	r3, r3, #31
 8005c54:	d519      	bpl.n	8005c8a <__swbuf_r+0x92>
 8005c56:	2e0a      	cmp	r6, #10
 8005c58:	d117      	bne.n	8005c8a <__swbuf_r+0x92>
 8005c5a:	4621      	mov	r1, r4
 8005c5c:	4628      	mov	r0, r5
 8005c5e:	f000 ff55 	bl	8006b0c <_fflush_r>
 8005c62:	b190      	cbz	r0, 8005c8a <__swbuf_r+0x92>
 8005c64:	e00f      	b.n	8005c86 <__swbuf_r+0x8e>
 8005c66:	4b0b      	ldr	r3, [pc, #44]	; (8005c94 <__swbuf_r+0x9c>)
 8005c68:	429c      	cmp	r4, r3
 8005c6a:	d101      	bne.n	8005c70 <__swbuf_r+0x78>
 8005c6c:	68ac      	ldr	r4, [r5, #8]
 8005c6e:	e7d0      	b.n	8005c12 <__swbuf_r+0x1a>
 8005c70:	4b09      	ldr	r3, [pc, #36]	; (8005c98 <__swbuf_r+0xa0>)
 8005c72:	429c      	cmp	r4, r3
 8005c74:	bf08      	it	eq
 8005c76:	68ec      	ldreq	r4, [r5, #12]
 8005c78:	e7cb      	b.n	8005c12 <__swbuf_r+0x1a>
 8005c7a:	4621      	mov	r1, r4
 8005c7c:	4628      	mov	r0, r5
 8005c7e:	f000 f80d 	bl	8005c9c <__swsetup_r>
 8005c82:	2800      	cmp	r0, #0
 8005c84:	d0cc      	beq.n	8005c20 <__swbuf_r+0x28>
 8005c86:	f04f 37ff 	mov.w	r7, #4294967295
 8005c8a:	4638      	mov	r0, r7
 8005c8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c8e:	bf00      	nop
 8005c90:	08008608 	.word	0x08008608
 8005c94:	08008628 	.word	0x08008628
 8005c98:	080085e8 	.word	0x080085e8

08005c9c <__swsetup_r>:
 8005c9c:	4b32      	ldr	r3, [pc, #200]	; (8005d68 <__swsetup_r+0xcc>)
 8005c9e:	b570      	push	{r4, r5, r6, lr}
 8005ca0:	681d      	ldr	r5, [r3, #0]
 8005ca2:	4606      	mov	r6, r0
 8005ca4:	460c      	mov	r4, r1
 8005ca6:	b125      	cbz	r5, 8005cb2 <__swsetup_r+0x16>
 8005ca8:	69ab      	ldr	r3, [r5, #24]
 8005caa:	b913      	cbnz	r3, 8005cb2 <__swsetup_r+0x16>
 8005cac:	4628      	mov	r0, r5
 8005cae:	f000 ff97 	bl	8006be0 <__sinit>
 8005cb2:	4b2e      	ldr	r3, [pc, #184]	; (8005d6c <__swsetup_r+0xd0>)
 8005cb4:	429c      	cmp	r4, r3
 8005cb6:	d10f      	bne.n	8005cd8 <__swsetup_r+0x3c>
 8005cb8:	686c      	ldr	r4, [r5, #4]
 8005cba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cbe:	b29a      	uxth	r2, r3
 8005cc0:	0715      	lsls	r5, r2, #28
 8005cc2:	d42c      	bmi.n	8005d1e <__swsetup_r+0x82>
 8005cc4:	06d0      	lsls	r0, r2, #27
 8005cc6:	d411      	bmi.n	8005cec <__swsetup_r+0x50>
 8005cc8:	2209      	movs	r2, #9
 8005cca:	6032      	str	r2, [r6, #0]
 8005ccc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005cd0:	81a3      	strh	r3, [r4, #12]
 8005cd2:	f04f 30ff 	mov.w	r0, #4294967295
 8005cd6:	e03e      	b.n	8005d56 <__swsetup_r+0xba>
 8005cd8:	4b25      	ldr	r3, [pc, #148]	; (8005d70 <__swsetup_r+0xd4>)
 8005cda:	429c      	cmp	r4, r3
 8005cdc:	d101      	bne.n	8005ce2 <__swsetup_r+0x46>
 8005cde:	68ac      	ldr	r4, [r5, #8]
 8005ce0:	e7eb      	b.n	8005cba <__swsetup_r+0x1e>
 8005ce2:	4b24      	ldr	r3, [pc, #144]	; (8005d74 <__swsetup_r+0xd8>)
 8005ce4:	429c      	cmp	r4, r3
 8005ce6:	bf08      	it	eq
 8005ce8:	68ec      	ldreq	r4, [r5, #12]
 8005cea:	e7e6      	b.n	8005cba <__swsetup_r+0x1e>
 8005cec:	0751      	lsls	r1, r2, #29
 8005cee:	d512      	bpl.n	8005d16 <__swsetup_r+0x7a>
 8005cf0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005cf2:	b141      	cbz	r1, 8005d06 <__swsetup_r+0x6a>
 8005cf4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005cf8:	4299      	cmp	r1, r3
 8005cfa:	d002      	beq.n	8005d02 <__swsetup_r+0x66>
 8005cfc:	4630      	mov	r0, r6
 8005cfe:	f001 fb77 	bl	80073f0 <_free_r>
 8005d02:	2300      	movs	r3, #0
 8005d04:	6363      	str	r3, [r4, #52]	; 0x34
 8005d06:	89a3      	ldrh	r3, [r4, #12]
 8005d08:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005d0c:	81a3      	strh	r3, [r4, #12]
 8005d0e:	2300      	movs	r3, #0
 8005d10:	6063      	str	r3, [r4, #4]
 8005d12:	6923      	ldr	r3, [r4, #16]
 8005d14:	6023      	str	r3, [r4, #0]
 8005d16:	89a3      	ldrh	r3, [r4, #12]
 8005d18:	f043 0308 	orr.w	r3, r3, #8
 8005d1c:	81a3      	strh	r3, [r4, #12]
 8005d1e:	6923      	ldr	r3, [r4, #16]
 8005d20:	b94b      	cbnz	r3, 8005d36 <__swsetup_r+0x9a>
 8005d22:	89a3      	ldrh	r3, [r4, #12]
 8005d24:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005d28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d2c:	d003      	beq.n	8005d36 <__swsetup_r+0x9a>
 8005d2e:	4621      	mov	r1, r4
 8005d30:	4630      	mov	r0, r6
 8005d32:	f001 f811 	bl	8006d58 <__smakebuf_r>
 8005d36:	89a2      	ldrh	r2, [r4, #12]
 8005d38:	f012 0301 	ands.w	r3, r2, #1
 8005d3c:	d00c      	beq.n	8005d58 <__swsetup_r+0xbc>
 8005d3e:	2300      	movs	r3, #0
 8005d40:	60a3      	str	r3, [r4, #8]
 8005d42:	6963      	ldr	r3, [r4, #20]
 8005d44:	425b      	negs	r3, r3
 8005d46:	61a3      	str	r3, [r4, #24]
 8005d48:	6923      	ldr	r3, [r4, #16]
 8005d4a:	b953      	cbnz	r3, 8005d62 <__swsetup_r+0xc6>
 8005d4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d50:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005d54:	d1ba      	bne.n	8005ccc <__swsetup_r+0x30>
 8005d56:	bd70      	pop	{r4, r5, r6, pc}
 8005d58:	0792      	lsls	r2, r2, #30
 8005d5a:	bf58      	it	pl
 8005d5c:	6963      	ldrpl	r3, [r4, #20]
 8005d5e:	60a3      	str	r3, [r4, #8]
 8005d60:	e7f2      	b.n	8005d48 <__swsetup_r+0xac>
 8005d62:	2000      	movs	r0, #0
 8005d64:	e7f7      	b.n	8005d56 <__swsetup_r+0xba>
 8005d66:	bf00      	nop
 8005d68:	20000a4c 	.word	0x20000a4c
 8005d6c:	08008608 	.word	0x08008608
 8005d70:	08008628 	.word	0x08008628
 8005d74:	080085e8 	.word	0x080085e8

08005d78 <quorem>:
 8005d78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d7c:	6903      	ldr	r3, [r0, #16]
 8005d7e:	690c      	ldr	r4, [r1, #16]
 8005d80:	4680      	mov	r8, r0
 8005d82:	42a3      	cmp	r3, r4
 8005d84:	f2c0 8084 	blt.w	8005e90 <quorem+0x118>
 8005d88:	3c01      	subs	r4, #1
 8005d8a:	f101 0714 	add.w	r7, r1, #20
 8005d8e:	f100 0614 	add.w	r6, r0, #20
 8005d92:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005d96:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8005d9a:	3501      	adds	r5, #1
 8005d9c:	fbb0 f5f5 	udiv	r5, r0, r5
 8005da0:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8005da4:	eb06 030c 	add.w	r3, r6, ip
 8005da8:	eb07 090c 	add.w	r9, r7, ip
 8005dac:	9301      	str	r3, [sp, #4]
 8005dae:	b39d      	cbz	r5, 8005e18 <quorem+0xa0>
 8005db0:	f04f 0a00 	mov.w	sl, #0
 8005db4:	4638      	mov	r0, r7
 8005db6:	46b6      	mov	lr, r6
 8005db8:	46d3      	mov	fp, sl
 8005dba:	f850 2b04 	ldr.w	r2, [r0], #4
 8005dbe:	b293      	uxth	r3, r2
 8005dc0:	fb05 a303 	mla	r3, r5, r3, sl
 8005dc4:	0c12      	lsrs	r2, r2, #16
 8005dc6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005dca:	fb05 a202 	mla	r2, r5, r2, sl
 8005dce:	b29b      	uxth	r3, r3
 8005dd0:	ebab 0303 	sub.w	r3, fp, r3
 8005dd4:	f8de b000 	ldr.w	fp, [lr]
 8005dd8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005ddc:	fa1f fb8b 	uxth.w	fp, fp
 8005de0:	445b      	add	r3, fp
 8005de2:	fa1f fb82 	uxth.w	fp, r2
 8005de6:	f8de 2000 	ldr.w	r2, [lr]
 8005dea:	4581      	cmp	r9, r0
 8005dec:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005df0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005dfa:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005dfe:	f84e 3b04 	str.w	r3, [lr], #4
 8005e02:	d2da      	bcs.n	8005dba <quorem+0x42>
 8005e04:	f856 300c 	ldr.w	r3, [r6, ip]
 8005e08:	b933      	cbnz	r3, 8005e18 <quorem+0xa0>
 8005e0a:	9b01      	ldr	r3, [sp, #4]
 8005e0c:	3b04      	subs	r3, #4
 8005e0e:	429e      	cmp	r6, r3
 8005e10:	461a      	mov	r2, r3
 8005e12:	d331      	bcc.n	8005e78 <quorem+0x100>
 8005e14:	f8c8 4010 	str.w	r4, [r8, #16]
 8005e18:	4640      	mov	r0, r8
 8005e1a:	f001 fa13 	bl	8007244 <__mcmp>
 8005e1e:	2800      	cmp	r0, #0
 8005e20:	db26      	blt.n	8005e70 <quorem+0xf8>
 8005e22:	4630      	mov	r0, r6
 8005e24:	f04f 0c00 	mov.w	ip, #0
 8005e28:	3501      	adds	r5, #1
 8005e2a:	f857 1b04 	ldr.w	r1, [r7], #4
 8005e2e:	f8d0 e000 	ldr.w	lr, [r0]
 8005e32:	b28b      	uxth	r3, r1
 8005e34:	ebac 0303 	sub.w	r3, ip, r3
 8005e38:	fa1f f28e 	uxth.w	r2, lr
 8005e3c:	4413      	add	r3, r2
 8005e3e:	0c0a      	lsrs	r2, r1, #16
 8005e40:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005e44:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e48:	b29b      	uxth	r3, r3
 8005e4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e4e:	45b9      	cmp	r9, r7
 8005e50:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005e54:	f840 3b04 	str.w	r3, [r0], #4
 8005e58:	d2e7      	bcs.n	8005e2a <quorem+0xb2>
 8005e5a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005e5e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005e62:	b92a      	cbnz	r2, 8005e70 <quorem+0xf8>
 8005e64:	3b04      	subs	r3, #4
 8005e66:	429e      	cmp	r6, r3
 8005e68:	461a      	mov	r2, r3
 8005e6a:	d30b      	bcc.n	8005e84 <quorem+0x10c>
 8005e6c:	f8c8 4010 	str.w	r4, [r8, #16]
 8005e70:	4628      	mov	r0, r5
 8005e72:	b003      	add	sp, #12
 8005e74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e78:	6812      	ldr	r2, [r2, #0]
 8005e7a:	3b04      	subs	r3, #4
 8005e7c:	2a00      	cmp	r2, #0
 8005e7e:	d1c9      	bne.n	8005e14 <quorem+0x9c>
 8005e80:	3c01      	subs	r4, #1
 8005e82:	e7c4      	b.n	8005e0e <quorem+0x96>
 8005e84:	6812      	ldr	r2, [r2, #0]
 8005e86:	3b04      	subs	r3, #4
 8005e88:	2a00      	cmp	r2, #0
 8005e8a:	d1ef      	bne.n	8005e6c <quorem+0xf4>
 8005e8c:	3c01      	subs	r4, #1
 8005e8e:	e7ea      	b.n	8005e66 <quorem+0xee>
 8005e90:	2000      	movs	r0, #0
 8005e92:	e7ee      	b.n	8005e72 <quorem+0xfa>
 8005e94:	0000      	movs	r0, r0
	...

08005e98 <_dtoa_r>:
 8005e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e9c:	4616      	mov	r6, r2
 8005e9e:	461f      	mov	r7, r3
 8005ea0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005ea2:	b095      	sub	sp, #84	; 0x54
 8005ea4:	4604      	mov	r4, r0
 8005ea6:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8005eaa:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005eae:	b93d      	cbnz	r5, 8005ec0 <_dtoa_r+0x28>
 8005eb0:	2010      	movs	r0, #16
 8005eb2:	f000 ff91 	bl	8006dd8 <malloc>
 8005eb6:	6260      	str	r0, [r4, #36]	; 0x24
 8005eb8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005ebc:	6005      	str	r5, [r0, #0]
 8005ebe:	60c5      	str	r5, [r0, #12]
 8005ec0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ec2:	6819      	ldr	r1, [r3, #0]
 8005ec4:	b151      	cbz	r1, 8005edc <_dtoa_r+0x44>
 8005ec6:	685a      	ldr	r2, [r3, #4]
 8005ec8:	2301      	movs	r3, #1
 8005eca:	4093      	lsls	r3, r2
 8005ecc:	604a      	str	r2, [r1, #4]
 8005ece:	608b      	str	r3, [r1, #8]
 8005ed0:	4620      	mov	r0, r4
 8005ed2:	f000 ffd6 	bl	8006e82 <_Bfree>
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005eda:	601a      	str	r2, [r3, #0]
 8005edc:	1e3b      	subs	r3, r7, #0
 8005ede:	bfaf      	iteee	ge
 8005ee0:	2300      	movge	r3, #0
 8005ee2:	2201      	movlt	r2, #1
 8005ee4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005ee8:	9303      	strlt	r3, [sp, #12]
 8005eea:	bfac      	ite	ge
 8005eec:	f8c8 3000 	strge.w	r3, [r8]
 8005ef0:	f8c8 2000 	strlt.w	r2, [r8]
 8005ef4:	4bae      	ldr	r3, [pc, #696]	; (80061b0 <_dtoa_r+0x318>)
 8005ef6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005efa:	ea33 0308 	bics.w	r3, r3, r8
 8005efe:	d11b      	bne.n	8005f38 <_dtoa_r+0xa0>
 8005f00:	f242 730f 	movw	r3, #9999	; 0x270f
 8005f04:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005f06:	6013      	str	r3, [r2, #0]
 8005f08:	9b02      	ldr	r3, [sp, #8]
 8005f0a:	b923      	cbnz	r3, 8005f16 <_dtoa_r+0x7e>
 8005f0c:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005f10:	2800      	cmp	r0, #0
 8005f12:	f000 8545 	beq.w	80069a0 <_dtoa_r+0xb08>
 8005f16:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005f18:	b953      	cbnz	r3, 8005f30 <_dtoa_r+0x98>
 8005f1a:	4ba6      	ldr	r3, [pc, #664]	; (80061b4 <_dtoa_r+0x31c>)
 8005f1c:	e021      	b.n	8005f62 <_dtoa_r+0xca>
 8005f1e:	4ba6      	ldr	r3, [pc, #664]	; (80061b8 <_dtoa_r+0x320>)
 8005f20:	9306      	str	r3, [sp, #24]
 8005f22:	3308      	adds	r3, #8
 8005f24:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005f26:	6013      	str	r3, [r2, #0]
 8005f28:	9806      	ldr	r0, [sp, #24]
 8005f2a:	b015      	add	sp, #84	; 0x54
 8005f2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f30:	4ba0      	ldr	r3, [pc, #640]	; (80061b4 <_dtoa_r+0x31c>)
 8005f32:	9306      	str	r3, [sp, #24]
 8005f34:	3303      	adds	r3, #3
 8005f36:	e7f5      	b.n	8005f24 <_dtoa_r+0x8c>
 8005f38:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	2300      	movs	r3, #0
 8005f40:	4630      	mov	r0, r6
 8005f42:	4639      	mov	r1, r7
 8005f44:	f7fa fd30 	bl	80009a8 <__aeabi_dcmpeq>
 8005f48:	4682      	mov	sl, r0
 8005f4a:	b160      	cbz	r0, 8005f66 <_dtoa_r+0xce>
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005f50:	6013      	str	r3, [r2, #0]
 8005f52:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	f000 8520 	beq.w	800699a <_dtoa_r+0xb02>
 8005f5a:	4b98      	ldr	r3, [pc, #608]	; (80061bc <_dtoa_r+0x324>)
 8005f5c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005f5e:	6013      	str	r3, [r2, #0]
 8005f60:	3b01      	subs	r3, #1
 8005f62:	9306      	str	r3, [sp, #24]
 8005f64:	e7e0      	b.n	8005f28 <_dtoa_r+0x90>
 8005f66:	ab12      	add	r3, sp, #72	; 0x48
 8005f68:	9301      	str	r3, [sp, #4]
 8005f6a:	ab13      	add	r3, sp, #76	; 0x4c
 8005f6c:	9300      	str	r3, [sp, #0]
 8005f6e:	4632      	mov	r2, r6
 8005f70:	463b      	mov	r3, r7
 8005f72:	4620      	mov	r0, r4
 8005f74:	f001 f9de 	bl	8007334 <__d2b>
 8005f78:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005f7c:	4683      	mov	fp, r0
 8005f7e:	2d00      	cmp	r5, #0
 8005f80:	d07d      	beq.n	800607e <_dtoa_r+0x1e6>
 8005f82:	46b0      	mov	r8, r6
 8005f84:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005f88:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8005f8c:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8005f90:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005f94:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8005f98:	2200      	movs	r2, #0
 8005f9a:	4b89      	ldr	r3, [pc, #548]	; (80061c0 <_dtoa_r+0x328>)
 8005f9c:	4640      	mov	r0, r8
 8005f9e:	4649      	mov	r1, r9
 8005fa0:	f7fa f8e2 	bl	8000168 <__aeabi_dsub>
 8005fa4:	a37c      	add	r3, pc, #496	; (adr r3, 8006198 <_dtoa_r+0x300>)
 8005fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005faa:	f7fa fa95 	bl	80004d8 <__aeabi_dmul>
 8005fae:	a37c      	add	r3, pc, #496	; (adr r3, 80061a0 <_dtoa_r+0x308>)
 8005fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fb4:	f7fa f8da 	bl	800016c <__adddf3>
 8005fb8:	4606      	mov	r6, r0
 8005fba:	4628      	mov	r0, r5
 8005fbc:	460f      	mov	r7, r1
 8005fbe:	f7fa fa21 	bl	8000404 <__aeabi_i2d>
 8005fc2:	a379      	add	r3, pc, #484	; (adr r3, 80061a8 <_dtoa_r+0x310>)
 8005fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fc8:	f7fa fa86 	bl	80004d8 <__aeabi_dmul>
 8005fcc:	4602      	mov	r2, r0
 8005fce:	460b      	mov	r3, r1
 8005fd0:	4630      	mov	r0, r6
 8005fd2:	4639      	mov	r1, r7
 8005fd4:	f7fa f8ca 	bl	800016c <__adddf3>
 8005fd8:	4606      	mov	r6, r0
 8005fda:	460f      	mov	r7, r1
 8005fdc:	f7fa fd2c 	bl	8000a38 <__aeabi_d2iz>
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	4682      	mov	sl, r0
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	4630      	mov	r0, r6
 8005fe8:	4639      	mov	r1, r7
 8005fea:	f7fa fce7 	bl	80009bc <__aeabi_dcmplt>
 8005fee:	b148      	cbz	r0, 8006004 <_dtoa_r+0x16c>
 8005ff0:	4650      	mov	r0, sl
 8005ff2:	f7fa fa07 	bl	8000404 <__aeabi_i2d>
 8005ff6:	4632      	mov	r2, r6
 8005ff8:	463b      	mov	r3, r7
 8005ffa:	f7fa fcd5 	bl	80009a8 <__aeabi_dcmpeq>
 8005ffe:	b908      	cbnz	r0, 8006004 <_dtoa_r+0x16c>
 8006000:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006004:	f1ba 0f16 	cmp.w	sl, #22
 8006008:	d85a      	bhi.n	80060c0 <_dtoa_r+0x228>
 800600a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800600e:	496d      	ldr	r1, [pc, #436]	; (80061c4 <_dtoa_r+0x32c>)
 8006010:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006014:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006018:	f7fa fcee 	bl	80009f8 <__aeabi_dcmpgt>
 800601c:	2800      	cmp	r0, #0
 800601e:	d051      	beq.n	80060c4 <_dtoa_r+0x22c>
 8006020:	2300      	movs	r3, #0
 8006022:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006026:	930d      	str	r3, [sp, #52]	; 0x34
 8006028:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800602a:	1b5d      	subs	r5, r3, r5
 800602c:	1e6b      	subs	r3, r5, #1
 800602e:	9307      	str	r3, [sp, #28]
 8006030:	bf43      	ittte	mi
 8006032:	2300      	movmi	r3, #0
 8006034:	f1c5 0901 	rsbmi	r9, r5, #1
 8006038:	9307      	strmi	r3, [sp, #28]
 800603a:	f04f 0900 	movpl.w	r9, #0
 800603e:	f1ba 0f00 	cmp.w	sl, #0
 8006042:	db41      	blt.n	80060c8 <_dtoa_r+0x230>
 8006044:	9b07      	ldr	r3, [sp, #28]
 8006046:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800604a:	4453      	add	r3, sl
 800604c:	9307      	str	r3, [sp, #28]
 800604e:	2300      	movs	r3, #0
 8006050:	9308      	str	r3, [sp, #32]
 8006052:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006054:	2b09      	cmp	r3, #9
 8006056:	f200 808f 	bhi.w	8006178 <_dtoa_r+0x2e0>
 800605a:	2b05      	cmp	r3, #5
 800605c:	bfc4      	itt	gt
 800605e:	3b04      	subgt	r3, #4
 8006060:	931e      	strgt	r3, [sp, #120]	; 0x78
 8006062:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006064:	bfc8      	it	gt
 8006066:	2500      	movgt	r5, #0
 8006068:	f1a3 0302 	sub.w	r3, r3, #2
 800606c:	bfd8      	it	le
 800606e:	2501      	movle	r5, #1
 8006070:	2b03      	cmp	r3, #3
 8006072:	f200 808d 	bhi.w	8006190 <_dtoa_r+0x2f8>
 8006076:	e8df f003 	tbb	[pc, r3]
 800607a:	7d7b      	.short	0x7d7b
 800607c:	6f2f      	.short	0x6f2f
 800607e:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8006082:	441d      	add	r5, r3
 8006084:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8006088:	2820      	cmp	r0, #32
 800608a:	dd13      	ble.n	80060b4 <_dtoa_r+0x21c>
 800608c:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8006090:	9b02      	ldr	r3, [sp, #8]
 8006092:	fa08 f800 	lsl.w	r8, r8, r0
 8006096:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800609a:	fa23 f000 	lsr.w	r0, r3, r0
 800609e:	ea48 0000 	orr.w	r0, r8, r0
 80060a2:	f7fa f99f 	bl	80003e4 <__aeabi_ui2d>
 80060a6:	2301      	movs	r3, #1
 80060a8:	4680      	mov	r8, r0
 80060aa:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 80060ae:	3d01      	subs	r5, #1
 80060b0:	9310      	str	r3, [sp, #64]	; 0x40
 80060b2:	e771      	b.n	8005f98 <_dtoa_r+0x100>
 80060b4:	9b02      	ldr	r3, [sp, #8]
 80060b6:	f1c0 0020 	rsb	r0, r0, #32
 80060ba:	fa03 f000 	lsl.w	r0, r3, r0
 80060be:	e7f0      	b.n	80060a2 <_dtoa_r+0x20a>
 80060c0:	2301      	movs	r3, #1
 80060c2:	e7b0      	b.n	8006026 <_dtoa_r+0x18e>
 80060c4:	900d      	str	r0, [sp, #52]	; 0x34
 80060c6:	e7af      	b.n	8006028 <_dtoa_r+0x190>
 80060c8:	f1ca 0300 	rsb	r3, sl, #0
 80060cc:	9308      	str	r3, [sp, #32]
 80060ce:	2300      	movs	r3, #0
 80060d0:	eba9 090a 	sub.w	r9, r9, sl
 80060d4:	930c      	str	r3, [sp, #48]	; 0x30
 80060d6:	e7bc      	b.n	8006052 <_dtoa_r+0x1ba>
 80060d8:	2301      	movs	r3, #1
 80060da:	9309      	str	r3, [sp, #36]	; 0x24
 80060dc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80060de:	2b00      	cmp	r3, #0
 80060e0:	dd74      	ble.n	80061cc <_dtoa_r+0x334>
 80060e2:	4698      	mov	r8, r3
 80060e4:	9304      	str	r3, [sp, #16]
 80060e6:	2200      	movs	r2, #0
 80060e8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80060ea:	6072      	str	r2, [r6, #4]
 80060ec:	2204      	movs	r2, #4
 80060ee:	f102 0014 	add.w	r0, r2, #20
 80060f2:	4298      	cmp	r0, r3
 80060f4:	6871      	ldr	r1, [r6, #4]
 80060f6:	d96e      	bls.n	80061d6 <_dtoa_r+0x33e>
 80060f8:	4620      	mov	r0, r4
 80060fa:	f000 fe8e 	bl	8006e1a <_Balloc>
 80060fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006100:	6030      	str	r0, [r6, #0]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f1b8 0f0e 	cmp.w	r8, #14
 8006108:	9306      	str	r3, [sp, #24]
 800610a:	f200 80ed 	bhi.w	80062e8 <_dtoa_r+0x450>
 800610e:	2d00      	cmp	r5, #0
 8006110:	f000 80ea 	beq.w	80062e8 <_dtoa_r+0x450>
 8006114:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006118:	f1ba 0f00 	cmp.w	sl, #0
 800611c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006120:	dd77      	ble.n	8006212 <_dtoa_r+0x37a>
 8006122:	4a28      	ldr	r2, [pc, #160]	; (80061c4 <_dtoa_r+0x32c>)
 8006124:	f00a 030f 	and.w	r3, sl, #15
 8006128:	ea4f 162a 	mov.w	r6, sl, asr #4
 800612c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006130:	06f0      	lsls	r0, r6, #27
 8006132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006136:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800613a:	d568      	bpl.n	800620e <_dtoa_r+0x376>
 800613c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006140:	4b21      	ldr	r3, [pc, #132]	; (80061c8 <_dtoa_r+0x330>)
 8006142:	2503      	movs	r5, #3
 8006144:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006148:	f7fa faf0 	bl	800072c <__aeabi_ddiv>
 800614c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006150:	f006 060f 	and.w	r6, r6, #15
 8006154:	4f1c      	ldr	r7, [pc, #112]	; (80061c8 <_dtoa_r+0x330>)
 8006156:	e04f      	b.n	80061f8 <_dtoa_r+0x360>
 8006158:	2301      	movs	r3, #1
 800615a:	9309      	str	r3, [sp, #36]	; 0x24
 800615c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800615e:	4453      	add	r3, sl
 8006160:	f103 0801 	add.w	r8, r3, #1
 8006164:	9304      	str	r3, [sp, #16]
 8006166:	4643      	mov	r3, r8
 8006168:	2b01      	cmp	r3, #1
 800616a:	bfb8      	it	lt
 800616c:	2301      	movlt	r3, #1
 800616e:	e7ba      	b.n	80060e6 <_dtoa_r+0x24e>
 8006170:	2300      	movs	r3, #0
 8006172:	e7b2      	b.n	80060da <_dtoa_r+0x242>
 8006174:	2300      	movs	r3, #0
 8006176:	e7f0      	b.n	800615a <_dtoa_r+0x2c2>
 8006178:	2501      	movs	r5, #1
 800617a:	2300      	movs	r3, #0
 800617c:	9509      	str	r5, [sp, #36]	; 0x24
 800617e:	931e      	str	r3, [sp, #120]	; 0x78
 8006180:	f04f 33ff 	mov.w	r3, #4294967295
 8006184:	2200      	movs	r2, #0
 8006186:	9304      	str	r3, [sp, #16]
 8006188:	4698      	mov	r8, r3
 800618a:	2312      	movs	r3, #18
 800618c:	921f      	str	r2, [sp, #124]	; 0x7c
 800618e:	e7aa      	b.n	80060e6 <_dtoa_r+0x24e>
 8006190:	2301      	movs	r3, #1
 8006192:	9309      	str	r3, [sp, #36]	; 0x24
 8006194:	e7f4      	b.n	8006180 <_dtoa_r+0x2e8>
 8006196:	bf00      	nop
 8006198:	636f4361 	.word	0x636f4361
 800619c:	3fd287a7 	.word	0x3fd287a7
 80061a0:	8b60c8b3 	.word	0x8b60c8b3
 80061a4:	3fc68a28 	.word	0x3fc68a28
 80061a8:	509f79fb 	.word	0x509f79fb
 80061ac:	3fd34413 	.word	0x3fd34413
 80061b0:	7ff00000 	.word	0x7ff00000
 80061b4:	080085e1 	.word	0x080085e1
 80061b8:	080085d8 	.word	0x080085d8
 80061bc:	080085b5 	.word	0x080085b5
 80061c0:	3ff80000 	.word	0x3ff80000
 80061c4:	08008670 	.word	0x08008670
 80061c8:	08008648 	.word	0x08008648
 80061cc:	2301      	movs	r3, #1
 80061ce:	9304      	str	r3, [sp, #16]
 80061d0:	4698      	mov	r8, r3
 80061d2:	461a      	mov	r2, r3
 80061d4:	e7da      	b.n	800618c <_dtoa_r+0x2f4>
 80061d6:	3101      	adds	r1, #1
 80061d8:	6071      	str	r1, [r6, #4]
 80061da:	0052      	lsls	r2, r2, #1
 80061dc:	e787      	b.n	80060ee <_dtoa_r+0x256>
 80061de:	07f1      	lsls	r1, r6, #31
 80061e0:	d508      	bpl.n	80061f4 <_dtoa_r+0x35c>
 80061e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80061e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061ea:	f7fa f975 	bl	80004d8 <__aeabi_dmul>
 80061ee:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80061f2:	3501      	adds	r5, #1
 80061f4:	1076      	asrs	r6, r6, #1
 80061f6:	3708      	adds	r7, #8
 80061f8:	2e00      	cmp	r6, #0
 80061fa:	d1f0      	bne.n	80061de <_dtoa_r+0x346>
 80061fc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006200:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006204:	f7fa fa92 	bl	800072c <__aeabi_ddiv>
 8006208:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800620c:	e01b      	b.n	8006246 <_dtoa_r+0x3ae>
 800620e:	2502      	movs	r5, #2
 8006210:	e7a0      	b.n	8006154 <_dtoa_r+0x2bc>
 8006212:	f000 80a4 	beq.w	800635e <_dtoa_r+0x4c6>
 8006216:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800621a:	f1ca 0600 	rsb	r6, sl, #0
 800621e:	4ba0      	ldr	r3, [pc, #640]	; (80064a0 <_dtoa_r+0x608>)
 8006220:	f006 020f 	and.w	r2, r6, #15
 8006224:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800622c:	f7fa f954 	bl	80004d8 <__aeabi_dmul>
 8006230:	2502      	movs	r5, #2
 8006232:	2300      	movs	r3, #0
 8006234:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006238:	4f9a      	ldr	r7, [pc, #616]	; (80064a4 <_dtoa_r+0x60c>)
 800623a:	1136      	asrs	r6, r6, #4
 800623c:	2e00      	cmp	r6, #0
 800623e:	f040 8083 	bne.w	8006348 <_dtoa_r+0x4b0>
 8006242:	2b00      	cmp	r3, #0
 8006244:	d1e0      	bne.n	8006208 <_dtoa_r+0x370>
 8006246:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006248:	2b00      	cmp	r3, #0
 800624a:	f000 808a 	beq.w	8006362 <_dtoa_r+0x4ca>
 800624e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006252:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006256:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800625a:	2200      	movs	r2, #0
 800625c:	4b92      	ldr	r3, [pc, #584]	; (80064a8 <_dtoa_r+0x610>)
 800625e:	f7fa fbad 	bl	80009bc <__aeabi_dcmplt>
 8006262:	2800      	cmp	r0, #0
 8006264:	d07d      	beq.n	8006362 <_dtoa_r+0x4ca>
 8006266:	f1b8 0f00 	cmp.w	r8, #0
 800626a:	d07a      	beq.n	8006362 <_dtoa_r+0x4ca>
 800626c:	9b04      	ldr	r3, [sp, #16]
 800626e:	2b00      	cmp	r3, #0
 8006270:	dd36      	ble.n	80062e0 <_dtoa_r+0x448>
 8006272:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006276:	2200      	movs	r2, #0
 8006278:	4b8c      	ldr	r3, [pc, #560]	; (80064ac <_dtoa_r+0x614>)
 800627a:	f7fa f92d 	bl	80004d8 <__aeabi_dmul>
 800627e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006282:	9e04      	ldr	r6, [sp, #16]
 8006284:	f10a 37ff 	add.w	r7, sl, #4294967295
 8006288:	3501      	adds	r5, #1
 800628a:	4628      	mov	r0, r5
 800628c:	f7fa f8ba 	bl	8000404 <__aeabi_i2d>
 8006290:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006294:	f7fa f920 	bl	80004d8 <__aeabi_dmul>
 8006298:	2200      	movs	r2, #0
 800629a:	4b85      	ldr	r3, [pc, #532]	; (80064b0 <_dtoa_r+0x618>)
 800629c:	f7f9 ff66 	bl	800016c <__adddf3>
 80062a0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 80062a4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80062a8:	950b      	str	r5, [sp, #44]	; 0x2c
 80062aa:	2e00      	cmp	r6, #0
 80062ac:	d15c      	bne.n	8006368 <_dtoa_r+0x4d0>
 80062ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062b2:	2200      	movs	r2, #0
 80062b4:	4b7f      	ldr	r3, [pc, #508]	; (80064b4 <_dtoa_r+0x61c>)
 80062b6:	f7f9 ff57 	bl	8000168 <__aeabi_dsub>
 80062ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80062bc:	462b      	mov	r3, r5
 80062be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062c2:	f7fa fb99 	bl	80009f8 <__aeabi_dcmpgt>
 80062c6:	2800      	cmp	r0, #0
 80062c8:	f040 8281 	bne.w	80067ce <_dtoa_r+0x936>
 80062cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80062d2:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80062d6:	f7fa fb71 	bl	80009bc <__aeabi_dcmplt>
 80062da:	2800      	cmp	r0, #0
 80062dc:	f040 8275 	bne.w	80067ca <_dtoa_r+0x932>
 80062e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80062e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80062e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	f2c0 814b 	blt.w	8006586 <_dtoa_r+0x6ee>
 80062f0:	f1ba 0f0e 	cmp.w	sl, #14
 80062f4:	f300 8147 	bgt.w	8006586 <_dtoa_r+0x6ee>
 80062f8:	4b69      	ldr	r3, [pc, #420]	; (80064a0 <_dtoa_r+0x608>)
 80062fa:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80062fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006302:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006306:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006308:	2b00      	cmp	r3, #0
 800630a:	f280 80d7 	bge.w	80064bc <_dtoa_r+0x624>
 800630e:	f1b8 0f00 	cmp.w	r8, #0
 8006312:	f300 80d3 	bgt.w	80064bc <_dtoa_r+0x624>
 8006316:	f040 8257 	bne.w	80067c8 <_dtoa_r+0x930>
 800631a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800631e:	2200      	movs	r2, #0
 8006320:	4b64      	ldr	r3, [pc, #400]	; (80064b4 <_dtoa_r+0x61c>)
 8006322:	f7fa f8d9 	bl	80004d8 <__aeabi_dmul>
 8006326:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800632a:	f7fa fb5b 	bl	80009e4 <__aeabi_dcmpge>
 800632e:	4646      	mov	r6, r8
 8006330:	4647      	mov	r7, r8
 8006332:	2800      	cmp	r0, #0
 8006334:	f040 822d 	bne.w	8006792 <_dtoa_r+0x8fa>
 8006338:	9b06      	ldr	r3, [sp, #24]
 800633a:	9a06      	ldr	r2, [sp, #24]
 800633c:	1c5d      	adds	r5, r3, #1
 800633e:	2331      	movs	r3, #49	; 0x31
 8006340:	f10a 0a01 	add.w	sl, sl, #1
 8006344:	7013      	strb	r3, [r2, #0]
 8006346:	e228      	b.n	800679a <_dtoa_r+0x902>
 8006348:	07f2      	lsls	r2, r6, #31
 800634a:	d505      	bpl.n	8006358 <_dtoa_r+0x4c0>
 800634c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006350:	f7fa f8c2 	bl	80004d8 <__aeabi_dmul>
 8006354:	2301      	movs	r3, #1
 8006356:	3501      	adds	r5, #1
 8006358:	1076      	asrs	r6, r6, #1
 800635a:	3708      	adds	r7, #8
 800635c:	e76e      	b.n	800623c <_dtoa_r+0x3a4>
 800635e:	2502      	movs	r5, #2
 8006360:	e771      	b.n	8006246 <_dtoa_r+0x3ae>
 8006362:	4657      	mov	r7, sl
 8006364:	4646      	mov	r6, r8
 8006366:	e790      	b.n	800628a <_dtoa_r+0x3f2>
 8006368:	4b4d      	ldr	r3, [pc, #308]	; (80064a0 <_dtoa_r+0x608>)
 800636a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800636e:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8006372:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006374:	2b00      	cmp	r3, #0
 8006376:	d048      	beq.n	800640a <_dtoa_r+0x572>
 8006378:	4602      	mov	r2, r0
 800637a:	460b      	mov	r3, r1
 800637c:	2000      	movs	r0, #0
 800637e:	494e      	ldr	r1, [pc, #312]	; (80064b8 <_dtoa_r+0x620>)
 8006380:	f7fa f9d4 	bl	800072c <__aeabi_ddiv>
 8006384:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006388:	f7f9 feee 	bl	8000168 <__aeabi_dsub>
 800638c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006390:	9d06      	ldr	r5, [sp, #24]
 8006392:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006396:	f7fa fb4f 	bl	8000a38 <__aeabi_d2iz>
 800639a:	9011      	str	r0, [sp, #68]	; 0x44
 800639c:	f7fa f832 	bl	8000404 <__aeabi_i2d>
 80063a0:	4602      	mov	r2, r0
 80063a2:	460b      	mov	r3, r1
 80063a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063a8:	f7f9 fede 	bl	8000168 <__aeabi_dsub>
 80063ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80063ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063b2:	3330      	adds	r3, #48	; 0x30
 80063b4:	f805 3b01 	strb.w	r3, [r5], #1
 80063b8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80063bc:	f7fa fafe 	bl	80009bc <__aeabi_dcmplt>
 80063c0:	2800      	cmp	r0, #0
 80063c2:	d163      	bne.n	800648c <_dtoa_r+0x5f4>
 80063c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80063c8:	2000      	movs	r0, #0
 80063ca:	4937      	ldr	r1, [pc, #220]	; (80064a8 <_dtoa_r+0x610>)
 80063cc:	f7f9 fecc 	bl	8000168 <__aeabi_dsub>
 80063d0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80063d4:	f7fa faf2 	bl	80009bc <__aeabi_dcmplt>
 80063d8:	2800      	cmp	r0, #0
 80063da:	f040 80b5 	bne.w	8006548 <_dtoa_r+0x6b0>
 80063de:	9b06      	ldr	r3, [sp, #24]
 80063e0:	1aeb      	subs	r3, r5, r3
 80063e2:	429e      	cmp	r6, r3
 80063e4:	f77f af7c 	ble.w	80062e0 <_dtoa_r+0x448>
 80063e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80063ec:	2200      	movs	r2, #0
 80063ee:	4b2f      	ldr	r3, [pc, #188]	; (80064ac <_dtoa_r+0x614>)
 80063f0:	f7fa f872 	bl	80004d8 <__aeabi_dmul>
 80063f4:	2200      	movs	r2, #0
 80063f6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80063fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063fe:	4b2b      	ldr	r3, [pc, #172]	; (80064ac <_dtoa_r+0x614>)
 8006400:	f7fa f86a 	bl	80004d8 <__aeabi_dmul>
 8006404:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006408:	e7c3      	b.n	8006392 <_dtoa_r+0x4fa>
 800640a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800640e:	f7fa f863 	bl	80004d8 <__aeabi_dmul>
 8006412:	9b06      	ldr	r3, [sp, #24]
 8006414:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006418:	199d      	adds	r5, r3, r6
 800641a:	461e      	mov	r6, r3
 800641c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006420:	f7fa fb0a 	bl	8000a38 <__aeabi_d2iz>
 8006424:	9011      	str	r0, [sp, #68]	; 0x44
 8006426:	f7f9 ffed 	bl	8000404 <__aeabi_i2d>
 800642a:	4602      	mov	r2, r0
 800642c:	460b      	mov	r3, r1
 800642e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006432:	f7f9 fe99 	bl	8000168 <__aeabi_dsub>
 8006436:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006438:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800643c:	3330      	adds	r3, #48	; 0x30
 800643e:	f806 3b01 	strb.w	r3, [r6], #1
 8006442:	42ae      	cmp	r6, r5
 8006444:	f04f 0200 	mov.w	r2, #0
 8006448:	d124      	bne.n	8006494 <_dtoa_r+0x5fc>
 800644a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800644e:	4b1a      	ldr	r3, [pc, #104]	; (80064b8 <_dtoa_r+0x620>)
 8006450:	f7f9 fe8c 	bl	800016c <__adddf3>
 8006454:	4602      	mov	r2, r0
 8006456:	460b      	mov	r3, r1
 8006458:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800645c:	f7fa facc 	bl	80009f8 <__aeabi_dcmpgt>
 8006460:	2800      	cmp	r0, #0
 8006462:	d171      	bne.n	8006548 <_dtoa_r+0x6b0>
 8006464:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006468:	2000      	movs	r0, #0
 800646a:	4913      	ldr	r1, [pc, #76]	; (80064b8 <_dtoa_r+0x620>)
 800646c:	f7f9 fe7c 	bl	8000168 <__aeabi_dsub>
 8006470:	4602      	mov	r2, r0
 8006472:	460b      	mov	r3, r1
 8006474:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006478:	f7fa faa0 	bl	80009bc <__aeabi_dcmplt>
 800647c:	2800      	cmp	r0, #0
 800647e:	f43f af2f 	beq.w	80062e0 <_dtoa_r+0x448>
 8006482:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006486:	1e6a      	subs	r2, r5, #1
 8006488:	2b30      	cmp	r3, #48	; 0x30
 800648a:	d001      	beq.n	8006490 <_dtoa_r+0x5f8>
 800648c:	46ba      	mov	sl, r7
 800648e:	e04a      	b.n	8006526 <_dtoa_r+0x68e>
 8006490:	4615      	mov	r5, r2
 8006492:	e7f6      	b.n	8006482 <_dtoa_r+0x5ea>
 8006494:	4b05      	ldr	r3, [pc, #20]	; (80064ac <_dtoa_r+0x614>)
 8006496:	f7fa f81f 	bl	80004d8 <__aeabi_dmul>
 800649a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800649e:	e7bd      	b.n	800641c <_dtoa_r+0x584>
 80064a0:	08008670 	.word	0x08008670
 80064a4:	08008648 	.word	0x08008648
 80064a8:	3ff00000 	.word	0x3ff00000
 80064ac:	40240000 	.word	0x40240000
 80064b0:	401c0000 	.word	0x401c0000
 80064b4:	40140000 	.word	0x40140000
 80064b8:	3fe00000 	.word	0x3fe00000
 80064bc:	9d06      	ldr	r5, [sp, #24]
 80064be:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80064c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064c6:	4630      	mov	r0, r6
 80064c8:	4639      	mov	r1, r7
 80064ca:	f7fa f92f 	bl	800072c <__aeabi_ddiv>
 80064ce:	f7fa fab3 	bl	8000a38 <__aeabi_d2iz>
 80064d2:	4681      	mov	r9, r0
 80064d4:	f7f9 ff96 	bl	8000404 <__aeabi_i2d>
 80064d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064dc:	f7f9 fffc 	bl	80004d8 <__aeabi_dmul>
 80064e0:	4602      	mov	r2, r0
 80064e2:	460b      	mov	r3, r1
 80064e4:	4630      	mov	r0, r6
 80064e6:	4639      	mov	r1, r7
 80064e8:	f7f9 fe3e 	bl	8000168 <__aeabi_dsub>
 80064ec:	f109 0630 	add.w	r6, r9, #48	; 0x30
 80064f0:	f805 6b01 	strb.w	r6, [r5], #1
 80064f4:	9e06      	ldr	r6, [sp, #24]
 80064f6:	4602      	mov	r2, r0
 80064f8:	1bae      	subs	r6, r5, r6
 80064fa:	45b0      	cmp	r8, r6
 80064fc:	460b      	mov	r3, r1
 80064fe:	d135      	bne.n	800656c <_dtoa_r+0x6d4>
 8006500:	f7f9 fe34 	bl	800016c <__adddf3>
 8006504:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006508:	4606      	mov	r6, r0
 800650a:	460f      	mov	r7, r1
 800650c:	f7fa fa74 	bl	80009f8 <__aeabi_dcmpgt>
 8006510:	b9c8      	cbnz	r0, 8006546 <_dtoa_r+0x6ae>
 8006512:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006516:	4630      	mov	r0, r6
 8006518:	4639      	mov	r1, r7
 800651a:	f7fa fa45 	bl	80009a8 <__aeabi_dcmpeq>
 800651e:	b110      	cbz	r0, 8006526 <_dtoa_r+0x68e>
 8006520:	f019 0f01 	tst.w	r9, #1
 8006524:	d10f      	bne.n	8006546 <_dtoa_r+0x6ae>
 8006526:	4659      	mov	r1, fp
 8006528:	4620      	mov	r0, r4
 800652a:	f000 fcaa 	bl	8006e82 <_Bfree>
 800652e:	2300      	movs	r3, #0
 8006530:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006532:	702b      	strb	r3, [r5, #0]
 8006534:	f10a 0301 	add.w	r3, sl, #1
 8006538:	6013      	str	r3, [r2, #0]
 800653a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800653c:	2b00      	cmp	r3, #0
 800653e:	f43f acf3 	beq.w	8005f28 <_dtoa_r+0x90>
 8006542:	601d      	str	r5, [r3, #0]
 8006544:	e4f0      	b.n	8005f28 <_dtoa_r+0x90>
 8006546:	4657      	mov	r7, sl
 8006548:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800654c:	1e6b      	subs	r3, r5, #1
 800654e:	2a39      	cmp	r2, #57	; 0x39
 8006550:	d106      	bne.n	8006560 <_dtoa_r+0x6c8>
 8006552:	9a06      	ldr	r2, [sp, #24]
 8006554:	429a      	cmp	r2, r3
 8006556:	d107      	bne.n	8006568 <_dtoa_r+0x6d0>
 8006558:	2330      	movs	r3, #48	; 0x30
 800655a:	7013      	strb	r3, [r2, #0]
 800655c:	4613      	mov	r3, r2
 800655e:	3701      	adds	r7, #1
 8006560:	781a      	ldrb	r2, [r3, #0]
 8006562:	3201      	adds	r2, #1
 8006564:	701a      	strb	r2, [r3, #0]
 8006566:	e791      	b.n	800648c <_dtoa_r+0x5f4>
 8006568:	461d      	mov	r5, r3
 800656a:	e7ed      	b.n	8006548 <_dtoa_r+0x6b0>
 800656c:	2200      	movs	r2, #0
 800656e:	4b99      	ldr	r3, [pc, #612]	; (80067d4 <_dtoa_r+0x93c>)
 8006570:	f7f9 ffb2 	bl	80004d8 <__aeabi_dmul>
 8006574:	2200      	movs	r2, #0
 8006576:	2300      	movs	r3, #0
 8006578:	4606      	mov	r6, r0
 800657a:	460f      	mov	r7, r1
 800657c:	f7fa fa14 	bl	80009a8 <__aeabi_dcmpeq>
 8006580:	2800      	cmp	r0, #0
 8006582:	d09e      	beq.n	80064c2 <_dtoa_r+0x62a>
 8006584:	e7cf      	b.n	8006526 <_dtoa_r+0x68e>
 8006586:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006588:	2a00      	cmp	r2, #0
 800658a:	f000 8088 	beq.w	800669e <_dtoa_r+0x806>
 800658e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006590:	2a01      	cmp	r2, #1
 8006592:	dc6d      	bgt.n	8006670 <_dtoa_r+0x7d8>
 8006594:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006596:	2a00      	cmp	r2, #0
 8006598:	d066      	beq.n	8006668 <_dtoa_r+0x7d0>
 800659a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800659e:	464d      	mov	r5, r9
 80065a0:	9e08      	ldr	r6, [sp, #32]
 80065a2:	9a07      	ldr	r2, [sp, #28]
 80065a4:	2101      	movs	r1, #1
 80065a6:	441a      	add	r2, r3
 80065a8:	4620      	mov	r0, r4
 80065aa:	4499      	add	r9, r3
 80065ac:	9207      	str	r2, [sp, #28]
 80065ae:	f000 fd08 	bl	8006fc2 <__i2b>
 80065b2:	4607      	mov	r7, r0
 80065b4:	2d00      	cmp	r5, #0
 80065b6:	dd0b      	ble.n	80065d0 <_dtoa_r+0x738>
 80065b8:	9b07      	ldr	r3, [sp, #28]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	dd08      	ble.n	80065d0 <_dtoa_r+0x738>
 80065be:	42ab      	cmp	r3, r5
 80065c0:	bfa8      	it	ge
 80065c2:	462b      	movge	r3, r5
 80065c4:	9a07      	ldr	r2, [sp, #28]
 80065c6:	eba9 0903 	sub.w	r9, r9, r3
 80065ca:	1aed      	subs	r5, r5, r3
 80065cc:	1ad3      	subs	r3, r2, r3
 80065ce:	9307      	str	r3, [sp, #28]
 80065d0:	9b08      	ldr	r3, [sp, #32]
 80065d2:	b1eb      	cbz	r3, 8006610 <_dtoa_r+0x778>
 80065d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d065      	beq.n	80066a6 <_dtoa_r+0x80e>
 80065da:	b18e      	cbz	r6, 8006600 <_dtoa_r+0x768>
 80065dc:	4639      	mov	r1, r7
 80065de:	4632      	mov	r2, r6
 80065e0:	4620      	mov	r0, r4
 80065e2:	f000 fd8d 	bl	8007100 <__pow5mult>
 80065e6:	465a      	mov	r2, fp
 80065e8:	4601      	mov	r1, r0
 80065ea:	4607      	mov	r7, r0
 80065ec:	4620      	mov	r0, r4
 80065ee:	f000 fcf1 	bl	8006fd4 <__multiply>
 80065f2:	4659      	mov	r1, fp
 80065f4:	900a      	str	r0, [sp, #40]	; 0x28
 80065f6:	4620      	mov	r0, r4
 80065f8:	f000 fc43 	bl	8006e82 <_Bfree>
 80065fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065fe:	469b      	mov	fp, r3
 8006600:	9b08      	ldr	r3, [sp, #32]
 8006602:	1b9a      	subs	r2, r3, r6
 8006604:	d004      	beq.n	8006610 <_dtoa_r+0x778>
 8006606:	4659      	mov	r1, fp
 8006608:	4620      	mov	r0, r4
 800660a:	f000 fd79 	bl	8007100 <__pow5mult>
 800660e:	4683      	mov	fp, r0
 8006610:	2101      	movs	r1, #1
 8006612:	4620      	mov	r0, r4
 8006614:	f000 fcd5 	bl	8006fc2 <__i2b>
 8006618:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800661a:	4606      	mov	r6, r0
 800661c:	2b00      	cmp	r3, #0
 800661e:	f000 81c6 	beq.w	80069ae <_dtoa_r+0xb16>
 8006622:	461a      	mov	r2, r3
 8006624:	4601      	mov	r1, r0
 8006626:	4620      	mov	r0, r4
 8006628:	f000 fd6a 	bl	8007100 <__pow5mult>
 800662c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800662e:	4606      	mov	r6, r0
 8006630:	2b01      	cmp	r3, #1
 8006632:	dc3e      	bgt.n	80066b2 <_dtoa_r+0x81a>
 8006634:	9b02      	ldr	r3, [sp, #8]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d137      	bne.n	80066aa <_dtoa_r+0x812>
 800663a:	9b03      	ldr	r3, [sp, #12]
 800663c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006640:	2b00      	cmp	r3, #0
 8006642:	d134      	bne.n	80066ae <_dtoa_r+0x816>
 8006644:	9b03      	ldr	r3, [sp, #12]
 8006646:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800664a:	0d1b      	lsrs	r3, r3, #20
 800664c:	051b      	lsls	r3, r3, #20
 800664e:	b12b      	cbz	r3, 800665c <_dtoa_r+0x7c4>
 8006650:	9b07      	ldr	r3, [sp, #28]
 8006652:	f109 0901 	add.w	r9, r9, #1
 8006656:	3301      	adds	r3, #1
 8006658:	9307      	str	r3, [sp, #28]
 800665a:	2301      	movs	r3, #1
 800665c:	9308      	str	r3, [sp, #32]
 800665e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006660:	2b00      	cmp	r3, #0
 8006662:	d128      	bne.n	80066b6 <_dtoa_r+0x81e>
 8006664:	2001      	movs	r0, #1
 8006666:	e02e      	b.n	80066c6 <_dtoa_r+0x82e>
 8006668:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800666a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800666e:	e796      	b.n	800659e <_dtoa_r+0x706>
 8006670:	9b08      	ldr	r3, [sp, #32]
 8006672:	f108 36ff 	add.w	r6, r8, #4294967295
 8006676:	42b3      	cmp	r3, r6
 8006678:	bfb7      	itett	lt
 800667a:	9b08      	ldrlt	r3, [sp, #32]
 800667c:	1b9e      	subge	r6, r3, r6
 800667e:	1af2      	sublt	r2, r6, r3
 8006680:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8006682:	bfbf      	itttt	lt
 8006684:	9608      	strlt	r6, [sp, #32]
 8006686:	189b      	addlt	r3, r3, r2
 8006688:	930c      	strlt	r3, [sp, #48]	; 0x30
 800668a:	2600      	movlt	r6, #0
 800668c:	f1b8 0f00 	cmp.w	r8, #0
 8006690:	bfb9      	ittee	lt
 8006692:	eba9 0508 	sublt.w	r5, r9, r8
 8006696:	2300      	movlt	r3, #0
 8006698:	464d      	movge	r5, r9
 800669a:	4643      	movge	r3, r8
 800669c:	e781      	b.n	80065a2 <_dtoa_r+0x70a>
 800669e:	9e08      	ldr	r6, [sp, #32]
 80066a0:	464d      	mov	r5, r9
 80066a2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80066a4:	e786      	b.n	80065b4 <_dtoa_r+0x71c>
 80066a6:	9a08      	ldr	r2, [sp, #32]
 80066a8:	e7ad      	b.n	8006606 <_dtoa_r+0x76e>
 80066aa:	2300      	movs	r3, #0
 80066ac:	e7d6      	b.n	800665c <_dtoa_r+0x7c4>
 80066ae:	9b02      	ldr	r3, [sp, #8]
 80066b0:	e7d4      	b.n	800665c <_dtoa_r+0x7c4>
 80066b2:	2300      	movs	r3, #0
 80066b4:	9308      	str	r3, [sp, #32]
 80066b6:	6933      	ldr	r3, [r6, #16]
 80066b8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80066bc:	6918      	ldr	r0, [r3, #16]
 80066be:	f000 fc32 	bl	8006f26 <__hi0bits>
 80066c2:	f1c0 0020 	rsb	r0, r0, #32
 80066c6:	9b07      	ldr	r3, [sp, #28]
 80066c8:	4418      	add	r0, r3
 80066ca:	f010 001f 	ands.w	r0, r0, #31
 80066ce:	d047      	beq.n	8006760 <_dtoa_r+0x8c8>
 80066d0:	f1c0 0320 	rsb	r3, r0, #32
 80066d4:	2b04      	cmp	r3, #4
 80066d6:	dd3b      	ble.n	8006750 <_dtoa_r+0x8b8>
 80066d8:	9b07      	ldr	r3, [sp, #28]
 80066da:	f1c0 001c 	rsb	r0, r0, #28
 80066de:	4481      	add	r9, r0
 80066e0:	4405      	add	r5, r0
 80066e2:	4403      	add	r3, r0
 80066e4:	9307      	str	r3, [sp, #28]
 80066e6:	f1b9 0f00 	cmp.w	r9, #0
 80066ea:	dd05      	ble.n	80066f8 <_dtoa_r+0x860>
 80066ec:	4659      	mov	r1, fp
 80066ee:	464a      	mov	r2, r9
 80066f0:	4620      	mov	r0, r4
 80066f2:	f000 fd53 	bl	800719c <__lshift>
 80066f6:	4683      	mov	fp, r0
 80066f8:	9b07      	ldr	r3, [sp, #28]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	dd05      	ble.n	800670a <_dtoa_r+0x872>
 80066fe:	4631      	mov	r1, r6
 8006700:	461a      	mov	r2, r3
 8006702:	4620      	mov	r0, r4
 8006704:	f000 fd4a 	bl	800719c <__lshift>
 8006708:	4606      	mov	r6, r0
 800670a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800670c:	b353      	cbz	r3, 8006764 <_dtoa_r+0x8cc>
 800670e:	4631      	mov	r1, r6
 8006710:	4658      	mov	r0, fp
 8006712:	f000 fd97 	bl	8007244 <__mcmp>
 8006716:	2800      	cmp	r0, #0
 8006718:	da24      	bge.n	8006764 <_dtoa_r+0x8cc>
 800671a:	2300      	movs	r3, #0
 800671c:	4659      	mov	r1, fp
 800671e:	220a      	movs	r2, #10
 8006720:	4620      	mov	r0, r4
 8006722:	f000 fbc5 	bl	8006eb0 <__multadd>
 8006726:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006728:	f10a 3aff 	add.w	sl, sl, #4294967295
 800672c:	4683      	mov	fp, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	f000 8144 	beq.w	80069bc <_dtoa_r+0xb24>
 8006734:	2300      	movs	r3, #0
 8006736:	4639      	mov	r1, r7
 8006738:	220a      	movs	r2, #10
 800673a:	4620      	mov	r0, r4
 800673c:	f000 fbb8 	bl	8006eb0 <__multadd>
 8006740:	9b04      	ldr	r3, [sp, #16]
 8006742:	4607      	mov	r7, r0
 8006744:	2b00      	cmp	r3, #0
 8006746:	dc4d      	bgt.n	80067e4 <_dtoa_r+0x94c>
 8006748:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800674a:	2b02      	cmp	r3, #2
 800674c:	dd4a      	ble.n	80067e4 <_dtoa_r+0x94c>
 800674e:	e011      	b.n	8006774 <_dtoa_r+0x8dc>
 8006750:	d0c9      	beq.n	80066e6 <_dtoa_r+0x84e>
 8006752:	9a07      	ldr	r2, [sp, #28]
 8006754:	331c      	adds	r3, #28
 8006756:	441a      	add	r2, r3
 8006758:	4499      	add	r9, r3
 800675a:	441d      	add	r5, r3
 800675c:	4613      	mov	r3, r2
 800675e:	e7c1      	b.n	80066e4 <_dtoa_r+0x84c>
 8006760:	4603      	mov	r3, r0
 8006762:	e7f6      	b.n	8006752 <_dtoa_r+0x8ba>
 8006764:	f1b8 0f00 	cmp.w	r8, #0
 8006768:	dc36      	bgt.n	80067d8 <_dtoa_r+0x940>
 800676a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800676c:	2b02      	cmp	r3, #2
 800676e:	dd33      	ble.n	80067d8 <_dtoa_r+0x940>
 8006770:	f8cd 8010 	str.w	r8, [sp, #16]
 8006774:	9b04      	ldr	r3, [sp, #16]
 8006776:	b963      	cbnz	r3, 8006792 <_dtoa_r+0x8fa>
 8006778:	4631      	mov	r1, r6
 800677a:	2205      	movs	r2, #5
 800677c:	4620      	mov	r0, r4
 800677e:	f000 fb97 	bl	8006eb0 <__multadd>
 8006782:	4601      	mov	r1, r0
 8006784:	4606      	mov	r6, r0
 8006786:	4658      	mov	r0, fp
 8006788:	f000 fd5c 	bl	8007244 <__mcmp>
 800678c:	2800      	cmp	r0, #0
 800678e:	f73f add3 	bgt.w	8006338 <_dtoa_r+0x4a0>
 8006792:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006794:	9d06      	ldr	r5, [sp, #24]
 8006796:	ea6f 0a03 	mvn.w	sl, r3
 800679a:	f04f 0900 	mov.w	r9, #0
 800679e:	4631      	mov	r1, r6
 80067a0:	4620      	mov	r0, r4
 80067a2:	f000 fb6e 	bl	8006e82 <_Bfree>
 80067a6:	2f00      	cmp	r7, #0
 80067a8:	f43f aebd 	beq.w	8006526 <_dtoa_r+0x68e>
 80067ac:	f1b9 0f00 	cmp.w	r9, #0
 80067b0:	d005      	beq.n	80067be <_dtoa_r+0x926>
 80067b2:	45b9      	cmp	r9, r7
 80067b4:	d003      	beq.n	80067be <_dtoa_r+0x926>
 80067b6:	4649      	mov	r1, r9
 80067b8:	4620      	mov	r0, r4
 80067ba:	f000 fb62 	bl	8006e82 <_Bfree>
 80067be:	4639      	mov	r1, r7
 80067c0:	4620      	mov	r0, r4
 80067c2:	f000 fb5e 	bl	8006e82 <_Bfree>
 80067c6:	e6ae      	b.n	8006526 <_dtoa_r+0x68e>
 80067c8:	2600      	movs	r6, #0
 80067ca:	4637      	mov	r7, r6
 80067cc:	e7e1      	b.n	8006792 <_dtoa_r+0x8fa>
 80067ce:	46ba      	mov	sl, r7
 80067d0:	4637      	mov	r7, r6
 80067d2:	e5b1      	b.n	8006338 <_dtoa_r+0x4a0>
 80067d4:	40240000 	.word	0x40240000
 80067d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067da:	f8cd 8010 	str.w	r8, [sp, #16]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	f000 80f3 	beq.w	80069ca <_dtoa_r+0xb32>
 80067e4:	2d00      	cmp	r5, #0
 80067e6:	dd05      	ble.n	80067f4 <_dtoa_r+0x95c>
 80067e8:	4639      	mov	r1, r7
 80067ea:	462a      	mov	r2, r5
 80067ec:	4620      	mov	r0, r4
 80067ee:	f000 fcd5 	bl	800719c <__lshift>
 80067f2:	4607      	mov	r7, r0
 80067f4:	9b08      	ldr	r3, [sp, #32]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d04c      	beq.n	8006894 <_dtoa_r+0x9fc>
 80067fa:	6879      	ldr	r1, [r7, #4]
 80067fc:	4620      	mov	r0, r4
 80067fe:	f000 fb0c 	bl	8006e1a <_Balloc>
 8006802:	4605      	mov	r5, r0
 8006804:	693a      	ldr	r2, [r7, #16]
 8006806:	f107 010c 	add.w	r1, r7, #12
 800680a:	3202      	adds	r2, #2
 800680c:	0092      	lsls	r2, r2, #2
 800680e:	300c      	adds	r0, #12
 8006810:	f000 faf8 	bl	8006e04 <memcpy>
 8006814:	2201      	movs	r2, #1
 8006816:	4629      	mov	r1, r5
 8006818:	4620      	mov	r0, r4
 800681a:	f000 fcbf 	bl	800719c <__lshift>
 800681e:	46b9      	mov	r9, r7
 8006820:	4607      	mov	r7, r0
 8006822:	9b06      	ldr	r3, [sp, #24]
 8006824:	9307      	str	r3, [sp, #28]
 8006826:	9b02      	ldr	r3, [sp, #8]
 8006828:	f003 0301 	and.w	r3, r3, #1
 800682c:	9308      	str	r3, [sp, #32]
 800682e:	4631      	mov	r1, r6
 8006830:	4658      	mov	r0, fp
 8006832:	f7ff faa1 	bl	8005d78 <quorem>
 8006836:	4649      	mov	r1, r9
 8006838:	4605      	mov	r5, r0
 800683a:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800683e:	4658      	mov	r0, fp
 8006840:	f000 fd00 	bl	8007244 <__mcmp>
 8006844:	463a      	mov	r2, r7
 8006846:	9002      	str	r0, [sp, #8]
 8006848:	4631      	mov	r1, r6
 800684a:	4620      	mov	r0, r4
 800684c:	f000 fd14 	bl	8007278 <__mdiff>
 8006850:	68c3      	ldr	r3, [r0, #12]
 8006852:	4602      	mov	r2, r0
 8006854:	bb03      	cbnz	r3, 8006898 <_dtoa_r+0xa00>
 8006856:	4601      	mov	r1, r0
 8006858:	9009      	str	r0, [sp, #36]	; 0x24
 800685a:	4658      	mov	r0, fp
 800685c:	f000 fcf2 	bl	8007244 <__mcmp>
 8006860:	4603      	mov	r3, r0
 8006862:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006864:	4611      	mov	r1, r2
 8006866:	4620      	mov	r0, r4
 8006868:	9309      	str	r3, [sp, #36]	; 0x24
 800686a:	f000 fb0a 	bl	8006e82 <_Bfree>
 800686e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006870:	b9a3      	cbnz	r3, 800689c <_dtoa_r+0xa04>
 8006872:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006874:	b992      	cbnz	r2, 800689c <_dtoa_r+0xa04>
 8006876:	9a08      	ldr	r2, [sp, #32]
 8006878:	b982      	cbnz	r2, 800689c <_dtoa_r+0xa04>
 800687a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800687e:	d029      	beq.n	80068d4 <_dtoa_r+0xa3c>
 8006880:	9b02      	ldr	r3, [sp, #8]
 8006882:	2b00      	cmp	r3, #0
 8006884:	dd01      	ble.n	800688a <_dtoa_r+0x9f2>
 8006886:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800688a:	9b07      	ldr	r3, [sp, #28]
 800688c:	1c5d      	adds	r5, r3, #1
 800688e:	f883 8000 	strb.w	r8, [r3]
 8006892:	e784      	b.n	800679e <_dtoa_r+0x906>
 8006894:	4638      	mov	r0, r7
 8006896:	e7c2      	b.n	800681e <_dtoa_r+0x986>
 8006898:	2301      	movs	r3, #1
 800689a:	e7e3      	b.n	8006864 <_dtoa_r+0x9cc>
 800689c:	9a02      	ldr	r2, [sp, #8]
 800689e:	2a00      	cmp	r2, #0
 80068a0:	db04      	blt.n	80068ac <_dtoa_r+0xa14>
 80068a2:	d123      	bne.n	80068ec <_dtoa_r+0xa54>
 80068a4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80068a6:	bb0a      	cbnz	r2, 80068ec <_dtoa_r+0xa54>
 80068a8:	9a08      	ldr	r2, [sp, #32]
 80068aa:	b9fa      	cbnz	r2, 80068ec <_dtoa_r+0xa54>
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	ddec      	ble.n	800688a <_dtoa_r+0x9f2>
 80068b0:	4659      	mov	r1, fp
 80068b2:	2201      	movs	r2, #1
 80068b4:	4620      	mov	r0, r4
 80068b6:	f000 fc71 	bl	800719c <__lshift>
 80068ba:	4631      	mov	r1, r6
 80068bc:	4683      	mov	fp, r0
 80068be:	f000 fcc1 	bl	8007244 <__mcmp>
 80068c2:	2800      	cmp	r0, #0
 80068c4:	dc03      	bgt.n	80068ce <_dtoa_r+0xa36>
 80068c6:	d1e0      	bne.n	800688a <_dtoa_r+0x9f2>
 80068c8:	f018 0f01 	tst.w	r8, #1
 80068cc:	d0dd      	beq.n	800688a <_dtoa_r+0x9f2>
 80068ce:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80068d2:	d1d8      	bne.n	8006886 <_dtoa_r+0x9ee>
 80068d4:	9b07      	ldr	r3, [sp, #28]
 80068d6:	9a07      	ldr	r2, [sp, #28]
 80068d8:	1c5d      	adds	r5, r3, #1
 80068da:	2339      	movs	r3, #57	; 0x39
 80068dc:	7013      	strb	r3, [r2, #0]
 80068de:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80068e2:	1e6a      	subs	r2, r5, #1
 80068e4:	2b39      	cmp	r3, #57	; 0x39
 80068e6:	d04d      	beq.n	8006984 <_dtoa_r+0xaec>
 80068e8:	3301      	adds	r3, #1
 80068ea:	e052      	b.n	8006992 <_dtoa_r+0xafa>
 80068ec:	9a07      	ldr	r2, [sp, #28]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	f102 0501 	add.w	r5, r2, #1
 80068f4:	dd06      	ble.n	8006904 <_dtoa_r+0xa6c>
 80068f6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80068fa:	d0eb      	beq.n	80068d4 <_dtoa_r+0xa3c>
 80068fc:	f108 0801 	add.w	r8, r8, #1
 8006900:	9b07      	ldr	r3, [sp, #28]
 8006902:	e7c4      	b.n	800688e <_dtoa_r+0x9f6>
 8006904:	9b06      	ldr	r3, [sp, #24]
 8006906:	9a04      	ldr	r2, [sp, #16]
 8006908:	1aeb      	subs	r3, r5, r3
 800690a:	4293      	cmp	r3, r2
 800690c:	f805 8c01 	strb.w	r8, [r5, #-1]
 8006910:	d021      	beq.n	8006956 <_dtoa_r+0xabe>
 8006912:	4659      	mov	r1, fp
 8006914:	2300      	movs	r3, #0
 8006916:	220a      	movs	r2, #10
 8006918:	4620      	mov	r0, r4
 800691a:	f000 fac9 	bl	8006eb0 <__multadd>
 800691e:	45b9      	cmp	r9, r7
 8006920:	4683      	mov	fp, r0
 8006922:	f04f 0300 	mov.w	r3, #0
 8006926:	f04f 020a 	mov.w	r2, #10
 800692a:	4649      	mov	r1, r9
 800692c:	4620      	mov	r0, r4
 800692e:	d105      	bne.n	800693c <_dtoa_r+0xaa4>
 8006930:	f000 fabe 	bl	8006eb0 <__multadd>
 8006934:	4681      	mov	r9, r0
 8006936:	4607      	mov	r7, r0
 8006938:	9507      	str	r5, [sp, #28]
 800693a:	e778      	b.n	800682e <_dtoa_r+0x996>
 800693c:	f000 fab8 	bl	8006eb0 <__multadd>
 8006940:	4639      	mov	r1, r7
 8006942:	4681      	mov	r9, r0
 8006944:	2300      	movs	r3, #0
 8006946:	220a      	movs	r2, #10
 8006948:	4620      	mov	r0, r4
 800694a:	f000 fab1 	bl	8006eb0 <__multadd>
 800694e:	4607      	mov	r7, r0
 8006950:	e7f2      	b.n	8006938 <_dtoa_r+0xaa0>
 8006952:	f04f 0900 	mov.w	r9, #0
 8006956:	4659      	mov	r1, fp
 8006958:	2201      	movs	r2, #1
 800695a:	4620      	mov	r0, r4
 800695c:	f000 fc1e 	bl	800719c <__lshift>
 8006960:	4631      	mov	r1, r6
 8006962:	4683      	mov	fp, r0
 8006964:	f000 fc6e 	bl	8007244 <__mcmp>
 8006968:	2800      	cmp	r0, #0
 800696a:	dcb8      	bgt.n	80068de <_dtoa_r+0xa46>
 800696c:	d102      	bne.n	8006974 <_dtoa_r+0xadc>
 800696e:	f018 0f01 	tst.w	r8, #1
 8006972:	d1b4      	bne.n	80068de <_dtoa_r+0xa46>
 8006974:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006978:	1e6a      	subs	r2, r5, #1
 800697a:	2b30      	cmp	r3, #48	; 0x30
 800697c:	f47f af0f 	bne.w	800679e <_dtoa_r+0x906>
 8006980:	4615      	mov	r5, r2
 8006982:	e7f7      	b.n	8006974 <_dtoa_r+0xadc>
 8006984:	9b06      	ldr	r3, [sp, #24]
 8006986:	4293      	cmp	r3, r2
 8006988:	d105      	bne.n	8006996 <_dtoa_r+0xafe>
 800698a:	2331      	movs	r3, #49	; 0x31
 800698c:	9a06      	ldr	r2, [sp, #24]
 800698e:	f10a 0a01 	add.w	sl, sl, #1
 8006992:	7013      	strb	r3, [r2, #0]
 8006994:	e703      	b.n	800679e <_dtoa_r+0x906>
 8006996:	4615      	mov	r5, r2
 8006998:	e7a1      	b.n	80068de <_dtoa_r+0xa46>
 800699a:	4b17      	ldr	r3, [pc, #92]	; (80069f8 <_dtoa_r+0xb60>)
 800699c:	f7ff bae1 	b.w	8005f62 <_dtoa_r+0xca>
 80069a0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	f47f aabb 	bne.w	8005f1e <_dtoa_r+0x86>
 80069a8:	4b14      	ldr	r3, [pc, #80]	; (80069fc <_dtoa_r+0xb64>)
 80069aa:	f7ff bada 	b.w	8005f62 <_dtoa_r+0xca>
 80069ae:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80069b0:	2b01      	cmp	r3, #1
 80069b2:	f77f ae3f 	ble.w	8006634 <_dtoa_r+0x79c>
 80069b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80069b8:	9308      	str	r3, [sp, #32]
 80069ba:	e653      	b.n	8006664 <_dtoa_r+0x7cc>
 80069bc:	9b04      	ldr	r3, [sp, #16]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	dc03      	bgt.n	80069ca <_dtoa_r+0xb32>
 80069c2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80069c4:	2b02      	cmp	r3, #2
 80069c6:	f73f aed5 	bgt.w	8006774 <_dtoa_r+0x8dc>
 80069ca:	9d06      	ldr	r5, [sp, #24]
 80069cc:	4631      	mov	r1, r6
 80069ce:	4658      	mov	r0, fp
 80069d0:	f7ff f9d2 	bl	8005d78 <quorem>
 80069d4:	9b06      	ldr	r3, [sp, #24]
 80069d6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80069da:	f805 8b01 	strb.w	r8, [r5], #1
 80069de:	9a04      	ldr	r2, [sp, #16]
 80069e0:	1aeb      	subs	r3, r5, r3
 80069e2:	429a      	cmp	r2, r3
 80069e4:	ddb5      	ble.n	8006952 <_dtoa_r+0xaba>
 80069e6:	4659      	mov	r1, fp
 80069e8:	2300      	movs	r3, #0
 80069ea:	220a      	movs	r2, #10
 80069ec:	4620      	mov	r0, r4
 80069ee:	f000 fa5f 	bl	8006eb0 <__multadd>
 80069f2:	4683      	mov	fp, r0
 80069f4:	e7ea      	b.n	80069cc <_dtoa_r+0xb34>
 80069f6:	bf00      	nop
 80069f8:	080085b4 	.word	0x080085b4
 80069fc:	080085d8 	.word	0x080085d8

08006a00 <__sflush_r>:
 8006a00:	898a      	ldrh	r2, [r1, #12]
 8006a02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a06:	4605      	mov	r5, r0
 8006a08:	0710      	lsls	r0, r2, #28
 8006a0a:	460c      	mov	r4, r1
 8006a0c:	d458      	bmi.n	8006ac0 <__sflush_r+0xc0>
 8006a0e:	684b      	ldr	r3, [r1, #4]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	dc05      	bgt.n	8006a20 <__sflush_r+0x20>
 8006a14:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	dc02      	bgt.n	8006a20 <__sflush_r+0x20>
 8006a1a:	2000      	movs	r0, #0
 8006a1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a20:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a22:	2e00      	cmp	r6, #0
 8006a24:	d0f9      	beq.n	8006a1a <__sflush_r+0x1a>
 8006a26:	2300      	movs	r3, #0
 8006a28:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006a2c:	682f      	ldr	r7, [r5, #0]
 8006a2e:	6a21      	ldr	r1, [r4, #32]
 8006a30:	602b      	str	r3, [r5, #0]
 8006a32:	d032      	beq.n	8006a9a <__sflush_r+0x9a>
 8006a34:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006a36:	89a3      	ldrh	r3, [r4, #12]
 8006a38:	075a      	lsls	r2, r3, #29
 8006a3a:	d505      	bpl.n	8006a48 <__sflush_r+0x48>
 8006a3c:	6863      	ldr	r3, [r4, #4]
 8006a3e:	1ac0      	subs	r0, r0, r3
 8006a40:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006a42:	b10b      	cbz	r3, 8006a48 <__sflush_r+0x48>
 8006a44:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006a46:	1ac0      	subs	r0, r0, r3
 8006a48:	2300      	movs	r3, #0
 8006a4a:	4602      	mov	r2, r0
 8006a4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a4e:	6a21      	ldr	r1, [r4, #32]
 8006a50:	4628      	mov	r0, r5
 8006a52:	47b0      	blx	r6
 8006a54:	1c43      	adds	r3, r0, #1
 8006a56:	89a3      	ldrh	r3, [r4, #12]
 8006a58:	d106      	bne.n	8006a68 <__sflush_r+0x68>
 8006a5a:	6829      	ldr	r1, [r5, #0]
 8006a5c:	291d      	cmp	r1, #29
 8006a5e:	d848      	bhi.n	8006af2 <__sflush_r+0xf2>
 8006a60:	4a29      	ldr	r2, [pc, #164]	; (8006b08 <__sflush_r+0x108>)
 8006a62:	40ca      	lsrs	r2, r1
 8006a64:	07d6      	lsls	r6, r2, #31
 8006a66:	d544      	bpl.n	8006af2 <__sflush_r+0xf2>
 8006a68:	2200      	movs	r2, #0
 8006a6a:	6062      	str	r2, [r4, #4]
 8006a6c:	6922      	ldr	r2, [r4, #16]
 8006a6e:	04d9      	lsls	r1, r3, #19
 8006a70:	6022      	str	r2, [r4, #0]
 8006a72:	d504      	bpl.n	8006a7e <__sflush_r+0x7e>
 8006a74:	1c42      	adds	r2, r0, #1
 8006a76:	d101      	bne.n	8006a7c <__sflush_r+0x7c>
 8006a78:	682b      	ldr	r3, [r5, #0]
 8006a7a:	b903      	cbnz	r3, 8006a7e <__sflush_r+0x7e>
 8006a7c:	6560      	str	r0, [r4, #84]	; 0x54
 8006a7e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006a80:	602f      	str	r7, [r5, #0]
 8006a82:	2900      	cmp	r1, #0
 8006a84:	d0c9      	beq.n	8006a1a <__sflush_r+0x1a>
 8006a86:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006a8a:	4299      	cmp	r1, r3
 8006a8c:	d002      	beq.n	8006a94 <__sflush_r+0x94>
 8006a8e:	4628      	mov	r0, r5
 8006a90:	f000 fcae 	bl	80073f0 <_free_r>
 8006a94:	2000      	movs	r0, #0
 8006a96:	6360      	str	r0, [r4, #52]	; 0x34
 8006a98:	e7c0      	b.n	8006a1c <__sflush_r+0x1c>
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	4628      	mov	r0, r5
 8006a9e:	47b0      	blx	r6
 8006aa0:	1c41      	adds	r1, r0, #1
 8006aa2:	d1c8      	bne.n	8006a36 <__sflush_r+0x36>
 8006aa4:	682b      	ldr	r3, [r5, #0]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d0c5      	beq.n	8006a36 <__sflush_r+0x36>
 8006aaa:	2b1d      	cmp	r3, #29
 8006aac:	d001      	beq.n	8006ab2 <__sflush_r+0xb2>
 8006aae:	2b16      	cmp	r3, #22
 8006ab0:	d101      	bne.n	8006ab6 <__sflush_r+0xb6>
 8006ab2:	602f      	str	r7, [r5, #0]
 8006ab4:	e7b1      	b.n	8006a1a <__sflush_r+0x1a>
 8006ab6:	89a3      	ldrh	r3, [r4, #12]
 8006ab8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006abc:	81a3      	strh	r3, [r4, #12]
 8006abe:	e7ad      	b.n	8006a1c <__sflush_r+0x1c>
 8006ac0:	690f      	ldr	r7, [r1, #16]
 8006ac2:	2f00      	cmp	r7, #0
 8006ac4:	d0a9      	beq.n	8006a1a <__sflush_r+0x1a>
 8006ac6:	0793      	lsls	r3, r2, #30
 8006ac8:	bf18      	it	ne
 8006aca:	2300      	movne	r3, #0
 8006acc:	680e      	ldr	r6, [r1, #0]
 8006ace:	bf08      	it	eq
 8006ad0:	694b      	ldreq	r3, [r1, #20]
 8006ad2:	eba6 0807 	sub.w	r8, r6, r7
 8006ad6:	600f      	str	r7, [r1, #0]
 8006ad8:	608b      	str	r3, [r1, #8]
 8006ada:	f1b8 0f00 	cmp.w	r8, #0
 8006ade:	dd9c      	ble.n	8006a1a <__sflush_r+0x1a>
 8006ae0:	4643      	mov	r3, r8
 8006ae2:	463a      	mov	r2, r7
 8006ae4:	6a21      	ldr	r1, [r4, #32]
 8006ae6:	4628      	mov	r0, r5
 8006ae8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006aea:	47b0      	blx	r6
 8006aec:	2800      	cmp	r0, #0
 8006aee:	dc06      	bgt.n	8006afe <__sflush_r+0xfe>
 8006af0:	89a3      	ldrh	r3, [r4, #12]
 8006af2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006af6:	81a3      	strh	r3, [r4, #12]
 8006af8:	f04f 30ff 	mov.w	r0, #4294967295
 8006afc:	e78e      	b.n	8006a1c <__sflush_r+0x1c>
 8006afe:	4407      	add	r7, r0
 8006b00:	eba8 0800 	sub.w	r8, r8, r0
 8006b04:	e7e9      	b.n	8006ada <__sflush_r+0xda>
 8006b06:	bf00      	nop
 8006b08:	20400001 	.word	0x20400001

08006b0c <_fflush_r>:
 8006b0c:	b538      	push	{r3, r4, r5, lr}
 8006b0e:	690b      	ldr	r3, [r1, #16]
 8006b10:	4605      	mov	r5, r0
 8006b12:	460c      	mov	r4, r1
 8006b14:	b1db      	cbz	r3, 8006b4e <_fflush_r+0x42>
 8006b16:	b118      	cbz	r0, 8006b20 <_fflush_r+0x14>
 8006b18:	6983      	ldr	r3, [r0, #24]
 8006b1a:	b90b      	cbnz	r3, 8006b20 <_fflush_r+0x14>
 8006b1c:	f000 f860 	bl	8006be0 <__sinit>
 8006b20:	4b0c      	ldr	r3, [pc, #48]	; (8006b54 <_fflush_r+0x48>)
 8006b22:	429c      	cmp	r4, r3
 8006b24:	d109      	bne.n	8006b3a <_fflush_r+0x2e>
 8006b26:	686c      	ldr	r4, [r5, #4]
 8006b28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b2c:	b17b      	cbz	r3, 8006b4e <_fflush_r+0x42>
 8006b2e:	4621      	mov	r1, r4
 8006b30:	4628      	mov	r0, r5
 8006b32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b36:	f7ff bf63 	b.w	8006a00 <__sflush_r>
 8006b3a:	4b07      	ldr	r3, [pc, #28]	; (8006b58 <_fflush_r+0x4c>)
 8006b3c:	429c      	cmp	r4, r3
 8006b3e:	d101      	bne.n	8006b44 <_fflush_r+0x38>
 8006b40:	68ac      	ldr	r4, [r5, #8]
 8006b42:	e7f1      	b.n	8006b28 <_fflush_r+0x1c>
 8006b44:	4b05      	ldr	r3, [pc, #20]	; (8006b5c <_fflush_r+0x50>)
 8006b46:	429c      	cmp	r4, r3
 8006b48:	bf08      	it	eq
 8006b4a:	68ec      	ldreq	r4, [r5, #12]
 8006b4c:	e7ec      	b.n	8006b28 <_fflush_r+0x1c>
 8006b4e:	2000      	movs	r0, #0
 8006b50:	bd38      	pop	{r3, r4, r5, pc}
 8006b52:	bf00      	nop
 8006b54:	08008608 	.word	0x08008608
 8006b58:	08008628 	.word	0x08008628
 8006b5c:	080085e8 	.word	0x080085e8

08006b60 <std>:
 8006b60:	2300      	movs	r3, #0
 8006b62:	b510      	push	{r4, lr}
 8006b64:	4604      	mov	r4, r0
 8006b66:	e9c0 3300 	strd	r3, r3, [r0]
 8006b6a:	6083      	str	r3, [r0, #8]
 8006b6c:	8181      	strh	r1, [r0, #12]
 8006b6e:	6643      	str	r3, [r0, #100]	; 0x64
 8006b70:	81c2      	strh	r2, [r0, #14]
 8006b72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b76:	6183      	str	r3, [r0, #24]
 8006b78:	4619      	mov	r1, r3
 8006b7a:	2208      	movs	r2, #8
 8006b7c:	305c      	adds	r0, #92	; 0x5c
 8006b7e:	f7fe fb47 	bl	8005210 <memset>
 8006b82:	4b05      	ldr	r3, [pc, #20]	; (8006b98 <std+0x38>)
 8006b84:	6224      	str	r4, [r4, #32]
 8006b86:	6263      	str	r3, [r4, #36]	; 0x24
 8006b88:	4b04      	ldr	r3, [pc, #16]	; (8006b9c <std+0x3c>)
 8006b8a:	62a3      	str	r3, [r4, #40]	; 0x28
 8006b8c:	4b04      	ldr	r3, [pc, #16]	; (8006ba0 <std+0x40>)
 8006b8e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006b90:	4b04      	ldr	r3, [pc, #16]	; (8006ba4 <std+0x44>)
 8006b92:	6323      	str	r3, [r4, #48]	; 0x30
 8006b94:	bd10      	pop	{r4, pc}
 8006b96:	bf00      	nop
 8006b98:	08007a7d 	.word	0x08007a7d
 8006b9c:	08007a9f 	.word	0x08007a9f
 8006ba0:	08007ad7 	.word	0x08007ad7
 8006ba4:	08007afb 	.word	0x08007afb

08006ba8 <_cleanup_r>:
 8006ba8:	4901      	ldr	r1, [pc, #4]	; (8006bb0 <_cleanup_r+0x8>)
 8006baa:	f000 b885 	b.w	8006cb8 <_fwalk_reent>
 8006bae:	bf00      	nop
 8006bb0:	08006b0d 	.word	0x08006b0d

08006bb4 <__sfmoreglue>:
 8006bb4:	b570      	push	{r4, r5, r6, lr}
 8006bb6:	2568      	movs	r5, #104	; 0x68
 8006bb8:	1e4a      	subs	r2, r1, #1
 8006bba:	4355      	muls	r5, r2
 8006bbc:	460e      	mov	r6, r1
 8006bbe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006bc2:	f000 fc61 	bl	8007488 <_malloc_r>
 8006bc6:	4604      	mov	r4, r0
 8006bc8:	b140      	cbz	r0, 8006bdc <__sfmoreglue+0x28>
 8006bca:	2100      	movs	r1, #0
 8006bcc:	e9c0 1600 	strd	r1, r6, [r0]
 8006bd0:	300c      	adds	r0, #12
 8006bd2:	60a0      	str	r0, [r4, #8]
 8006bd4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006bd8:	f7fe fb1a 	bl	8005210 <memset>
 8006bdc:	4620      	mov	r0, r4
 8006bde:	bd70      	pop	{r4, r5, r6, pc}

08006be0 <__sinit>:
 8006be0:	6983      	ldr	r3, [r0, #24]
 8006be2:	b510      	push	{r4, lr}
 8006be4:	4604      	mov	r4, r0
 8006be6:	bb33      	cbnz	r3, 8006c36 <__sinit+0x56>
 8006be8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8006bec:	6503      	str	r3, [r0, #80]	; 0x50
 8006bee:	4b12      	ldr	r3, [pc, #72]	; (8006c38 <__sinit+0x58>)
 8006bf0:	4a12      	ldr	r2, [pc, #72]	; (8006c3c <__sinit+0x5c>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	6282      	str	r2, [r0, #40]	; 0x28
 8006bf6:	4298      	cmp	r0, r3
 8006bf8:	bf04      	itt	eq
 8006bfa:	2301      	moveq	r3, #1
 8006bfc:	6183      	streq	r3, [r0, #24]
 8006bfe:	f000 f81f 	bl	8006c40 <__sfp>
 8006c02:	6060      	str	r0, [r4, #4]
 8006c04:	4620      	mov	r0, r4
 8006c06:	f000 f81b 	bl	8006c40 <__sfp>
 8006c0a:	60a0      	str	r0, [r4, #8]
 8006c0c:	4620      	mov	r0, r4
 8006c0e:	f000 f817 	bl	8006c40 <__sfp>
 8006c12:	2200      	movs	r2, #0
 8006c14:	60e0      	str	r0, [r4, #12]
 8006c16:	2104      	movs	r1, #4
 8006c18:	6860      	ldr	r0, [r4, #4]
 8006c1a:	f7ff ffa1 	bl	8006b60 <std>
 8006c1e:	2201      	movs	r2, #1
 8006c20:	2109      	movs	r1, #9
 8006c22:	68a0      	ldr	r0, [r4, #8]
 8006c24:	f7ff ff9c 	bl	8006b60 <std>
 8006c28:	2202      	movs	r2, #2
 8006c2a:	2112      	movs	r1, #18
 8006c2c:	68e0      	ldr	r0, [r4, #12]
 8006c2e:	f7ff ff97 	bl	8006b60 <std>
 8006c32:	2301      	movs	r3, #1
 8006c34:	61a3      	str	r3, [r4, #24]
 8006c36:	bd10      	pop	{r4, pc}
 8006c38:	080085a0 	.word	0x080085a0
 8006c3c:	08006ba9 	.word	0x08006ba9

08006c40 <__sfp>:
 8006c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c42:	4b1b      	ldr	r3, [pc, #108]	; (8006cb0 <__sfp+0x70>)
 8006c44:	4607      	mov	r7, r0
 8006c46:	681e      	ldr	r6, [r3, #0]
 8006c48:	69b3      	ldr	r3, [r6, #24]
 8006c4a:	b913      	cbnz	r3, 8006c52 <__sfp+0x12>
 8006c4c:	4630      	mov	r0, r6
 8006c4e:	f7ff ffc7 	bl	8006be0 <__sinit>
 8006c52:	3648      	adds	r6, #72	; 0x48
 8006c54:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006c58:	3b01      	subs	r3, #1
 8006c5a:	d503      	bpl.n	8006c64 <__sfp+0x24>
 8006c5c:	6833      	ldr	r3, [r6, #0]
 8006c5e:	b133      	cbz	r3, 8006c6e <__sfp+0x2e>
 8006c60:	6836      	ldr	r6, [r6, #0]
 8006c62:	e7f7      	b.n	8006c54 <__sfp+0x14>
 8006c64:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006c68:	b16d      	cbz	r5, 8006c86 <__sfp+0x46>
 8006c6a:	3468      	adds	r4, #104	; 0x68
 8006c6c:	e7f4      	b.n	8006c58 <__sfp+0x18>
 8006c6e:	2104      	movs	r1, #4
 8006c70:	4638      	mov	r0, r7
 8006c72:	f7ff ff9f 	bl	8006bb4 <__sfmoreglue>
 8006c76:	6030      	str	r0, [r6, #0]
 8006c78:	2800      	cmp	r0, #0
 8006c7a:	d1f1      	bne.n	8006c60 <__sfp+0x20>
 8006c7c:	230c      	movs	r3, #12
 8006c7e:	4604      	mov	r4, r0
 8006c80:	603b      	str	r3, [r7, #0]
 8006c82:	4620      	mov	r0, r4
 8006c84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c86:	4b0b      	ldr	r3, [pc, #44]	; (8006cb4 <__sfp+0x74>)
 8006c88:	6665      	str	r5, [r4, #100]	; 0x64
 8006c8a:	e9c4 5500 	strd	r5, r5, [r4]
 8006c8e:	60a5      	str	r5, [r4, #8]
 8006c90:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8006c94:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8006c98:	2208      	movs	r2, #8
 8006c9a:	4629      	mov	r1, r5
 8006c9c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006ca0:	f7fe fab6 	bl	8005210 <memset>
 8006ca4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006ca8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006cac:	e7e9      	b.n	8006c82 <__sfp+0x42>
 8006cae:	bf00      	nop
 8006cb0:	080085a0 	.word	0x080085a0
 8006cb4:	ffff0001 	.word	0xffff0001

08006cb8 <_fwalk_reent>:
 8006cb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cbc:	4680      	mov	r8, r0
 8006cbe:	4689      	mov	r9, r1
 8006cc0:	2600      	movs	r6, #0
 8006cc2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006cc6:	b914      	cbnz	r4, 8006cce <_fwalk_reent+0x16>
 8006cc8:	4630      	mov	r0, r6
 8006cca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cce:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8006cd2:	3f01      	subs	r7, #1
 8006cd4:	d501      	bpl.n	8006cda <_fwalk_reent+0x22>
 8006cd6:	6824      	ldr	r4, [r4, #0]
 8006cd8:	e7f5      	b.n	8006cc6 <_fwalk_reent+0xe>
 8006cda:	89ab      	ldrh	r3, [r5, #12]
 8006cdc:	2b01      	cmp	r3, #1
 8006cde:	d907      	bls.n	8006cf0 <_fwalk_reent+0x38>
 8006ce0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006ce4:	3301      	adds	r3, #1
 8006ce6:	d003      	beq.n	8006cf0 <_fwalk_reent+0x38>
 8006ce8:	4629      	mov	r1, r5
 8006cea:	4640      	mov	r0, r8
 8006cec:	47c8      	blx	r9
 8006cee:	4306      	orrs	r6, r0
 8006cf0:	3568      	adds	r5, #104	; 0x68
 8006cf2:	e7ee      	b.n	8006cd2 <_fwalk_reent+0x1a>

08006cf4 <_localeconv_r>:
 8006cf4:	4b04      	ldr	r3, [pc, #16]	; (8006d08 <_localeconv_r+0x14>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	6a18      	ldr	r0, [r3, #32]
 8006cfa:	4b04      	ldr	r3, [pc, #16]	; (8006d0c <_localeconv_r+0x18>)
 8006cfc:	2800      	cmp	r0, #0
 8006cfe:	bf08      	it	eq
 8006d00:	4618      	moveq	r0, r3
 8006d02:	30f0      	adds	r0, #240	; 0xf0
 8006d04:	4770      	bx	lr
 8006d06:	bf00      	nop
 8006d08:	20000a4c 	.word	0x20000a4c
 8006d0c:	20000ab0 	.word	0x20000ab0

08006d10 <__swhatbuf_r>:
 8006d10:	b570      	push	{r4, r5, r6, lr}
 8006d12:	460e      	mov	r6, r1
 8006d14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d18:	b096      	sub	sp, #88	; 0x58
 8006d1a:	2900      	cmp	r1, #0
 8006d1c:	4614      	mov	r4, r2
 8006d1e:	461d      	mov	r5, r3
 8006d20:	da07      	bge.n	8006d32 <__swhatbuf_r+0x22>
 8006d22:	2300      	movs	r3, #0
 8006d24:	602b      	str	r3, [r5, #0]
 8006d26:	89b3      	ldrh	r3, [r6, #12]
 8006d28:	061a      	lsls	r2, r3, #24
 8006d2a:	d410      	bmi.n	8006d4e <__swhatbuf_r+0x3e>
 8006d2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d30:	e00e      	b.n	8006d50 <__swhatbuf_r+0x40>
 8006d32:	466a      	mov	r2, sp
 8006d34:	f000 ff08 	bl	8007b48 <_fstat_r>
 8006d38:	2800      	cmp	r0, #0
 8006d3a:	dbf2      	blt.n	8006d22 <__swhatbuf_r+0x12>
 8006d3c:	9a01      	ldr	r2, [sp, #4]
 8006d3e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006d42:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006d46:	425a      	negs	r2, r3
 8006d48:	415a      	adcs	r2, r3
 8006d4a:	602a      	str	r2, [r5, #0]
 8006d4c:	e7ee      	b.n	8006d2c <__swhatbuf_r+0x1c>
 8006d4e:	2340      	movs	r3, #64	; 0x40
 8006d50:	2000      	movs	r0, #0
 8006d52:	6023      	str	r3, [r4, #0]
 8006d54:	b016      	add	sp, #88	; 0x58
 8006d56:	bd70      	pop	{r4, r5, r6, pc}

08006d58 <__smakebuf_r>:
 8006d58:	898b      	ldrh	r3, [r1, #12]
 8006d5a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006d5c:	079d      	lsls	r5, r3, #30
 8006d5e:	4606      	mov	r6, r0
 8006d60:	460c      	mov	r4, r1
 8006d62:	d507      	bpl.n	8006d74 <__smakebuf_r+0x1c>
 8006d64:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006d68:	6023      	str	r3, [r4, #0]
 8006d6a:	6123      	str	r3, [r4, #16]
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	6163      	str	r3, [r4, #20]
 8006d70:	b002      	add	sp, #8
 8006d72:	bd70      	pop	{r4, r5, r6, pc}
 8006d74:	ab01      	add	r3, sp, #4
 8006d76:	466a      	mov	r2, sp
 8006d78:	f7ff ffca 	bl	8006d10 <__swhatbuf_r>
 8006d7c:	9900      	ldr	r1, [sp, #0]
 8006d7e:	4605      	mov	r5, r0
 8006d80:	4630      	mov	r0, r6
 8006d82:	f000 fb81 	bl	8007488 <_malloc_r>
 8006d86:	b948      	cbnz	r0, 8006d9c <__smakebuf_r+0x44>
 8006d88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d8c:	059a      	lsls	r2, r3, #22
 8006d8e:	d4ef      	bmi.n	8006d70 <__smakebuf_r+0x18>
 8006d90:	f023 0303 	bic.w	r3, r3, #3
 8006d94:	f043 0302 	orr.w	r3, r3, #2
 8006d98:	81a3      	strh	r3, [r4, #12]
 8006d9a:	e7e3      	b.n	8006d64 <__smakebuf_r+0xc>
 8006d9c:	4b0d      	ldr	r3, [pc, #52]	; (8006dd4 <__smakebuf_r+0x7c>)
 8006d9e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006da0:	89a3      	ldrh	r3, [r4, #12]
 8006da2:	6020      	str	r0, [r4, #0]
 8006da4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006da8:	81a3      	strh	r3, [r4, #12]
 8006daa:	9b00      	ldr	r3, [sp, #0]
 8006dac:	6120      	str	r0, [r4, #16]
 8006dae:	6163      	str	r3, [r4, #20]
 8006db0:	9b01      	ldr	r3, [sp, #4]
 8006db2:	b15b      	cbz	r3, 8006dcc <__smakebuf_r+0x74>
 8006db4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006db8:	4630      	mov	r0, r6
 8006dba:	f000 fed7 	bl	8007b6c <_isatty_r>
 8006dbe:	b128      	cbz	r0, 8006dcc <__smakebuf_r+0x74>
 8006dc0:	89a3      	ldrh	r3, [r4, #12]
 8006dc2:	f023 0303 	bic.w	r3, r3, #3
 8006dc6:	f043 0301 	orr.w	r3, r3, #1
 8006dca:	81a3      	strh	r3, [r4, #12]
 8006dcc:	89a3      	ldrh	r3, [r4, #12]
 8006dce:	431d      	orrs	r5, r3
 8006dd0:	81a5      	strh	r5, [r4, #12]
 8006dd2:	e7cd      	b.n	8006d70 <__smakebuf_r+0x18>
 8006dd4:	08006ba9 	.word	0x08006ba9

08006dd8 <malloc>:
 8006dd8:	4b02      	ldr	r3, [pc, #8]	; (8006de4 <malloc+0xc>)
 8006dda:	4601      	mov	r1, r0
 8006ddc:	6818      	ldr	r0, [r3, #0]
 8006dde:	f000 bb53 	b.w	8007488 <_malloc_r>
 8006de2:	bf00      	nop
 8006de4:	20000a4c 	.word	0x20000a4c

08006de8 <memchr>:
 8006de8:	b510      	push	{r4, lr}
 8006dea:	b2c9      	uxtb	r1, r1
 8006dec:	4402      	add	r2, r0
 8006dee:	4290      	cmp	r0, r2
 8006df0:	4603      	mov	r3, r0
 8006df2:	d101      	bne.n	8006df8 <memchr+0x10>
 8006df4:	2300      	movs	r3, #0
 8006df6:	e003      	b.n	8006e00 <memchr+0x18>
 8006df8:	781c      	ldrb	r4, [r3, #0]
 8006dfa:	3001      	adds	r0, #1
 8006dfc:	428c      	cmp	r4, r1
 8006dfe:	d1f6      	bne.n	8006dee <memchr+0x6>
 8006e00:	4618      	mov	r0, r3
 8006e02:	bd10      	pop	{r4, pc}

08006e04 <memcpy>:
 8006e04:	b510      	push	{r4, lr}
 8006e06:	1e43      	subs	r3, r0, #1
 8006e08:	440a      	add	r2, r1
 8006e0a:	4291      	cmp	r1, r2
 8006e0c:	d100      	bne.n	8006e10 <memcpy+0xc>
 8006e0e:	bd10      	pop	{r4, pc}
 8006e10:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e14:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e18:	e7f7      	b.n	8006e0a <memcpy+0x6>

08006e1a <_Balloc>:
 8006e1a:	b570      	push	{r4, r5, r6, lr}
 8006e1c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006e1e:	4604      	mov	r4, r0
 8006e20:	460e      	mov	r6, r1
 8006e22:	b93d      	cbnz	r5, 8006e34 <_Balloc+0x1a>
 8006e24:	2010      	movs	r0, #16
 8006e26:	f7ff ffd7 	bl	8006dd8 <malloc>
 8006e2a:	6260      	str	r0, [r4, #36]	; 0x24
 8006e2c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006e30:	6005      	str	r5, [r0, #0]
 8006e32:	60c5      	str	r5, [r0, #12]
 8006e34:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006e36:	68eb      	ldr	r3, [r5, #12]
 8006e38:	b183      	cbz	r3, 8006e5c <_Balloc+0x42>
 8006e3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e3c:	68db      	ldr	r3, [r3, #12]
 8006e3e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006e42:	b9b8      	cbnz	r0, 8006e74 <_Balloc+0x5a>
 8006e44:	2101      	movs	r1, #1
 8006e46:	fa01 f506 	lsl.w	r5, r1, r6
 8006e4a:	1d6a      	adds	r2, r5, #5
 8006e4c:	0092      	lsls	r2, r2, #2
 8006e4e:	4620      	mov	r0, r4
 8006e50:	f000 fabf 	bl	80073d2 <_calloc_r>
 8006e54:	b160      	cbz	r0, 8006e70 <_Balloc+0x56>
 8006e56:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8006e5a:	e00e      	b.n	8006e7a <_Balloc+0x60>
 8006e5c:	2221      	movs	r2, #33	; 0x21
 8006e5e:	2104      	movs	r1, #4
 8006e60:	4620      	mov	r0, r4
 8006e62:	f000 fab6 	bl	80073d2 <_calloc_r>
 8006e66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e68:	60e8      	str	r0, [r5, #12]
 8006e6a:	68db      	ldr	r3, [r3, #12]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d1e4      	bne.n	8006e3a <_Balloc+0x20>
 8006e70:	2000      	movs	r0, #0
 8006e72:	bd70      	pop	{r4, r5, r6, pc}
 8006e74:	6802      	ldr	r2, [r0, #0]
 8006e76:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006e80:	e7f7      	b.n	8006e72 <_Balloc+0x58>

08006e82 <_Bfree>:
 8006e82:	b570      	push	{r4, r5, r6, lr}
 8006e84:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006e86:	4606      	mov	r6, r0
 8006e88:	460d      	mov	r5, r1
 8006e8a:	b93c      	cbnz	r4, 8006e9c <_Bfree+0x1a>
 8006e8c:	2010      	movs	r0, #16
 8006e8e:	f7ff ffa3 	bl	8006dd8 <malloc>
 8006e92:	6270      	str	r0, [r6, #36]	; 0x24
 8006e94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e98:	6004      	str	r4, [r0, #0]
 8006e9a:	60c4      	str	r4, [r0, #12]
 8006e9c:	b13d      	cbz	r5, 8006eae <_Bfree+0x2c>
 8006e9e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006ea0:	686a      	ldr	r2, [r5, #4]
 8006ea2:	68db      	ldr	r3, [r3, #12]
 8006ea4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ea8:	6029      	str	r1, [r5, #0]
 8006eaa:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006eae:	bd70      	pop	{r4, r5, r6, pc}

08006eb0 <__multadd>:
 8006eb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006eb4:	461f      	mov	r7, r3
 8006eb6:	4606      	mov	r6, r0
 8006eb8:	460c      	mov	r4, r1
 8006eba:	2300      	movs	r3, #0
 8006ebc:	690d      	ldr	r5, [r1, #16]
 8006ebe:	f101 0c14 	add.w	ip, r1, #20
 8006ec2:	f8dc 0000 	ldr.w	r0, [ip]
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	b281      	uxth	r1, r0
 8006eca:	fb02 7101 	mla	r1, r2, r1, r7
 8006ece:	0c00      	lsrs	r0, r0, #16
 8006ed0:	0c0f      	lsrs	r7, r1, #16
 8006ed2:	fb02 7000 	mla	r0, r2, r0, r7
 8006ed6:	b289      	uxth	r1, r1
 8006ed8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006edc:	429d      	cmp	r5, r3
 8006ede:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006ee2:	f84c 1b04 	str.w	r1, [ip], #4
 8006ee6:	dcec      	bgt.n	8006ec2 <__multadd+0x12>
 8006ee8:	b1d7      	cbz	r7, 8006f20 <__multadd+0x70>
 8006eea:	68a3      	ldr	r3, [r4, #8]
 8006eec:	42ab      	cmp	r3, r5
 8006eee:	dc12      	bgt.n	8006f16 <__multadd+0x66>
 8006ef0:	6861      	ldr	r1, [r4, #4]
 8006ef2:	4630      	mov	r0, r6
 8006ef4:	3101      	adds	r1, #1
 8006ef6:	f7ff ff90 	bl	8006e1a <_Balloc>
 8006efa:	4680      	mov	r8, r0
 8006efc:	6922      	ldr	r2, [r4, #16]
 8006efe:	f104 010c 	add.w	r1, r4, #12
 8006f02:	3202      	adds	r2, #2
 8006f04:	0092      	lsls	r2, r2, #2
 8006f06:	300c      	adds	r0, #12
 8006f08:	f7ff ff7c 	bl	8006e04 <memcpy>
 8006f0c:	4621      	mov	r1, r4
 8006f0e:	4630      	mov	r0, r6
 8006f10:	f7ff ffb7 	bl	8006e82 <_Bfree>
 8006f14:	4644      	mov	r4, r8
 8006f16:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006f1a:	3501      	adds	r5, #1
 8006f1c:	615f      	str	r7, [r3, #20]
 8006f1e:	6125      	str	r5, [r4, #16]
 8006f20:	4620      	mov	r0, r4
 8006f22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006f26 <__hi0bits>:
 8006f26:	0c02      	lsrs	r2, r0, #16
 8006f28:	0412      	lsls	r2, r2, #16
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	b9b2      	cbnz	r2, 8006f5c <__hi0bits+0x36>
 8006f2e:	0403      	lsls	r3, r0, #16
 8006f30:	2010      	movs	r0, #16
 8006f32:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006f36:	bf04      	itt	eq
 8006f38:	021b      	lsleq	r3, r3, #8
 8006f3a:	3008      	addeq	r0, #8
 8006f3c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006f40:	bf04      	itt	eq
 8006f42:	011b      	lsleq	r3, r3, #4
 8006f44:	3004      	addeq	r0, #4
 8006f46:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006f4a:	bf04      	itt	eq
 8006f4c:	009b      	lsleq	r3, r3, #2
 8006f4e:	3002      	addeq	r0, #2
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	db06      	blt.n	8006f62 <__hi0bits+0x3c>
 8006f54:	005b      	lsls	r3, r3, #1
 8006f56:	d503      	bpl.n	8006f60 <__hi0bits+0x3a>
 8006f58:	3001      	adds	r0, #1
 8006f5a:	4770      	bx	lr
 8006f5c:	2000      	movs	r0, #0
 8006f5e:	e7e8      	b.n	8006f32 <__hi0bits+0xc>
 8006f60:	2020      	movs	r0, #32
 8006f62:	4770      	bx	lr

08006f64 <__lo0bits>:
 8006f64:	6803      	ldr	r3, [r0, #0]
 8006f66:	4601      	mov	r1, r0
 8006f68:	f013 0207 	ands.w	r2, r3, #7
 8006f6c:	d00b      	beq.n	8006f86 <__lo0bits+0x22>
 8006f6e:	07da      	lsls	r2, r3, #31
 8006f70:	d423      	bmi.n	8006fba <__lo0bits+0x56>
 8006f72:	0798      	lsls	r0, r3, #30
 8006f74:	bf49      	itett	mi
 8006f76:	085b      	lsrmi	r3, r3, #1
 8006f78:	089b      	lsrpl	r3, r3, #2
 8006f7a:	2001      	movmi	r0, #1
 8006f7c:	600b      	strmi	r3, [r1, #0]
 8006f7e:	bf5c      	itt	pl
 8006f80:	600b      	strpl	r3, [r1, #0]
 8006f82:	2002      	movpl	r0, #2
 8006f84:	4770      	bx	lr
 8006f86:	b298      	uxth	r0, r3
 8006f88:	b9a8      	cbnz	r0, 8006fb6 <__lo0bits+0x52>
 8006f8a:	2010      	movs	r0, #16
 8006f8c:	0c1b      	lsrs	r3, r3, #16
 8006f8e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006f92:	bf04      	itt	eq
 8006f94:	0a1b      	lsreq	r3, r3, #8
 8006f96:	3008      	addeq	r0, #8
 8006f98:	071a      	lsls	r2, r3, #28
 8006f9a:	bf04      	itt	eq
 8006f9c:	091b      	lsreq	r3, r3, #4
 8006f9e:	3004      	addeq	r0, #4
 8006fa0:	079a      	lsls	r2, r3, #30
 8006fa2:	bf04      	itt	eq
 8006fa4:	089b      	lsreq	r3, r3, #2
 8006fa6:	3002      	addeq	r0, #2
 8006fa8:	07da      	lsls	r2, r3, #31
 8006faa:	d402      	bmi.n	8006fb2 <__lo0bits+0x4e>
 8006fac:	085b      	lsrs	r3, r3, #1
 8006fae:	d006      	beq.n	8006fbe <__lo0bits+0x5a>
 8006fb0:	3001      	adds	r0, #1
 8006fb2:	600b      	str	r3, [r1, #0]
 8006fb4:	4770      	bx	lr
 8006fb6:	4610      	mov	r0, r2
 8006fb8:	e7e9      	b.n	8006f8e <__lo0bits+0x2a>
 8006fba:	2000      	movs	r0, #0
 8006fbc:	4770      	bx	lr
 8006fbe:	2020      	movs	r0, #32
 8006fc0:	4770      	bx	lr

08006fc2 <__i2b>:
 8006fc2:	b510      	push	{r4, lr}
 8006fc4:	460c      	mov	r4, r1
 8006fc6:	2101      	movs	r1, #1
 8006fc8:	f7ff ff27 	bl	8006e1a <_Balloc>
 8006fcc:	2201      	movs	r2, #1
 8006fce:	6144      	str	r4, [r0, #20]
 8006fd0:	6102      	str	r2, [r0, #16]
 8006fd2:	bd10      	pop	{r4, pc}

08006fd4 <__multiply>:
 8006fd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fd8:	4614      	mov	r4, r2
 8006fda:	690a      	ldr	r2, [r1, #16]
 8006fdc:	6923      	ldr	r3, [r4, #16]
 8006fde:	4688      	mov	r8, r1
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	bfbe      	ittt	lt
 8006fe4:	460b      	movlt	r3, r1
 8006fe6:	46a0      	movlt	r8, r4
 8006fe8:	461c      	movlt	r4, r3
 8006fea:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006fee:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006ff2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006ff6:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006ffa:	eb07 0609 	add.w	r6, r7, r9
 8006ffe:	42b3      	cmp	r3, r6
 8007000:	bfb8      	it	lt
 8007002:	3101      	addlt	r1, #1
 8007004:	f7ff ff09 	bl	8006e1a <_Balloc>
 8007008:	f100 0514 	add.w	r5, r0, #20
 800700c:	462b      	mov	r3, r5
 800700e:	2200      	movs	r2, #0
 8007010:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007014:	4573      	cmp	r3, lr
 8007016:	d316      	bcc.n	8007046 <__multiply+0x72>
 8007018:	f104 0214 	add.w	r2, r4, #20
 800701c:	f108 0114 	add.w	r1, r8, #20
 8007020:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007024:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007028:	9300      	str	r3, [sp, #0]
 800702a:	9b00      	ldr	r3, [sp, #0]
 800702c:	9201      	str	r2, [sp, #4]
 800702e:	4293      	cmp	r3, r2
 8007030:	d80c      	bhi.n	800704c <__multiply+0x78>
 8007032:	2e00      	cmp	r6, #0
 8007034:	dd03      	ble.n	800703e <__multiply+0x6a>
 8007036:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800703a:	2b00      	cmp	r3, #0
 800703c:	d05d      	beq.n	80070fa <__multiply+0x126>
 800703e:	6106      	str	r6, [r0, #16]
 8007040:	b003      	add	sp, #12
 8007042:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007046:	f843 2b04 	str.w	r2, [r3], #4
 800704a:	e7e3      	b.n	8007014 <__multiply+0x40>
 800704c:	f8b2 b000 	ldrh.w	fp, [r2]
 8007050:	f1bb 0f00 	cmp.w	fp, #0
 8007054:	d023      	beq.n	800709e <__multiply+0xca>
 8007056:	4689      	mov	r9, r1
 8007058:	46ac      	mov	ip, r5
 800705a:	f04f 0800 	mov.w	r8, #0
 800705e:	f859 4b04 	ldr.w	r4, [r9], #4
 8007062:	f8dc a000 	ldr.w	sl, [ip]
 8007066:	b2a3      	uxth	r3, r4
 8007068:	fa1f fa8a 	uxth.w	sl, sl
 800706c:	fb0b a303 	mla	r3, fp, r3, sl
 8007070:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007074:	f8dc 4000 	ldr.w	r4, [ip]
 8007078:	4443      	add	r3, r8
 800707a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800707e:	fb0b 840a 	mla	r4, fp, sl, r8
 8007082:	46e2      	mov	sl, ip
 8007084:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007088:	b29b      	uxth	r3, r3
 800708a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800708e:	454f      	cmp	r7, r9
 8007090:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007094:	f84a 3b04 	str.w	r3, [sl], #4
 8007098:	d82b      	bhi.n	80070f2 <__multiply+0x11e>
 800709a:	f8cc 8004 	str.w	r8, [ip, #4]
 800709e:	9b01      	ldr	r3, [sp, #4]
 80070a0:	3204      	adds	r2, #4
 80070a2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80070a6:	f1ba 0f00 	cmp.w	sl, #0
 80070aa:	d020      	beq.n	80070ee <__multiply+0x11a>
 80070ac:	4689      	mov	r9, r1
 80070ae:	46a8      	mov	r8, r5
 80070b0:	f04f 0b00 	mov.w	fp, #0
 80070b4:	682b      	ldr	r3, [r5, #0]
 80070b6:	f8b9 c000 	ldrh.w	ip, [r9]
 80070ba:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80070be:	b29b      	uxth	r3, r3
 80070c0:	fb0a 440c 	mla	r4, sl, ip, r4
 80070c4:	46c4      	mov	ip, r8
 80070c6:	445c      	add	r4, fp
 80070c8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80070cc:	f84c 3b04 	str.w	r3, [ip], #4
 80070d0:	f859 3b04 	ldr.w	r3, [r9], #4
 80070d4:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80070d8:	0c1b      	lsrs	r3, r3, #16
 80070da:	fb0a b303 	mla	r3, sl, r3, fp
 80070de:	454f      	cmp	r7, r9
 80070e0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80070e4:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80070e8:	d805      	bhi.n	80070f6 <__multiply+0x122>
 80070ea:	f8c8 3004 	str.w	r3, [r8, #4]
 80070ee:	3504      	adds	r5, #4
 80070f0:	e79b      	b.n	800702a <__multiply+0x56>
 80070f2:	46d4      	mov	ip, sl
 80070f4:	e7b3      	b.n	800705e <__multiply+0x8a>
 80070f6:	46e0      	mov	r8, ip
 80070f8:	e7dd      	b.n	80070b6 <__multiply+0xe2>
 80070fa:	3e01      	subs	r6, #1
 80070fc:	e799      	b.n	8007032 <__multiply+0x5e>
	...

08007100 <__pow5mult>:
 8007100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007104:	4615      	mov	r5, r2
 8007106:	f012 0203 	ands.w	r2, r2, #3
 800710a:	4606      	mov	r6, r0
 800710c:	460f      	mov	r7, r1
 800710e:	d007      	beq.n	8007120 <__pow5mult+0x20>
 8007110:	4c21      	ldr	r4, [pc, #132]	; (8007198 <__pow5mult+0x98>)
 8007112:	3a01      	subs	r2, #1
 8007114:	2300      	movs	r3, #0
 8007116:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800711a:	f7ff fec9 	bl	8006eb0 <__multadd>
 800711e:	4607      	mov	r7, r0
 8007120:	10ad      	asrs	r5, r5, #2
 8007122:	d035      	beq.n	8007190 <__pow5mult+0x90>
 8007124:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007126:	b93c      	cbnz	r4, 8007138 <__pow5mult+0x38>
 8007128:	2010      	movs	r0, #16
 800712a:	f7ff fe55 	bl	8006dd8 <malloc>
 800712e:	6270      	str	r0, [r6, #36]	; 0x24
 8007130:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007134:	6004      	str	r4, [r0, #0]
 8007136:	60c4      	str	r4, [r0, #12]
 8007138:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800713c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007140:	b94c      	cbnz	r4, 8007156 <__pow5mult+0x56>
 8007142:	f240 2171 	movw	r1, #625	; 0x271
 8007146:	4630      	mov	r0, r6
 8007148:	f7ff ff3b 	bl	8006fc2 <__i2b>
 800714c:	2300      	movs	r3, #0
 800714e:	4604      	mov	r4, r0
 8007150:	f8c8 0008 	str.w	r0, [r8, #8]
 8007154:	6003      	str	r3, [r0, #0]
 8007156:	f04f 0800 	mov.w	r8, #0
 800715a:	07eb      	lsls	r3, r5, #31
 800715c:	d50a      	bpl.n	8007174 <__pow5mult+0x74>
 800715e:	4639      	mov	r1, r7
 8007160:	4622      	mov	r2, r4
 8007162:	4630      	mov	r0, r6
 8007164:	f7ff ff36 	bl	8006fd4 <__multiply>
 8007168:	4681      	mov	r9, r0
 800716a:	4639      	mov	r1, r7
 800716c:	4630      	mov	r0, r6
 800716e:	f7ff fe88 	bl	8006e82 <_Bfree>
 8007172:	464f      	mov	r7, r9
 8007174:	106d      	asrs	r5, r5, #1
 8007176:	d00b      	beq.n	8007190 <__pow5mult+0x90>
 8007178:	6820      	ldr	r0, [r4, #0]
 800717a:	b938      	cbnz	r0, 800718c <__pow5mult+0x8c>
 800717c:	4622      	mov	r2, r4
 800717e:	4621      	mov	r1, r4
 8007180:	4630      	mov	r0, r6
 8007182:	f7ff ff27 	bl	8006fd4 <__multiply>
 8007186:	6020      	str	r0, [r4, #0]
 8007188:	f8c0 8000 	str.w	r8, [r0]
 800718c:	4604      	mov	r4, r0
 800718e:	e7e4      	b.n	800715a <__pow5mult+0x5a>
 8007190:	4638      	mov	r0, r7
 8007192:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007196:	bf00      	nop
 8007198:	08008738 	.word	0x08008738

0800719c <__lshift>:
 800719c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071a0:	460c      	mov	r4, r1
 80071a2:	4607      	mov	r7, r0
 80071a4:	4616      	mov	r6, r2
 80071a6:	6923      	ldr	r3, [r4, #16]
 80071a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80071ac:	eb0a 0903 	add.w	r9, sl, r3
 80071b0:	6849      	ldr	r1, [r1, #4]
 80071b2:	68a3      	ldr	r3, [r4, #8]
 80071b4:	f109 0501 	add.w	r5, r9, #1
 80071b8:	42ab      	cmp	r3, r5
 80071ba:	db32      	blt.n	8007222 <__lshift+0x86>
 80071bc:	4638      	mov	r0, r7
 80071be:	f7ff fe2c 	bl	8006e1a <_Balloc>
 80071c2:	2300      	movs	r3, #0
 80071c4:	4680      	mov	r8, r0
 80071c6:	461a      	mov	r2, r3
 80071c8:	f100 0114 	add.w	r1, r0, #20
 80071cc:	4553      	cmp	r3, sl
 80071ce:	db2b      	blt.n	8007228 <__lshift+0x8c>
 80071d0:	6920      	ldr	r0, [r4, #16]
 80071d2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80071d6:	f104 0314 	add.w	r3, r4, #20
 80071da:	f016 021f 	ands.w	r2, r6, #31
 80071de:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80071e2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80071e6:	d025      	beq.n	8007234 <__lshift+0x98>
 80071e8:	2000      	movs	r0, #0
 80071ea:	f1c2 0e20 	rsb	lr, r2, #32
 80071ee:	468a      	mov	sl, r1
 80071f0:	681e      	ldr	r6, [r3, #0]
 80071f2:	4096      	lsls	r6, r2
 80071f4:	4330      	orrs	r0, r6
 80071f6:	f84a 0b04 	str.w	r0, [sl], #4
 80071fa:	f853 0b04 	ldr.w	r0, [r3], #4
 80071fe:	459c      	cmp	ip, r3
 8007200:	fa20 f00e 	lsr.w	r0, r0, lr
 8007204:	d814      	bhi.n	8007230 <__lshift+0x94>
 8007206:	6048      	str	r0, [r1, #4]
 8007208:	b108      	cbz	r0, 800720e <__lshift+0x72>
 800720a:	f109 0502 	add.w	r5, r9, #2
 800720e:	3d01      	subs	r5, #1
 8007210:	4638      	mov	r0, r7
 8007212:	f8c8 5010 	str.w	r5, [r8, #16]
 8007216:	4621      	mov	r1, r4
 8007218:	f7ff fe33 	bl	8006e82 <_Bfree>
 800721c:	4640      	mov	r0, r8
 800721e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007222:	3101      	adds	r1, #1
 8007224:	005b      	lsls	r3, r3, #1
 8007226:	e7c7      	b.n	80071b8 <__lshift+0x1c>
 8007228:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800722c:	3301      	adds	r3, #1
 800722e:	e7cd      	b.n	80071cc <__lshift+0x30>
 8007230:	4651      	mov	r1, sl
 8007232:	e7dc      	b.n	80071ee <__lshift+0x52>
 8007234:	3904      	subs	r1, #4
 8007236:	f853 2b04 	ldr.w	r2, [r3], #4
 800723a:	459c      	cmp	ip, r3
 800723c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007240:	d8f9      	bhi.n	8007236 <__lshift+0x9a>
 8007242:	e7e4      	b.n	800720e <__lshift+0x72>

08007244 <__mcmp>:
 8007244:	6903      	ldr	r3, [r0, #16]
 8007246:	690a      	ldr	r2, [r1, #16]
 8007248:	b530      	push	{r4, r5, lr}
 800724a:	1a9b      	subs	r3, r3, r2
 800724c:	d10c      	bne.n	8007268 <__mcmp+0x24>
 800724e:	0092      	lsls	r2, r2, #2
 8007250:	3014      	adds	r0, #20
 8007252:	3114      	adds	r1, #20
 8007254:	1884      	adds	r4, r0, r2
 8007256:	4411      	add	r1, r2
 8007258:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800725c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007260:	4295      	cmp	r5, r2
 8007262:	d003      	beq.n	800726c <__mcmp+0x28>
 8007264:	d305      	bcc.n	8007272 <__mcmp+0x2e>
 8007266:	2301      	movs	r3, #1
 8007268:	4618      	mov	r0, r3
 800726a:	bd30      	pop	{r4, r5, pc}
 800726c:	42a0      	cmp	r0, r4
 800726e:	d3f3      	bcc.n	8007258 <__mcmp+0x14>
 8007270:	e7fa      	b.n	8007268 <__mcmp+0x24>
 8007272:	f04f 33ff 	mov.w	r3, #4294967295
 8007276:	e7f7      	b.n	8007268 <__mcmp+0x24>

08007278 <__mdiff>:
 8007278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800727c:	460d      	mov	r5, r1
 800727e:	4607      	mov	r7, r0
 8007280:	4611      	mov	r1, r2
 8007282:	4628      	mov	r0, r5
 8007284:	4614      	mov	r4, r2
 8007286:	f7ff ffdd 	bl	8007244 <__mcmp>
 800728a:	1e06      	subs	r6, r0, #0
 800728c:	d108      	bne.n	80072a0 <__mdiff+0x28>
 800728e:	4631      	mov	r1, r6
 8007290:	4638      	mov	r0, r7
 8007292:	f7ff fdc2 	bl	8006e1a <_Balloc>
 8007296:	2301      	movs	r3, #1
 8007298:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800729c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072a0:	bfa4      	itt	ge
 80072a2:	4623      	movge	r3, r4
 80072a4:	462c      	movge	r4, r5
 80072a6:	4638      	mov	r0, r7
 80072a8:	6861      	ldr	r1, [r4, #4]
 80072aa:	bfa6      	itte	ge
 80072ac:	461d      	movge	r5, r3
 80072ae:	2600      	movge	r6, #0
 80072b0:	2601      	movlt	r6, #1
 80072b2:	f7ff fdb2 	bl	8006e1a <_Balloc>
 80072b6:	f04f 0e00 	mov.w	lr, #0
 80072ba:	60c6      	str	r6, [r0, #12]
 80072bc:	692b      	ldr	r3, [r5, #16]
 80072be:	6926      	ldr	r6, [r4, #16]
 80072c0:	f104 0214 	add.w	r2, r4, #20
 80072c4:	f105 0914 	add.w	r9, r5, #20
 80072c8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80072cc:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80072d0:	f100 0114 	add.w	r1, r0, #20
 80072d4:	f852 ab04 	ldr.w	sl, [r2], #4
 80072d8:	f859 5b04 	ldr.w	r5, [r9], #4
 80072dc:	fa1f f38a 	uxth.w	r3, sl
 80072e0:	4473      	add	r3, lr
 80072e2:	b2ac      	uxth	r4, r5
 80072e4:	1b1b      	subs	r3, r3, r4
 80072e6:	0c2c      	lsrs	r4, r5, #16
 80072e8:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 80072ec:	eb04 4423 	add.w	r4, r4, r3, asr #16
 80072f0:	b29b      	uxth	r3, r3
 80072f2:	ea4f 4e24 	mov.w	lr, r4, asr #16
 80072f6:	45c8      	cmp	r8, r9
 80072f8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80072fc:	4694      	mov	ip, r2
 80072fe:	f841 4b04 	str.w	r4, [r1], #4
 8007302:	d8e7      	bhi.n	80072d4 <__mdiff+0x5c>
 8007304:	45bc      	cmp	ip, r7
 8007306:	d304      	bcc.n	8007312 <__mdiff+0x9a>
 8007308:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800730c:	b183      	cbz	r3, 8007330 <__mdiff+0xb8>
 800730e:	6106      	str	r6, [r0, #16]
 8007310:	e7c4      	b.n	800729c <__mdiff+0x24>
 8007312:	f85c 4b04 	ldr.w	r4, [ip], #4
 8007316:	b2a2      	uxth	r2, r4
 8007318:	4472      	add	r2, lr
 800731a:	1413      	asrs	r3, r2, #16
 800731c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007320:	b292      	uxth	r2, r2
 8007322:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007326:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800732a:	f841 2b04 	str.w	r2, [r1], #4
 800732e:	e7e9      	b.n	8007304 <__mdiff+0x8c>
 8007330:	3e01      	subs	r6, #1
 8007332:	e7e9      	b.n	8007308 <__mdiff+0x90>

08007334 <__d2b>:
 8007334:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007338:	461c      	mov	r4, r3
 800733a:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800733e:	2101      	movs	r1, #1
 8007340:	4690      	mov	r8, r2
 8007342:	f7ff fd6a 	bl	8006e1a <_Balloc>
 8007346:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800734a:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800734e:	4607      	mov	r7, r0
 8007350:	bb34      	cbnz	r4, 80073a0 <__d2b+0x6c>
 8007352:	9201      	str	r2, [sp, #4]
 8007354:	f1b8 0200 	subs.w	r2, r8, #0
 8007358:	d027      	beq.n	80073aa <__d2b+0x76>
 800735a:	a802      	add	r0, sp, #8
 800735c:	f840 2d08 	str.w	r2, [r0, #-8]!
 8007360:	f7ff fe00 	bl	8006f64 <__lo0bits>
 8007364:	9900      	ldr	r1, [sp, #0]
 8007366:	b1f0      	cbz	r0, 80073a6 <__d2b+0x72>
 8007368:	9a01      	ldr	r2, [sp, #4]
 800736a:	f1c0 0320 	rsb	r3, r0, #32
 800736e:	fa02 f303 	lsl.w	r3, r2, r3
 8007372:	430b      	orrs	r3, r1
 8007374:	40c2      	lsrs	r2, r0
 8007376:	617b      	str	r3, [r7, #20]
 8007378:	9201      	str	r2, [sp, #4]
 800737a:	9b01      	ldr	r3, [sp, #4]
 800737c:	2b00      	cmp	r3, #0
 800737e:	bf14      	ite	ne
 8007380:	2102      	movne	r1, #2
 8007382:	2101      	moveq	r1, #1
 8007384:	61bb      	str	r3, [r7, #24]
 8007386:	6139      	str	r1, [r7, #16]
 8007388:	b1c4      	cbz	r4, 80073bc <__d2b+0x88>
 800738a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800738e:	4404      	add	r4, r0
 8007390:	6034      	str	r4, [r6, #0]
 8007392:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007396:	6028      	str	r0, [r5, #0]
 8007398:	4638      	mov	r0, r7
 800739a:	b002      	add	sp, #8
 800739c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073a0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80073a4:	e7d5      	b.n	8007352 <__d2b+0x1e>
 80073a6:	6179      	str	r1, [r7, #20]
 80073a8:	e7e7      	b.n	800737a <__d2b+0x46>
 80073aa:	a801      	add	r0, sp, #4
 80073ac:	f7ff fdda 	bl	8006f64 <__lo0bits>
 80073b0:	2101      	movs	r1, #1
 80073b2:	9b01      	ldr	r3, [sp, #4]
 80073b4:	6139      	str	r1, [r7, #16]
 80073b6:	617b      	str	r3, [r7, #20]
 80073b8:	3020      	adds	r0, #32
 80073ba:	e7e5      	b.n	8007388 <__d2b+0x54>
 80073bc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80073c0:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80073c4:	6030      	str	r0, [r6, #0]
 80073c6:	6918      	ldr	r0, [r3, #16]
 80073c8:	f7ff fdad 	bl	8006f26 <__hi0bits>
 80073cc:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80073d0:	e7e1      	b.n	8007396 <__d2b+0x62>

080073d2 <_calloc_r>:
 80073d2:	b538      	push	{r3, r4, r5, lr}
 80073d4:	fb02 f401 	mul.w	r4, r2, r1
 80073d8:	4621      	mov	r1, r4
 80073da:	f000 f855 	bl	8007488 <_malloc_r>
 80073de:	4605      	mov	r5, r0
 80073e0:	b118      	cbz	r0, 80073ea <_calloc_r+0x18>
 80073e2:	4622      	mov	r2, r4
 80073e4:	2100      	movs	r1, #0
 80073e6:	f7fd ff13 	bl	8005210 <memset>
 80073ea:	4628      	mov	r0, r5
 80073ec:	bd38      	pop	{r3, r4, r5, pc}
	...

080073f0 <_free_r>:
 80073f0:	b538      	push	{r3, r4, r5, lr}
 80073f2:	4605      	mov	r5, r0
 80073f4:	2900      	cmp	r1, #0
 80073f6:	d043      	beq.n	8007480 <_free_r+0x90>
 80073f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073fc:	1f0c      	subs	r4, r1, #4
 80073fe:	2b00      	cmp	r3, #0
 8007400:	bfb8      	it	lt
 8007402:	18e4      	addlt	r4, r4, r3
 8007404:	f000 fbff 	bl	8007c06 <__malloc_lock>
 8007408:	4a1e      	ldr	r2, [pc, #120]	; (8007484 <_free_r+0x94>)
 800740a:	6813      	ldr	r3, [r2, #0]
 800740c:	4610      	mov	r0, r2
 800740e:	b933      	cbnz	r3, 800741e <_free_r+0x2e>
 8007410:	6063      	str	r3, [r4, #4]
 8007412:	6014      	str	r4, [r2, #0]
 8007414:	4628      	mov	r0, r5
 8007416:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800741a:	f000 bbf5 	b.w	8007c08 <__malloc_unlock>
 800741e:	42a3      	cmp	r3, r4
 8007420:	d90b      	bls.n	800743a <_free_r+0x4a>
 8007422:	6821      	ldr	r1, [r4, #0]
 8007424:	1862      	adds	r2, r4, r1
 8007426:	4293      	cmp	r3, r2
 8007428:	bf01      	itttt	eq
 800742a:	681a      	ldreq	r2, [r3, #0]
 800742c:	685b      	ldreq	r3, [r3, #4]
 800742e:	1852      	addeq	r2, r2, r1
 8007430:	6022      	streq	r2, [r4, #0]
 8007432:	6063      	str	r3, [r4, #4]
 8007434:	6004      	str	r4, [r0, #0]
 8007436:	e7ed      	b.n	8007414 <_free_r+0x24>
 8007438:	4613      	mov	r3, r2
 800743a:	685a      	ldr	r2, [r3, #4]
 800743c:	b10a      	cbz	r2, 8007442 <_free_r+0x52>
 800743e:	42a2      	cmp	r2, r4
 8007440:	d9fa      	bls.n	8007438 <_free_r+0x48>
 8007442:	6819      	ldr	r1, [r3, #0]
 8007444:	1858      	adds	r0, r3, r1
 8007446:	42a0      	cmp	r0, r4
 8007448:	d10b      	bne.n	8007462 <_free_r+0x72>
 800744a:	6820      	ldr	r0, [r4, #0]
 800744c:	4401      	add	r1, r0
 800744e:	1858      	adds	r0, r3, r1
 8007450:	4282      	cmp	r2, r0
 8007452:	6019      	str	r1, [r3, #0]
 8007454:	d1de      	bne.n	8007414 <_free_r+0x24>
 8007456:	6810      	ldr	r0, [r2, #0]
 8007458:	6852      	ldr	r2, [r2, #4]
 800745a:	4401      	add	r1, r0
 800745c:	6019      	str	r1, [r3, #0]
 800745e:	605a      	str	r2, [r3, #4]
 8007460:	e7d8      	b.n	8007414 <_free_r+0x24>
 8007462:	d902      	bls.n	800746a <_free_r+0x7a>
 8007464:	230c      	movs	r3, #12
 8007466:	602b      	str	r3, [r5, #0]
 8007468:	e7d4      	b.n	8007414 <_free_r+0x24>
 800746a:	6820      	ldr	r0, [r4, #0]
 800746c:	1821      	adds	r1, r4, r0
 800746e:	428a      	cmp	r2, r1
 8007470:	bf01      	itttt	eq
 8007472:	6811      	ldreq	r1, [r2, #0]
 8007474:	6852      	ldreq	r2, [r2, #4]
 8007476:	1809      	addeq	r1, r1, r0
 8007478:	6021      	streq	r1, [r4, #0]
 800747a:	6062      	str	r2, [r4, #4]
 800747c:	605c      	str	r4, [r3, #4]
 800747e:	e7c9      	b.n	8007414 <_free_r+0x24>
 8007480:	bd38      	pop	{r3, r4, r5, pc}
 8007482:	bf00      	nop
 8007484:	20000d14 	.word	0x20000d14

08007488 <_malloc_r>:
 8007488:	b570      	push	{r4, r5, r6, lr}
 800748a:	1ccd      	adds	r5, r1, #3
 800748c:	f025 0503 	bic.w	r5, r5, #3
 8007490:	3508      	adds	r5, #8
 8007492:	2d0c      	cmp	r5, #12
 8007494:	bf38      	it	cc
 8007496:	250c      	movcc	r5, #12
 8007498:	2d00      	cmp	r5, #0
 800749a:	4606      	mov	r6, r0
 800749c:	db01      	blt.n	80074a2 <_malloc_r+0x1a>
 800749e:	42a9      	cmp	r1, r5
 80074a0:	d903      	bls.n	80074aa <_malloc_r+0x22>
 80074a2:	230c      	movs	r3, #12
 80074a4:	6033      	str	r3, [r6, #0]
 80074a6:	2000      	movs	r0, #0
 80074a8:	bd70      	pop	{r4, r5, r6, pc}
 80074aa:	f000 fbac 	bl	8007c06 <__malloc_lock>
 80074ae:	4a21      	ldr	r2, [pc, #132]	; (8007534 <_malloc_r+0xac>)
 80074b0:	6814      	ldr	r4, [r2, #0]
 80074b2:	4621      	mov	r1, r4
 80074b4:	b991      	cbnz	r1, 80074dc <_malloc_r+0x54>
 80074b6:	4c20      	ldr	r4, [pc, #128]	; (8007538 <_malloc_r+0xb0>)
 80074b8:	6823      	ldr	r3, [r4, #0]
 80074ba:	b91b      	cbnz	r3, 80074c4 <_malloc_r+0x3c>
 80074bc:	4630      	mov	r0, r6
 80074be:	f000 facd 	bl	8007a5c <_sbrk_r>
 80074c2:	6020      	str	r0, [r4, #0]
 80074c4:	4629      	mov	r1, r5
 80074c6:	4630      	mov	r0, r6
 80074c8:	f000 fac8 	bl	8007a5c <_sbrk_r>
 80074cc:	1c43      	adds	r3, r0, #1
 80074ce:	d124      	bne.n	800751a <_malloc_r+0x92>
 80074d0:	230c      	movs	r3, #12
 80074d2:	4630      	mov	r0, r6
 80074d4:	6033      	str	r3, [r6, #0]
 80074d6:	f000 fb97 	bl	8007c08 <__malloc_unlock>
 80074da:	e7e4      	b.n	80074a6 <_malloc_r+0x1e>
 80074dc:	680b      	ldr	r3, [r1, #0]
 80074de:	1b5b      	subs	r3, r3, r5
 80074e0:	d418      	bmi.n	8007514 <_malloc_r+0x8c>
 80074e2:	2b0b      	cmp	r3, #11
 80074e4:	d90f      	bls.n	8007506 <_malloc_r+0x7e>
 80074e6:	600b      	str	r3, [r1, #0]
 80074e8:	18cc      	adds	r4, r1, r3
 80074ea:	50cd      	str	r5, [r1, r3]
 80074ec:	4630      	mov	r0, r6
 80074ee:	f000 fb8b 	bl	8007c08 <__malloc_unlock>
 80074f2:	f104 000b 	add.w	r0, r4, #11
 80074f6:	1d23      	adds	r3, r4, #4
 80074f8:	f020 0007 	bic.w	r0, r0, #7
 80074fc:	1ac3      	subs	r3, r0, r3
 80074fe:	d0d3      	beq.n	80074a8 <_malloc_r+0x20>
 8007500:	425a      	negs	r2, r3
 8007502:	50e2      	str	r2, [r4, r3]
 8007504:	e7d0      	b.n	80074a8 <_malloc_r+0x20>
 8007506:	684b      	ldr	r3, [r1, #4]
 8007508:	428c      	cmp	r4, r1
 800750a:	bf16      	itet	ne
 800750c:	6063      	strne	r3, [r4, #4]
 800750e:	6013      	streq	r3, [r2, #0]
 8007510:	460c      	movne	r4, r1
 8007512:	e7eb      	b.n	80074ec <_malloc_r+0x64>
 8007514:	460c      	mov	r4, r1
 8007516:	6849      	ldr	r1, [r1, #4]
 8007518:	e7cc      	b.n	80074b4 <_malloc_r+0x2c>
 800751a:	1cc4      	adds	r4, r0, #3
 800751c:	f024 0403 	bic.w	r4, r4, #3
 8007520:	42a0      	cmp	r0, r4
 8007522:	d005      	beq.n	8007530 <_malloc_r+0xa8>
 8007524:	1a21      	subs	r1, r4, r0
 8007526:	4630      	mov	r0, r6
 8007528:	f000 fa98 	bl	8007a5c <_sbrk_r>
 800752c:	3001      	adds	r0, #1
 800752e:	d0cf      	beq.n	80074d0 <_malloc_r+0x48>
 8007530:	6025      	str	r5, [r4, #0]
 8007532:	e7db      	b.n	80074ec <_malloc_r+0x64>
 8007534:	20000d14 	.word	0x20000d14
 8007538:	20000d18 	.word	0x20000d18

0800753c <__ssputs_r>:
 800753c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007540:	688e      	ldr	r6, [r1, #8]
 8007542:	4682      	mov	sl, r0
 8007544:	429e      	cmp	r6, r3
 8007546:	460c      	mov	r4, r1
 8007548:	4690      	mov	r8, r2
 800754a:	4699      	mov	r9, r3
 800754c:	d837      	bhi.n	80075be <__ssputs_r+0x82>
 800754e:	898a      	ldrh	r2, [r1, #12]
 8007550:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007554:	d031      	beq.n	80075ba <__ssputs_r+0x7e>
 8007556:	2302      	movs	r3, #2
 8007558:	6825      	ldr	r5, [r4, #0]
 800755a:	6909      	ldr	r1, [r1, #16]
 800755c:	1a6f      	subs	r7, r5, r1
 800755e:	6965      	ldr	r5, [r4, #20]
 8007560:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007564:	fb95 f5f3 	sdiv	r5, r5, r3
 8007568:	f109 0301 	add.w	r3, r9, #1
 800756c:	443b      	add	r3, r7
 800756e:	429d      	cmp	r5, r3
 8007570:	bf38      	it	cc
 8007572:	461d      	movcc	r5, r3
 8007574:	0553      	lsls	r3, r2, #21
 8007576:	d530      	bpl.n	80075da <__ssputs_r+0x9e>
 8007578:	4629      	mov	r1, r5
 800757a:	f7ff ff85 	bl	8007488 <_malloc_r>
 800757e:	4606      	mov	r6, r0
 8007580:	b950      	cbnz	r0, 8007598 <__ssputs_r+0x5c>
 8007582:	230c      	movs	r3, #12
 8007584:	f04f 30ff 	mov.w	r0, #4294967295
 8007588:	f8ca 3000 	str.w	r3, [sl]
 800758c:	89a3      	ldrh	r3, [r4, #12]
 800758e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007592:	81a3      	strh	r3, [r4, #12]
 8007594:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007598:	463a      	mov	r2, r7
 800759a:	6921      	ldr	r1, [r4, #16]
 800759c:	f7ff fc32 	bl	8006e04 <memcpy>
 80075a0:	89a3      	ldrh	r3, [r4, #12]
 80075a2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80075a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075aa:	81a3      	strh	r3, [r4, #12]
 80075ac:	6126      	str	r6, [r4, #16]
 80075ae:	443e      	add	r6, r7
 80075b0:	6026      	str	r6, [r4, #0]
 80075b2:	464e      	mov	r6, r9
 80075b4:	6165      	str	r5, [r4, #20]
 80075b6:	1bed      	subs	r5, r5, r7
 80075b8:	60a5      	str	r5, [r4, #8]
 80075ba:	454e      	cmp	r6, r9
 80075bc:	d900      	bls.n	80075c0 <__ssputs_r+0x84>
 80075be:	464e      	mov	r6, r9
 80075c0:	4632      	mov	r2, r6
 80075c2:	4641      	mov	r1, r8
 80075c4:	6820      	ldr	r0, [r4, #0]
 80075c6:	f000 fb05 	bl	8007bd4 <memmove>
 80075ca:	68a3      	ldr	r3, [r4, #8]
 80075cc:	2000      	movs	r0, #0
 80075ce:	1b9b      	subs	r3, r3, r6
 80075d0:	60a3      	str	r3, [r4, #8]
 80075d2:	6823      	ldr	r3, [r4, #0]
 80075d4:	441e      	add	r6, r3
 80075d6:	6026      	str	r6, [r4, #0]
 80075d8:	e7dc      	b.n	8007594 <__ssputs_r+0x58>
 80075da:	462a      	mov	r2, r5
 80075dc:	f000 fb15 	bl	8007c0a <_realloc_r>
 80075e0:	4606      	mov	r6, r0
 80075e2:	2800      	cmp	r0, #0
 80075e4:	d1e2      	bne.n	80075ac <__ssputs_r+0x70>
 80075e6:	6921      	ldr	r1, [r4, #16]
 80075e8:	4650      	mov	r0, sl
 80075ea:	f7ff ff01 	bl	80073f0 <_free_r>
 80075ee:	e7c8      	b.n	8007582 <__ssputs_r+0x46>

080075f0 <_svfiprintf_r>:
 80075f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075f4:	461d      	mov	r5, r3
 80075f6:	898b      	ldrh	r3, [r1, #12]
 80075f8:	b09d      	sub	sp, #116	; 0x74
 80075fa:	061f      	lsls	r7, r3, #24
 80075fc:	4680      	mov	r8, r0
 80075fe:	460c      	mov	r4, r1
 8007600:	4616      	mov	r6, r2
 8007602:	d50f      	bpl.n	8007624 <_svfiprintf_r+0x34>
 8007604:	690b      	ldr	r3, [r1, #16]
 8007606:	b96b      	cbnz	r3, 8007624 <_svfiprintf_r+0x34>
 8007608:	2140      	movs	r1, #64	; 0x40
 800760a:	f7ff ff3d 	bl	8007488 <_malloc_r>
 800760e:	6020      	str	r0, [r4, #0]
 8007610:	6120      	str	r0, [r4, #16]
 8007612:	b928      	cbnz	r0, 8007620 <_svfiprintf_r+0x30>
 8007614:	230c      	movs	r3, #12
 8007616:	f8c8 3000 	str.w	r3, [r8]
 800761a:	f04f 30ff 	mov.w	r0, #4294967295
 800761e:	e0c8      	b.n	80077b2 <_svfiprintf_r+0x1c2>
 8007620:	2340      	movs	r3, #64	; 0x40
 8007622:	6163      	str	r3, [r4, #20]
 8007624:	2300      	movs	r3, #0
 8007626:	9309      	str	r3, [sp, #36]	; 0x24
 8007628:	2320      	movs	r3, #32
 800762a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800762e:	2330      	movs	r3, #48	; 0x30
 8007630:	f04f 0b01 	mov.w	fp, #1
 8007634:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007638:	9503      	str	r5, [sp, #12]
 800763a:	4637      	mov	r7, r6
 800763c:	463d      	mov	r5, r7
 800763e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007642:	b10b      	cbz	r3, 8007648 <_svfiprintf_r+0x58>
 8007644:	2b25      	cmp	r3, #37	; 0x25
 8007646:	d13e      	bne.n	80076c6 <_svfiprintf_r+0xd6>
 8007648:	ebb7 0a06 	subs.w	sl, r7, r6
 800764c:	d00b      	beq.n	8007666 <_svfiprintf_r+0x76>
 800764e:	4653      	mov	r3, sl
 8007650:	4632      	mov	r2, r6
 8007652:	4621      	mov	r1, r4
 8007654:	4640      	mov	r0, r8
 8007656:	f7ff ff71 	bl	800753c <__ssputs_r>
 800765a:	3001      	adds	r0, #1
 800765c:	f000 80a4 	beq.w	80077a8 <_svfiprintf_r+0x1b8>
 8007660:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007662:	4453      	add	r3, sl
 8007664:	9309      	str	r3, [sp, #36]	; 0x24
 8007666:	783b      	ldrb	r3, [r7, #0]
 8007668:	2b00      	cmp	r3, #0
 800766a:	f000 809d 	beq.w	80077a8 <_svfiprintf_r+0x1b8>
 800766e:	2300      	movs	r3, #0
 8007670:	f04f 32ff 	mov.w	r2, #4294967295
 8007674:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007678:	9304      	str	r3, [sp, #16]
 800767a:	9307      	str	r3, [sp, #28]
 800767c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007680:	931a      	str	r3, [sp, #104]	; 0x68
 8007682:	462f      	mov	r7, r5
 8007684:	2205      	movs	r2, #5
 8007686:	f817 1b01 	ldrb.w	r1, [r7], #1
 800768a:	4850      	ldr	r0, [pc, #320]	; (80077cc <_svfiprintf_r+0x1dc>)
 800768c:	f7ff fbac 	bl	8006de8 <memchr>
 8007690:	9b04      	ldr	r3, [sp, #16]
 8007692:	b9d0      	cbnz	r0, 80076ca <_svfiprintf_r+0xda>
 8007694:	06d9      	lsls	r1, r3, #27
 8007696:	bf44      	itt	mi
 8007698:	2220      	movmi	r2, #32
 800769a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800769e:	071a      	lsls	r2, r3, #28
 80076a0:	bf44      	itt	mi
 80076a2:	222b      	movmi	r2, #43	; 0x2b
 80076a4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80076a8:	782a      	ldrb	r2, [r5, #0]
 80076aa:	2a2a      	cmp	r2, #42	; 0x2a
 80076ac:	d015      	beq.n	80076da <_svfiprintf_r+0xea>
 80076ae:	462f      	mov	r7, r5
 80076b0:	2000      	movs	r0, #0
 80076b2:	250a      	movs	r5, #10
 80076b4:	9a07      	ldr	r2, [sp, #28]
 80076b6:	4639      	mov	r1, r7
 80076b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80076bc:	3b30      	subs	r3, #48	; 0x30
 80076be:	2b09      	cmp	r3, #9
 80076c0:	d94d      	bls.n	800775e <_svfiprintf_r+0x16e>
 80076c2:	b1b8      	cbz	r0, 80076f4 <_svfiprintf_r+0x104>
 80076c4:	e00f      	b.n	80076e6 <_svfiprintf_r+0xf6>
 80076c6:	462f      	mov	r7, r5
 80076c8:	e7b8      	b.n	800763c <_svfiprintf_r+0x4c>
 80076ca:	4a40      	ldr	r2, [pc, #256]	; (80077cc <_svfiprintf_r+0x1dc>)
 80076cc:	463d      	mov	r5, r7
 80076ce:	1a80      	subs	r0, r0, r2
 80076d0:	fa0b f000 	lsl.w	r0, fp, r0
 80076d4:	4318      	orrs	r0, r3
 80076d6:	9004      	str	r0, [sp, #16]
 80076d8:	e7d3      	b.n	8007682 <_svfiprintf_r+0x92>
 80076da:	9a03      	ldr	r2, [sp, #12]
 80076dc:	1d11      	adds	r1, r2, #4
 80076de:	6812      	ldr	r2, [r2, #0]
 80076e0:	9103      	str	r1, [sp, #12]
 80076e2:	2a00      	cmp	r2, #0
 80076e4:	db01      	blt.n	80076ea <_svfiprintf_r+0xfa>
 80076e6:	9207      	str	r2, [sp, #28]
 80076e8:	e004      	b.n	80076f4 <_svfiprintf_r+0x104>
 80076ea:	4252      	negs	r2, r2
 80076ec:	f043 0302 	orr.w	r3, r3, #2
 80076f0:	9207      	str	r2, [sp, #28]
 80076f2:	9304      	str	r3, [sp, #16]
 80076f4:	783b      	ldrb	r3, [r7, #0]
 80076f6:	2b2e      	cmp	r3, #46	; 0x2e
 80076f8:	d10c      	bne.n	8007714 <_svfiprintf_r+0x124>
 80076fa:	787b      	ldrb	r3, [r7, #1]
 80076fc:	2b2a      	cmp	r3, #42	; 0x2a
 80076fe:	d133      	bne.n	8007768 <_svfiprintf_r+0x178>
 8007700:	9b03      	ldr	r3, [sp, #12]
 8007702:	3702      	adds	r7, #2
 8007704:	1d1a      	adds	r2, r3, #4
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	9203      	str	r2, [sp, #12]
 800770a:	2b00      	cmp	r3, #0
 800770c:	bfb8      	it	lt
 800770e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007712:	9305      	str	r3, [sp, #20]
 8007714:	4d2e      	ldr	r5, [pc, #184]	; (80077d0 <_svfiprintf_r+0x1e0>)
 8007716:	2203      	movs	r2, #3
 8007718:	7839      	ldrb	r1, [r7, #0]
 800771a:	4628      	mov	r0, r5
 800771c:	f7ff fb64 	bl	8006de8 <memchr>
 8007720:	b138      	cbz	r0, 8007732 <_svfiprintf_r+0x142>
 8007722:	2340      	movs	r3, #64	; 0x40
 8007724:	1b40      	subs	r0, r0, r5
 8007726:	fa03 f000 	lsl.w	r0, r3, r0
 800772a:	9b04      	ldr	r3, [sp, #16]
 800772c:	3701      	adds	r7, #1
 800772e:	4303      	orrs	r3, r0
 8007730:	9304      	str	r3, [sp, #16]
 8007732:	7839      	ldrb	r1, [r7, #0]
 8007734:	2206      	movs	r2, #6
 8007736:	4827      	ldr	r0, [pc, #156]	; (80077d4 <_svfiprintf_r+0x1e4>)
 8007738:	1c7e      	adds	r6, r7, #1
 800773a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800773e:	f7ff fb53 	bl	8006de8 <memchr>
 8007742:	2800      	cmp	r0, #0
 8007744:	d038      	beq.n	80077b8 <_svfiprintf_r+0x1c8>
 8007746:	4b24      	ldr	r3, [pc, #144]	; (80077d8 <_svfiprintf_r+0x1e8>)
 8007748:	bb13      	cbnz	r3, 8007790 <_svfiprintf_r+0x1a0>
 800774a:	9b03      	ldr	r3, [sp, #12]
 800774c:	3307      	adds	r3, #7
 800774e:	f023 0307 	bic.w	r3, r3, #7
 8007752:	3308      	adds	r3, #8
 8007754:	9303      	str	r3, [sp, #12]
 8007756:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007758:	444b      	add	r3, r9
 800775a:	9309      	str	r3, [sp, #36]	; 0x24
 800775c:	e76d      	b.n	800763a <_svfiprintf_r+0x4a>
 800775e:	fb05 3202 	mla	r2, r5, r2, r3
 8007762:	2001      	movs	r0, #1
 8007764:	460f      	mov	r7, r1
 8007766:	e7a6      	b.n	80076b6 <_svfiprintf_r+0xc6>
 8007768:	2300      	movs	r3, #0
 800776a:	250a      	movs	r5, #10
 800776c:	4619      	mov	r1, r3
 800776e:	3701      	adds	r7, #1
 8007770:	9305      	str	r3, [sp, #20]
 8007772:	4638      	mov	r0, r7
 8007774:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007778:	3a30      	subs	r2, #48	; 0x30
 800777a:	2a09      	cmp	r2, #9
 800777c:	d903      	bls.n	8007786 <_svfiprintf_r+0x196>
 800777e:	2b00      	cmp	r3, #0
 8007780:	d0c8      	beq.n	8007714 <_svfiprintf_r+0x124>
 8007782:	9105      	str	r1, [sp, #20]
 8007784:	e7c6      	b.n	8007714 <_svfiprintf_r+0x124>
 8007786:	fb05 2101 	mla	r1, r5, r1, r2
 800778a:	2301      	movs	r3, #1
 800778c:	4607      	mov	r7, r0
 800778e:	e7f0      	b.n	8007772 <_svfiprintf_r+0x182>
 8007790:	ab03      	add	r3, sp, #12
 8007792:	9300      	str	r3, [sp, #0]
 8007794:	4622      	mov	r2, r4
 8007796:	4b11      	ldr	r3, [pc, #68]	; (80077dc <_svfiprintf_r+0x1ec>)
 8007798:	a904      	add	r1, sp, #16
 800779a:	4640      	mov	r0, r8
 800779c:	f7fd fdd2 	bl	8005344 <_printf_float>
 80077a0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80077a4:	4681      	mov	r9, r0
 80077a6:	d1d6      	bne.n	8007756 <_svfiprintf_r+0x166>
 80077a8:	89a3      	ldrh	r3, [r4, #12]
 80077aa:	065b      	lsls	r3, r3, #25
 80077ac:	f53f af35 	bmi.w	800761a <_svfiprintf_r+0x2a>
 80077b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80077b2:	b01d      	add	sp, #116	; 0x74
 80077b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077b8:	ab03      	add	r3, sp, #12
 80077ba:	9300      	str	r3, [sp, #0]
 80077bc:	4622      	mov	r2, r4
 80077be:	4b07      	ldr	r3, [pc, #28]	; (80077dc <_svfiprintf_r+0x1ec>)
 80077c0:	a904      	add	r1, sp, #16
 80077c2:	4640      	mov	r0, r8
 80077c4:	f7fe f86a 	bl	800589c <_printf_i>
 80077c8:	e7ea      	b.n	80077a0 <_svfiprintf_r+0x1b0>
 80077ca:	bf00      	nop
 80077cc:	08008744 	.word	0x08008744
 80077d0:	0800874a 	.word	0x0800874a
 80077d4:	0800874e 	.word	0x0800874e
 80077d8:	08005345 	.word	0x08005345
 80077dc:	0800753d 	.word	0x0800753d

080077e0 <__sfputc_r>:
 80077e0:	6893      	ldr	r3, [r2, #8]
 80077e2:	b410      	push	{r4}
 80077e4:	3b01      	subs	r3, #1
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	6093      	str	r3, [r2, #8]
 80077ea:	da07      	bge.n	80077fc <__sfputc_r+0x1c>
 80077ec:	6994      	ldr	r4, [r2, #24]
 80077ee:	42a3      	cmp	r3, r4
 80077f0:	db01      	blt.n	80077f6 <__sfputc_r+0x16>
 80077f2:	290a      	cmp	r1, #10
 80077f4:	d102      	bne.n	80077fc <__sfputc_r+0x1c>
 80077f6:	bc10      	pop	{r4}
 80077f8:	f7fe b9fe 	b.w	8005bf8 <__swbuf_r>
 80077fc:	6813      	ldr	r3, [r2, #0]
 80077fe:	1c58      	adds	r0, r3, #1
 8007800:	6010      	str	r0, [r2, #0]
 8007802:	7019      	strb	r1, [r3, #0]
 8007804:	4608      	mov	r0, r1
 8007806:	bc10      	pop	{r4}
 8007808:	4770      	bx	lr

0800780a <__sfputs_r>:
 800780a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800780c:	4606      	mov	r6, r0
 800780e:	460f      	mov	r7, r1
 8007810:	4614      	mov	r4, r2
 8007812:	18d5      	adds	r5, r2, r3
 8007814:	42ac      	cmp	r4, r5
 8007816:	d101      	bne.n	800781c <__sfputs_r+0x12>
 8007818:	2000      	movs	r0, #0
 800781a:	e007      	b.n	800782c <__sfputs_r+0x22>
 800781c:	463a      	mov	r2, r7
 800781e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007822:	4630      	mov	r0, r6
 8007824:	f7ff ffdc 	bl	80077e0 <__sfputc_r>
 8007828:	1c43      	adds	r3, r0, #1
 800782a:	d1f3      	bne.n	8007814 <__sfputs_r+0xa>
 800782c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007830 <_vfiprintf_r>:
 8007830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007834:	460c      	mov	r4, r1
 8007836:	b09d      	sub	sp, #116	; 0x74
 8007838:	4617      	mov	r7, r2
 800783a:	461d      	mov	r5, r3
 800783c:	4606      	mov	r6, r0
 800783e:	b118      	cbz	r0, 8007848 <_vfiprintf_r+0x18>
 8007840:	6983      	ldr	r3, [r0, #24]
 8007842:	b90b      	cbnz	r3, 8007848 <_vfiprintf_r+0x18>
 8007844:	f7ff f9cc 	bl	8006be0 <__sinit>
 8007848:	4b7c      	ldr	r3, [pc, #496]	; (8007a3c <_vfiprintf_r+0x20c>)
 800784a:	429c      	cmp	r4, r3
 800784c:	d158      	bne.n	8007900 <_vfiprintf_r+0xd0>
 800784e:	6874      	ldr	r4, [r6, #4]
 8007850:	89a3      	ldrh	r3, [r4, #12]
 8007852:	0718      	lsls	r0, r3, #28
 8007854:	d55e      	bpl.n	8007914 <_vfiprintf_r+0xe4>
 8007856:	6923      	ldr	r3, [r4, #16]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d05b      	beq.n	8007914 <_vfiprintf_r+0xe4>
 800785c:	2300      	movs	r3, #0
 800785e:	9309      	str	r3, [sp, #36]	; 0x24
 8007860:	2320      	movs	r3, #32
 8007862:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007866:	2330      	movs	r3, #48	; 0x30
 8007868:	f04f 0b01 	mov.w	fp, #1
 800786c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007870:	9503      	str	r5, [sp, #12]
 8007872:	46b8      	mov	r8, r7
 8007874:	4645      	mov	r5, r8
 8007876:	f815 3b01 	ldrb.w	r3, [r5], #1
 800787a:	b10b      	cbz	r3, 8007880 <_vfiprintf_r+0x50>
 800787c:	2b25      	cmp	r3, #37	; 0x25
 800787e:	d154      	bne.n	800792a <_vfiprintf_r+0xfa>
 8007880:	ebb8 0a07 	subs.w	sl, r8, r7
 8007884:	d00b      	beq.n	800789e <_vfiprintf_r+0x6e>
 8007886:	4653      	mov	r3, sl
 8007888:	463a      	mov	r2, r7
 800788a:	4621      	mov	r1, r4
 800788c:	4630      	mov	r0, r6
 800788e:	f7ff ffbc 	bl	800780a <__sfputs_r>
 8007892:	3001      	adds	r0, #1
 8007894:	f000 80c2 	beq.w	8007a1c <_vfiprintf_r+0x1ec>
 8007898:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800789a:	4453      	add	r3, sl
 800789c:	9309      	str	r3, [sp, #36]	; 0x24
 800789e:	f898 3000 	ldrb.w	r3, [r8]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	f000 80ba 	beq.w	8007a1c <_vfiprintf_r+0x1ec>
 80078a8:	2300      	movs	r3, #0
 80078aa:	f04f 32ff 	mov.w	r2, #4294967295
 80078ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078b2:	9304      	str	r3, [sp, #16]
 80078b4:	9307      	str	r3, [sp, #28]
 80078b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80078ba:	931a      	str	r3, [sp, #104]	; 0x68
 80078bc:	46a8      	mov	r8, r5
 80078be:	2205      	movs	r2, #5
 80078c0:	f818 1b01 	ldrb.w	r1, [r8], #1
 80078c4:	485e      	ldr	r0, [pc, #376]	; (8007a40 <_vfiprintf_r+0x210>)
 80078c6:	f7ff fa8f 	bl	8006de8 <memchr>
 80078ca:	9b04      	ldr	r3, [sp, #16]
 80078cc:	bb78      	cbnz	r0, 800792e <_vfiprintf_r+0xfe>
 80078ce:	06d9      	lsls	r1, r3, #27
 80078d0:	bf44      	itt	mi
 80078d2:	2220      	movmi	r2, #32
 80078d4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80078d8:	071a      	lsls	r2, r3, #28
 80078da:	bf44      	itt	mi
 80078dc:	222b      	movmi	r2, #43	; 0x2b
 80078de:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80078e2:	782a      	ldrb	r2, [r5, #0]
 80078e4:	2a2a      	cmp	r2, #42	; 0x2a
 80078e6:	d02a      	beq.n	800793e <_vfiprintf_r+0x10e>
 80078e8:	46a8      	mov	r8, r5
 80078ea:	2000      	movs	r0, #0
 80078ec:	250a      	movs	r5, #10
 80078ee:	9a07      	ldr	r2, [sp, #28]
 80078f0:	4641      	mov	r1, r8
 80078f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078f6:	3b30      	subs	r3, #48	; 0x30
 80078f8:	2b09      	cmp	r3, #9
 80078fa:	d969      	bls.n	80079d0 <_vfiprintf_r+0x1a0>
 80078fc:	b360      	cbz	r0, 8007958 <_vfiprintf_r+0x128>
 80078fe:	e024      	b.n	800794a <_vfiprintf_r+0x11a>
 8007900:	4b50      	ldr	r3, [pc, #320]	; (8007a44 <_vfiprintf_r+0x214>)
 8007902:	429c      	cmp	r4, r3
 8007904:	d101      	bne.n	800790a <_vfiprintf_r+0xda>
 8007906:	68b4      	ldr	r4, [r6, #8]
 8007908:	e7a2      	b.n	8007850 <_vfiprintf_r+0x20>
 800790a:	4b4f      	ldr	r3, [pc, #316]	; (8007a48 <_vfiprintf_r+0x218>)
 800790c:	429c      	cmp	r4, r3
 800790e:	bf08      	it	eq
 8007910:	68f4      	ldreq	r4, [r6, #12]
 8007912:	e79d      	b.n	8007850 <_vfiprintf_r+0x20>
 8007914:	4621      	mov	r1, r4
 8007916:	4630      	mov	r0, r6
 8007918:	f7fe f9c0 	bl	8005c9c <__swsetup_r>
 800791c:	2800      	cmp	r0, #0
 800791e:	d09d      	beq.n	800785c <_vfiprintf_r+0x2c>
 8007920:	f04f 30ff 	mov.w	r0, #4294967295
 8007924:	b01d      	add	sp, #116	; 0x74
 8007926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800792a:	46a8      	mov	r8, r5
 800792c:	e7a2      	b.n	8007874 <_vfiprintf_r+0x44>
 800792e:	4a44      	ldr	r2, [pc, #272]	; (8007a40 <_vfiprintf_r+0x210>)
 8007930:	4645      	mov	r5, r8
 8007932:	1a80      	subs	r0, r0, r2
 8007934:	fa0b f000 	lsl.w	r0, fp, r0
 8007938:	4318      	orrs	r0, r3
 800793a:	9004      	str	r0, [sp, #16]
 800793c:	e7be      	b.n	80078bc <_vfiprintf_r+0x8c>
 800793e:	9a03      	ldr	r2, [sp, #12]
 8007940:	1d11      	adds	r1, r2, #4
 8007942:	6812      	ldr	r2, [r2, #0]
 8007944:	9103      	str	r1, [sp, #12]
 8007946:	2a00      	cmp	r2, #0
 8007948:	db01      	blt.n	800794e <_vfiprintf_r+0x11e>
 800794a:	9207      	str	r2, [sp, #28]
 800794c:	e004      	b.n	8007958 <_vfiprintf_r+0x128>
 800794e:	4252      	negs	r2, r2
 8007950:	f043 0302 	orr.w	r3, r3, #2
 8007954:	9207      	str	r2, [sp, #28]
 8007956:	9304      	str	r3, [sp, #16]
 8007958:	f898 3000 	ldrb.w	r3, [r8]
 800795c:	2b2e      	cmp	r3, #46	; 0x2e
 800795e:	d10e      	bne.n	800797e <_vfiprintf_r+0x14e>
 8007960:	f898 3001 	ldrb.w	r3, [r8, #1]
 8007964:	2b2a      	cmp	r3, #42	; 0x2a
 8007966:	d138      	bne.n	80079da <_vfiprintf_r+0x1aa>
 8007968:	9b03      	ldr	r3, [sp, #12]
 800796a:	f108 0802 	add.w	r8, r8, #2
 800796e:	1d1a      	adds	r2, r3, #4
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	9203      	str	r2, [sp, #12]
 8007974:	2b00      	cmp	r3, #0
 8007976:	bfb8      	it	lt
 8007978:	f04f 33ff 	movlt.w	r3, #4294967295
 800797c:	9305      	str	r3, [sp, #20]
 800797e:	4d33      	ldr	r5, [pc, #204]	; (8007a4c <_vfiprintf_r+0x21c>)
 8007980:	2203      	movs	r2, #3
 8007982:	f898 1000 	ldrb.w	r1, [r8]
 8007986:	4628      	mov	r0, r5
 8007988:	f7ff fa2e 	bl	8006de8 <memchr>
 800798c:	b140      	cbz	r0, 80079a0 <_vfiprintf_r+0x170>
 800798e:	2340      	movs	r3, #64	; 0x40
 8007990:	1b40      	subs	r0, r0, r5
 8007992:	fa03 f000 	lsl.w	r0, r3, r0
 8007996:	9b04      	ldr	r3, [sp, #16]
 8007998:	f108 0801 	add.w	r8, r8, #1
 800799c:	4303      	orrs	r3, r0
 800799e:	9304      	str	r3, [sp, #16]
 80079a0:	f898 1000 	ldrb.w	r1, [r8]
 80079a4:	2206      	movs	r2, #6
 80079a6:	482a      	ldr	r0, [pc, #168]	; (8007a50 <_vfiprintf_r+0x220>)
 80079a8:	f108 0701 	add.w	r7, r8, #1
 80079ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80079b0:	f7ff fa1a 	bl	8006de8 <memchr>
 80079b4:	2800      	cmp	r0, #0
 80079b6:	d037      	beq.n	8007a28 <_vfiprintf_r+0x1f8>
 80079b8:	4b26      	ldr	r3, [pc, #152]	; (8007a54 <_vfiprintf_r+0x224>)
 80079ba:	bb1b      	cbnz	r3, 8007a04 <_vfiprintf_r+0x1d4>
 80079bc:	9b03      	ldr	r3, [sp, #12]
 80079be:	3307      	adds	r3, #7
 80079c0:	f023 0307 	bic.w	r3, r3, #7
 80079c4:	3308      	adds	r3, #8
 80079c6:	9303      	str	r3, [sp, #12]
 80079c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079ca:	444b      	add	r3, r9
 80079cc:	9309      	str	r3, [sp, #36]	; 0x24
 80079ce:	e750      	b.n	8007872 <_vfiprintf_r+0x42>
 80079d0:	fb05 3202 	mla	r2, r5, r2, r3
 80079d4:	2001      	movs	r0, #1
 80079d6:	4688      	mov	r8, r1
 80079d8:	e78a      	b.n	80078f0 <_vfiprintf_r+0xc0>
 80079da:	2300      	movs	r3, #0
 80079dc:	250a      	movs	r5, #10
 80079de:	4619      	mov	r1, r3
 80079e0:	f108 0801 	add.w	r8, r8, #1
 80079e4:	9305      	str	r3, [sp, #20]
 80079e6:	4640      	mov	r0, r8
 80079e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079ec:	3a30      	subs	r2, #48	; 0x30
 80079ee:	2a09      	cmp	r2, #9
 80079f0:	d903      	bls.n	80079fa <_vfiprintf_r+0x1ca>
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d0c3      	beq.n	800797e <_vfiprintf_r+0x14e>
 80079f6:	9105      	str	r1, [sp, #20]
 80079f8:	e7c1      	b.n	800797e <_vfiprintf_r+0x14e>
 80079fa:	fb05 2101 	mla	r1, r5, r1, r2
 80079fe:	2301      	movs	r3, #1
 8007a00:	4680      	mov	r8, r0
 8007a02:	e7f0      	b.n	80079e6 <_vfiprintf_r+0x1b6>
 8007a04:	ab03      	add	r3, sp, #12
 8007a06:	9300      	str	r3, [sp, #0]
 8007a08:	4622      	mov	r2, r4
 8007a0a:	4b13      	ldr	r3, [pc, #76]	; (8007a58 <_vfiprintf_r+0x228>)
 8007a0c:	a904      	add	r1, sp, #16
 8007a0e:	4630      	mov	r0, r6
 8007a10:	f7fd fc98 	bl	8005344 <_printf_float>
 8007a14:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007a18:	4681      	mov	r9, r0
 8007a1a:	d1d5      	bne.n	80079c8 <_vfiprintf_r+0x198>
 8007a1c:	89a3      	ldrh	r3, [r4, #12]
 8007a1e:	065b      	lsls	r3, r3, #25
 8007a20:	f53f af7e 	bmi.w	8007920 <_vfiprintf_r+0xf0>
 8007a24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a26:	e77d      	b.n	8007924 <_vfiprintf_r+0xf4>
 8007a28:	ab03      	add	r3, sp, #12
 8007a2a:	9300      	str	r3, [sp, #0]
 8007a2c:	4622      	mov	r2, r4
 8007a2e:	4b0a      	ldr	r3, [pc, #40]	; (8007a58 <_vfiprintf_r+0x228>)
 8007a30:	a904      	add	r1, sp, #16
 8007a32:	4630      	mov	r0, r6
 8007a34:	f7fd ff32 	bl	800589c <_printf_i>
 8007a38:	e7ec      	b.n	8007a14 <_vfiprintf_r+0x1e4>
 8007a3a:	bf00      	nop
 8007a3c:	08008608 	.word	0x08008608
 8007a40:	08008744 	.word	0x08008744
 8007a44:	08008628 	.word	0x08008628
 8007a48:	080085e8 	.word	0x080085e8
 8007a4c:	0800874a 	.word	0x0800874a
 8007a50:	0800874e 	.word	0x0800874e
 8007a54:	08005345 	.word	0x08005345
 8007a58:	0800780b 	.word	0x0800780b

08007a5c <_sbrk_r>:
 8007a5c:	b538      	push	{r3, r4, r5, lr}
 8007a5e:	2300      	movs	r3, #0
 8007a60:	4c05      	ldr	r4, [pc, #20]	; (8007a78 <_sbrk_r+0x1c>)
 8007a62:	4605      	mov	r5, r0
 8007a64:	4608      	mov	r0, r1
 8007a66:	6023      	str	r3, [r4, #0]
 8007a68:	f7f9 fda2 	bl	80015b0 <_sbrk>
 8007a6c:	1c43      	adds	r3, r0, #1
 8007a6e:	d102      	bne.n	8007a76 <_sbrk_r+0x1a>
 8007a70:	6823      	ldr	r3, [r4, #0]
 8007a72:	b103      	cbz	r3, 8007a76 <_sbrk_r+0x1a>
 8007a74:	602b      	str	r3, [r5, #0]
 8007a76:	bd38      	pop	{r3, r4, r5, pc}
 8007a78:	20000e3c 	.word	0x20000e3c

08007a7c <__sread>:
 8007a7c:	b510      	push	{r4, lr}
 8007a7e:	460c      	mov	r4, r1
 8007a80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a84:	f000 f8e8 	bl	8007c58 <_read_r>
 8007a88:	2800      	cmp	r0, #0
 8007a8a:	bfab      	itete	ge
 8007a8c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007a8e:	89a3      	ldrhlt	r3, [r4, #12]
 8007a90:	181b      	addge	r3, r3, r0
 8007a92:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007a96:	bfac      	ite	ge
 8007a98:	6563      	strge	r3, [r4, #84]	; 0x54
 8007a9a:	81a3      	strhlt	r3, [r4, #12]
 8007a9c:	bd10      	pop	{r4, pc}

08007a9e <__swrite>:
 8007a9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007aa2:	461f      	mov	r7, r3
 8007aa4:	898b      	ldrh	r3, [r1, #12]
 8007aa6:	4605      	mov	r5, r0
 8007aa8:	05db      	lsls	r3, r3, #23
 8007aaa:	460c      	mov	r4, r1
 8007aac:	4616      	mov	r6, r2
 8007aae:	d505      	bpl.n	8007abc <__swrite+0x1e>
 8007ab0:	2302      	movs	r3, #2
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ab8:	f000 f868 	bl	8007b8c <_lseek_r>
 8007abc:	89a3      	ldrh	r3, [r4, #12]
 8007abe:	4632      	mov	r2, r6
 8007ac0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ac4:	81a3      	strh	r3, [r4, #12]
 8007ac6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007aca:	463b      	mov	r3, r7
 8007acc:	4628      	mov	r0, r5
 8007ace:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ad2:	f000 b817 	b.w	8007b04 <_write_r>

08007ad6 <__sseek>:
 8007ad6:	b510      	push	{r4, lr}
 8007ad8:	460c      	mov	r4, r1
 8007ada:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ade:	f000 f855 	bl	8007b8c <_lseek_r>
 8007ae2:	1c43      	adds	r3, r0, #1
 8007ae4:	89a3      	ldrh	r3, [r4, #12]
 8007ae6:	bf15      	itete	ne
 8007ae8:	6560      	strne	r0, [r4, #84]	; 0x54
 8007aea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007aee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007af2:	81a3      	strheq	r3, [r4, #12]
 8007af4:	bf18      	it	ne
 8007af6:	81a3      	strhne	r3, [r4, #12]
 8007af8:	bd10      	pop	{r4, pc}

08007afa <__sclose>:
 8007afa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007afe:	f000 b813 	b.w	8007b28 <_close_r>
	...

08007b04 <_write_r>:
 8007b04:	b538      	push	{r3, r4, r5, lr}
 8007b06:	4605      	mov	r5, r0
 8007b08:	4608      	mov	r0, r1
 8007b0a:	4611      	mov	r1, r2
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	4c05      	ldr	r4, [pc, #20]	; (8007b24 <_write_r+0x20>)
 8007b10:	6022      	str	r2, [r4, #0]
 8007b12:	461a      	mov	r2, r3
 8007b14:	f7f9 fcff 	bl	8001516 <_write>
 8007b18:	1c43      	adds	r3, r0, #1
 8007b1a:	d102      	bne.n	8007b22 <_write_r+0x1e>
 8007b1c:	6823      	ldr	r3, [r4, #0]
 8007b1e:	b103      	cbz	r3, 8007b22 <_write_r+0x1e>
 8007b20:	602b      	str	r3, [r5, #0]
 8007b22:	bd38      	pop	{r3, r4, r5, pc}
 8007b24:	20000e3c 	.word	0x20000e3c

08007b28 <_close_r>:
 8007b28:	b538      	push	{r3, r4, r5, lr}
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	4c05      	ldr	r4, [pc, #20]	; (8007b44 <_close_r+0x1c>)
 8007b2e:	4605      	mov	r5, r0
 8007b30:	4608      	mov	r0, r1
 8007b32:	6023      	str	r3, [r4, #0]
 8007b34:	f7f9 fd0b 	bl	800154e <_close>
 8007b38:	1c43      	adds	r3, r0, #1
 8007b3a:	d102      	bne.n	8007b42 <_close_r+0x1a>
 8007b3c:	6823      	ldr	r3, [r4, #0]
 8007b3e:	b103      	cbz	r3, 8007b42 <_close_r+0x1a>
 8007b40:	602b      	str	r3, [r5, #0]
 8007b42:	bd38      	pop	{r3, r4, r5, pc}
 8007b44:	20000e3c 	.word	0x20000e3c

08007b48 <_fstat_r>:
 8007b48:	b538      	push	{r3, r4, r5, lr}
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	4c06      	ldr	r4, [pc, #24]	; (8007b68 <_fstat_r+0x20>)
 8007b4e:	4605      	mov	r5, r0
 8007b50:	4608      	mov	r0, r1
 8007b52:	4611      	mov	r1, r2
 8007b54:	6023      	str	r3, [r4, #0]
 8007b56:	f7f9 fd05 	bl	8001564 <_fstat>
 8007b5a:	1c43      	adds	r3, r0, #1
 8007b5c:	d102      	bne.n	8007b64 <_fstat_r+0x1c>
 8007b5e:	6823      	ldr	r3, [r4, #0]
 8007b60:	b103      	cbz	r3, 8007b64 <_fstat_r+0x1c>
 8007b62:	602b      	str	r3, [r5, #0]
 8007b64:	bd38      	pop	{r3, r4, r5, pc}
 8007b66:	bf00      	nop
 8007b68:	20000e3c 	.word	0x20000e3c

08007b6c <_isatty_r>:
 8007b6c:	b538      	push	{r3, r4, r5, lr}
 8007b6e:	2300      	movs	r3, #0
 8007b70:	4c05      	ldr	r4, [pc, #20]	; (8007b88 <_isatty_r+0x1c>)
 8007b72:	4605      	mov	r5, r0
 8007b74:	4608      	mov	r0, r1
 8007b76:	6023      	str	r3, [r4, #0]
 8007b78:	f7f9 fd03 	bl	8001582 <_isatty>
 8007b7c:	1c43      	adds	r3, r0, #1
 8007b7e:	d102      	bne.n	8007b86 <_isatty_r+0x1a>
 8007b80:	6823      	ldr	r3, [r4, #0]
 8007b82:	b103      	cbz	r3, 8007b86 <_isatty_r+0x1a>
 8007b84:	602b      	str	r3, [r5, #0]
 8007b86:	bd38      	pop	{r3, r4, r5, pc}
 8007b88:	20000e3c 	.word	0x20000e3c

08007b8c <_lseek_r>:
 8007b8c:	b538      	push	{r3, r4, r5, lr}
 8007b8e:	4605      	mov	r5, r0
 8007b90:	4608      	mov	r0, r1
 8007b92:	4611      	mov	r1, r2
 8007b94:	2200      	movs	r2, #0
 8007b96:	4c05      	ldr	r4, [pc, #20]	; (8007bac <_lseek_r+0x20>)
 8007b98:	6022      	str	r2, [r4, #0]
 8007b9a:	461a      	mov	r2, r3
 8007b9c:	f7f9 fcfb 	bl	8001596 <_lseek>
 8007ba0:	1c43      	adds	r3, r0, #1
 8007ba2:	d102      	bne.n	8007baa <_lseek_r+0x1e>
 8007ba4:	6823      	ldr	r3, [r4, #0]
 8007ba6:	b103      	cbz	r3, 8007baa <_lseek_r+0x1e>
 8007ba8:	602b      	str	r3, [r5, #0]
 8007baa:	bd38      	pop	{r3, r4, r5, pc}
 8007bac:	20000e3c 	.word	0x20000e3c

08007bb0 <__ascii_mbtowc>:
 8007bb0:	b082      	sub	sp, #8
 8007bb2:	b901      	cbnz	r1, 8007bb6 <__ascii_mbtowc+0x6>
 8007bb4:	a901      	add	r1, sp, #4
 8007bb6:	b142      	cbz	r2, 8007bca <__ascii_mbtowc+0x1a>
 8007bb8:	b14b      	cbz	r3, 8007bce <__ascii_mbtowc+0x1e>
 8007bba:	7813      	ldrb	r3, [r2, #0]
 8007bbc:	600b      	str	r3, [r1, #0]
 8007bbe:	7812      	ldrb	r2, [r2, #0]
 8007bc0:	1c10      	adds	r0, r2, #0
 8007bc2:	bf18      	it	ne
 8007bc4:	2001      	movne	r0, #1
 8007bc6:	b002      	add	sp, #8
 8007bc8:	4770      	bx	lr
 8007bca:	4610      	mov	r0, r2
 8007bcc:	e7fb      	b.n	8007bc6 <__ascii_mbtowc+0x16>
 8007bce:	f06f 0001 	mvn.w	r0, #1
 8007bd2:	e7f8      	b.n	8007bc6 <__ascii_mbtowc+0x16>

08007bd4 <memmove>:
 8007bd4:	4288      	cmp	r0, r1
 8007bd6:	b510      	push	{r4, lr}
 8007bd8:	eb01 0302 	add.w	r3, r1, r2
 8007bdc:	d807      	bhi.n	8007bee <memmove+0x1a>
 8007bde:	1e42      	subs	r2, r0, #1
 8007be0:	4299      	cmp	r1, r3
 8007be2:	d00a      	beq.n	8007bfa <memmove+0x26>
 8007be4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007be8:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007bec:	e7f8      	b.n	8007be0 <memmove+0xc>
 8007bee:	4283      	cmp	r3, r0
 8007bf0:	d9f5      	bls.n	8007bde <memmove+0xa>
 8007bf2:	1881      	adds	r1, r0, r2
 8007bf4:	1ad2      	subs	r2, r2, r3
 8007bf6:	42d3      	cmn	r3, r2
 8007bf8:	d100      	bne.n	8007bfc <memmove+0x28>
 8007bfa:	bd10      	pop	{r4, pc}
 8007bfc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007c00:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007c04:	e7f7      	b.n	8007bf6 <memmove+0x22>

08007c06 <__malloc_lock>:
 8007c06:	4770      	bx	lr

08007c08 <__malloc_unlock>:
 8007c08:	4770      	bx	lr

08007c0a <_realloc_r>:
 8007c0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c0c:	4607      	mov	r7, r0
 8007c0e:	4614      	mov	r4, r2
 8007c10:	460e      	mov	r6, r1
 8007c12:	b921      	cbnz	r1, 8007c1e <_realloc_r+0x14>
 8007c14:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007c18:	4611      	mov	r1, r2
 8007c1a:	f7ff bc35 	b.w	8007488 <_malloc_r>
 8007c1e:	b922      	cbnz	r2, 8007c2a <_realloc_r+0x20>
 8007c20:	f7ff fbe6 	bl	80073f0 <_free_r>
 8007c24:	4625      	mov	r5, r4
 8007c26:	4628      	mov	r0, r5
 8007c28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c2a:	f000 f834 	bl	8007c96 <_malloc_usable_size_r>
 8007c2e:	42a0      	cmp	r0, r4
 8007c30:	d20f      	bcs.n	8007c52 <_realloc_r+0x48>
 8007c32:	4621      	mov	r1, r4
 8007c34:	4638      	mov	r0, r7
 8007c36:	f7ff fc27 	bl	8007488 <_malloc_r>
 8007c3a:	4605      	mov	r5, r0
 8007c3c:	2800      	cmp	r0, #0
 8007c3e:	d0f2      	beq.n	8007c26 <_realloc_r+0x1c>
 8007c40:	4631      	mov	r1, r6
 8007c42:	4622      	mov	r2, r4
 8007c44:	f7ff f8de 	bl	8006e04 <memcpy>
 8007c48:	4631      	mov	r1, r6
 8007c4a:	4638      	mov	r0, r7
 8007c4c:	f7ff fbd0 	bl	80073f0 <_free_r>
 8007c50:	e7e9      	b.n	8007c26 <_realloc_r+0x1c>
 8007c52:	4635      	mov	r5, r6
 8007c54:	e7e7      	b.n	8007c26 <_realloc_r+0x1c>
	...

08007c58 <_read_r>:
 8007c58:	b538      	push	{r3, r4, r5, lr}
 8007c5a:	4605      	mov	r5, r0
 8007c5c:	4608      	mov	r0, r1
 8007c5e:	4611      	mov	r1, r2
 8007c60:	2200      	movs	r2, #0
 8007c62:	4c05      	ldr	r4, [pc, #20]	; (8007c78 <_read_r+0x20>)
 8007c64:	6022      	str	r2, [r4, #0]
 8007c66:	461a      	mov	r2, r3
 8007c68:	f7f9 fc38 	bl	80014dc <_read>
 8007c6c:	1c43      	adds	r3, r0, #1
 8007c6e:	d102      	bne.n	8007c76 <_read_r+0x1e>
 8007c70:	6823      	ldr	r3, [r4, #0]
 8007c72:	b103      	cbz	r3, 8007c76 <_read_r+0x1e>
 8007c74:	602b      	str	r3, [r5, #0]
 8007c76:	bd38      	pop	{r3, r4, r5, pc}
 8007c78:	20000e3c 	.word	0x20000e3c

08007c7c <__ascii_wctomb>:
 8007c7c:	b149      	cbz	r1, 8007c92 <__ascii_wctomb+0x16>
 8007c7e:	2aff      	cmp	r2, #255	; 0xff
 8007c80:	bf8b      	itete	hi
 8007c82:	238a      	movhi	r3, #138	; 0x8a
 8007c84:	700a      	strbls	r2, [r1, #0]
 8007c86:	6003      	strhi	r3, [r0, #0]
 8007c88:	2001      	movls	r0, #1
 8007c8a:	bf88      	it	hi
 8007c8c:	f04f 30ff 	movhi.w	r0, #4294967295
 8007c90:	4770      	bx	lr
 8007c92:	4608      	mov	r0, r1
 8007c94:	4770      	bx	lr

08007c96 <_malloc_usable_size_r>:
 8007c96:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c9a:	1f18      	subs	r0, r3, #4
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	bfbc      	itt	lt
 8007ca0:	580b      	ldrlt	r3, [r1, r0]
 8007ca2:	18c0      	addlt	r0, r0, r3
 8007ca4:	4770      	bx	lr
	...

08007ca8 <_init>:
 8007ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007caa:	bf00      	nop
 8007cac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cae:	bc08      	pop	{r3}
 8007cb0:	469e      	mov	lr, r3
 8007cb2:	4770      	bx	lr

08007cb4 <_fini>:
 8007cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cb6:	bf00      	nop
 8007cb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cba:	bc08      	pop	{r3}
 8007cbc:	469e      	mov	lr, r3
 8007cbe:	4770      	bx	lr
