<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — latch stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="circuit.html">circuit</a></span> (7)
<br/><span class="tag"><a href="time.html">time</a></span> (6)
<br/><span class="tag"><a href="high.html">high</a></span> (4)
<br/><span class="tag"><a href="free.html">free</a></span> (3)
<br/><span class="tag"><a href="design.html">design</a></span> (3)
</div>
<h2><span class="ttl">Stem</span> latch$ (<a href="../words.html">all stems</a>)</h2>
<h3>26 papers:</h3>
<dl class="toc"><dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-HeldS.html">DAC-2014-HeldS</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Post-Routing Latch Optimization for Timing Closure (<abbr title="Stephan Held">SH</abbr>, <abbr title="Ulrike Schorr">US</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-Huang.html">DATE-2014-Huang</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A high performance SEU-tolerant latch for nanoscale CMOS technology (<abbr title="Zhengfeng Huang">ZH</abbr>), pp. 1–5.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-KimKKYL.html">DATE-2014-KimKKYL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Coarse-grained Bubble Razor to exploit the potential of two-phase transparent latch designs (<abbr title="Hayoung Kim">HK</abbr>, <abbr title="Dongyoung Kim">DK</abbr>, <abbr title="Jae-Joon Kim">JJK</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Sunggu Lee">SL</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-LuZ.html">DATE-2013-LuZ</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Retiming for Soft Error Minimization Under Error-Latching Window Constraints (<abbr title="Yinghai Lu">YL</abbr>, <abbr title="Hai Zhou">HZ</abbr>), pp. 1008–1013.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-2013-Horikawa.html">SIGMOD-2013-Horikawa</a> <span class="tag"><a href="../tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Latch-free data structures for DBMS: design, implementation, and evaluation (<abbr title="Takashi Horikawa">TH</abbr>), pp. 409–420.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2011-PandisTJA.html">VLDB-2011-PandisTJA</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>PLP: Page Latch-free Shared-everything OLTP (<abbr title="Ippokratis Pandis">IP</abbr>, <abbr title="Pinar Tözün">PT</abbr>, <abbr title="Ryan Johnson">RJ</abbr>, <abbr title="Anastasia Ailamaki">AA</abbr>), pp. 610–621.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2011-SewallCKSD.html">VLDB-2011-SewallCKSD</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>PALM: Parallel Architecture-Friendly Latch-Free Modifications to B+ Trees on Many-Core Processors (<abbr title="Jason Sewall">JS</abbr>, <abbr title="Jatin Chhugani">JC</abbr>, <abbr title="Changkyu Kim">CK</abbr>, <abbr title="Nadathur Satish">NS</abbr>, <abbr title="Pradeep Dubey">PD</abbr>), pp. 795–806.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ChuangKSC.html">DAC-2010-ChuangKSC</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Pulsed-latch aware placement for timing-integrity optimization (<abbr title="Yi-Lin Chuang">YLC</abbr>, <abbr title="Sangmin Kim">SK</abbr>, <abbr title="Youngsoo Shin">YS</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), pp. 280–285.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-PaikSS.html">DATE-2009-PaikSS</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>HLS-l: High-level synthesis of high performance latch-based circuits (<abbr title="Seungwhun Paik">SP</abbr>, <abbr title="Insup Shin">IS</abbr>, <abbr title="Youngsoo Shin">YS</abbr>), pp. 1112–1117.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ShiRWP.html">DATE-2008-ShiRWP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Latch Modeling for Statistical Timing Analysis (<abbr title="Sean X. Shi">SXS</abbr>, <abbr title="Anand Ramalingam">AR</abbr>, <abbr title="Daifeng Wang">DW</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 1136–1141.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-ChelceaVG.html">DAC-2007-ChelceaVG</a> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Self-Resetting Latches for Asynchronous Micro-Pipelines (<abbr title="Tiberiu Chelcea">TC</abbr>, <abbr title="Girish Venkataramani">GV</abbr>, <abbr title="Seth Copen Goldstein">SCG</abbr>), pp. 986–989.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-SrivastavaR.html">DAC-2007-SrivastavaR</a> <span class="tag"><a href="../tag/equation.html" title="equation">#equation</a></span></dt><dd>Interdependent Latch Setup/Hold Time Characterization via Euler-Newton Curve Tracing on State-Transition Equations (<abbr title="Shweta Srivastava">SS</abbr>, <abbr title="Jaijeet S. Roychowdhury">JSR</abbr>), pp. 136–141.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SrivastavaR.html">DATE-2007-SrivastavaR</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span></dt><dd>Rapid and accurate latch characterization via direct Newton solution of setup/hold times (<abbr title="Shweta Srivastava">SS</abbr>, <abbr title="Jaijeet S. Roychowdhury">JSR</abbr>), pp. 1006–1011.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ada.png" alt="Ada"/><a href="../SIGAda-2006-MarkowRB.html">SIGAda-2006-MarkowRB</a></dt><dd>Catch that speeding turtle: latching onto fun graphics in CS1 (<abbr title="Tanya Markow">TM</abbr>, <abbr title="Eugene K. Ressler">EKR</abbr>, <abbr title="Jean R. S. Blair">JRSB</abbr>), pp. 29–34.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-NgPMJ.html">DAC-2003-NgPMJ</a> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Solving the latch mapping problem in an industrial setting (<abbr title="Kelvin Ng">KN</abbr>, <abbr title="Mukul R. Prasad">MRP</abbr>, <abbr title="Rajarshi Mukherjee">RM</abbr>, <abbr title="Jawahar Jain">JJ</abbr>), pp. 442–447.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-Zhou.html">DATE-2003-Zhou</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Timing Verification with Crosstalk for Transparently Latched Circuits (<abbr title="Hai Zhou">HZ</abbr>), pp. 10056–10061.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-SinghMM.html">DAC-2001-SinghMM</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Latency and Latch Count Minimization in Wave Steered Circuits (<abbr title="Amit Singh">AS</abbr>, <abbr title="Arindam Mukherjee">AM</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 383–388.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-NicoliciA.html">DATE-2000-NicoliciA</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Scan Latch Partitioning into Multiple Scan Chains for Power Minimization in Full Scan Sequential Circuits (<abbr title="Nicola Nicolici">NN</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>), pp. 715–722.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-NooshabadiMNSS.html">DATE-2000-NooshabadiMNSS</a></dt><dd>A Single Phase Latch for High Speed GaAs Domino Circuits (<abbr title="Saeid Nooshabadi">SN</abbr>, <abbr title="Juan A. Montiel-Nelson">JAMN</abbr>, <abbr title="Antonio Núñez">AN</abbr>, <abbr title="Roberto Sarmiento">RS</abbr>, <abbr title="Javier Sosa">JS</abbr>), p. 760.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-SentovichTB.html">DAC-1997-SentovichTB</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficient Latch Optimization Using Exclusive Sets (<abbr title="Ellen Sentovich">ES</abbr>, <abbr title="Horia Toma">HT</abbr>, <abbr title="Gérard Berry">GB</abbr>), pp. 8–11.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-LinLE.html">DAC-1992-LinLE</a></dt><dd>Analyzing Cycle Stealing on Synchronous Circuits with Level-Sensitive Latches (<abbr title="Ichiang Lin">IL</abbr>, <abbr title="John A. Ludwig">JAL</abbr>, <abbr title="Kwok Eng">KE</abbr>), pp. 393–398.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1992-GottemukkalaL.html">VLDB-1992-GottemukkalaL</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span></dt><dd>Locking and Latching in a Memory-Resident Database System (<abbr title="Vibby Gottemukkala">VG</abbr>, <abbr title="Tobin J. Lehman">TJL</abbr>), pp. 533–544.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-ChandraFGP.html">DAC-1991-ChandraFGP</a> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span></dt><dd>ATPG Based on a Novel Grid-Addressable Latch Element (<abbr title="Susheel J. Chandra">SJC</abbr>, <abbr title="Tom Ferry">TF</abbr>, <abbr title="Tushar Gheewala">TG</abbr>, <abbr title="Kerry Pierce">KP</abbr>), pp. 282–286.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-SakallahMO.html">DAC-1990-SakallahMO</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Analysis and Design of Latch-Controlled Synchronous Digital Circuits (<abbr title="Karem A. Sakallah">KAS</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>, <abbr title="Kunle Olukotun">KO</abbr>), pp. 111–117.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1990-Mohan90a.html">VLDB-1990-Mohan90a</a> <span class="tag"><a href="../tag/commit.html" title="commit">#commit</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Commit_LSN: A Novel and Simple Method for Reducing Locking and Latching in Transaction Processing Systems (<abbr title="C. Mohan">CM</abbr>), pp. 406–418.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-AlmyR.html">DAC-1981-AlmyR</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using error latch trace to obtain diagnostic information (<abbr title="Paul M. Almy">PMA</abbr>, <abbr title="Jose L. Rivero">JLR</abbr>), pp. 355–359.</dd> <div class="pagevis" style="width:4px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>