Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Dec  6 02:28:13 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/lab6/vivado/vvd_caravel_fpga/timing_report.txt
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3081)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3160)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3081)
---------------------------
 There are 63 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_reg/Q (HIGH)

design_1_i/spiflash_0/inst/bitcount_reg[0]/C
design_1_i/spiflash_0/inst/bitcount_reg[1]/C
design_1_i/spiflash_0/inst/bitcount_reg[2]/C
design_1_i/spiflash_0/inst/buffer_reg[0]/C
design_1_i/spiflash_0/inst/buffer_reg[1]/C
design_1_i/spiflash_0/inst/buffer_reg[2]/C
design_1_i/spiflash_0/inst/buffer_reg[3]/C
design_1_i/spiflash_0/inst/buffer_reg[4]/C
design_1_i/spiflash_0/inst/buffer_reg[5]/C
design_1_i/spiflash_0/inst/buffer_reg[6]/C
design_1_i/spiflash_0/inst/bytecount_reg[0]/C
design_1_i/spiflash_0/inst/bytecount_reg[10]/C
design_1_i/spiflash_0/inst/bytecount_reg[11]/C
design_1_i/spiflash_0/inst/bytecount_reg[12]/C
design_1_i/spiflash_0/inst/bytecount_reg[1]/C
design_1_i/spiflash_0/inst/bytecount_reg[2]/C
design_1_i/spiflash_0/inst/bytecount_reg[3]/C
design_1_i/spiflash_0/inst/bytecount_reg[4]/C
design_1_i/spiflash_0/inst/bytecount_reg[5]/C
design_1_i/spiflash_0/inst/bytecount_reg[6]/C
design_1_i/spiflash_0/inst/bytecount_reg[7]/C
design_1_i/spiflash_0/inst/bytecount_reg[8]/C
design_1_i/spiflash_0/inst/bytecount_reg[9]/C
design_1_i/spiflash_0/inst/outbuf_reg[0]/C
design_1_i/spiflash_0/inst/outbuf_reg[1]/C
design_1_i/spiflash_0/inst/outbuf_reg[2]/C
design_1_i/spiflash_0/inst/outbuf_reg[3]/C
design_1_i/spiflash_0/inst/outbuf_reg[4]/C
design_1_i/spiflash_0/inst/outbuf_reg[5]/C
design_1_i/spiflash_0/inst/outbuf_reg[6]/C
design_1_i/spiflash_0/inst/outbuf_reg[7]/C
design_1_i/spiflash_0/inst/spi_addr_reg[0]/C
design_1_i/spiflash_0/inst/spi_addr_reg[10]/C
design_1_i/spiflash_0/inst/spi_addr_reg[11]/C
design_1_i/spiflash_0/inst/spi_addr_reg[12]/C
design_1_i/spiflash_0/inst/spi_addr_reg[13]/C
design_1_i/spiflash_0/inst/spi_addr_reg[14]/C
design_1_i/spiflash_0/inst/spi_addr_reg[15]/C
design_1_i/spiflash_0/inst/spi_addr_reg[16]/C
design_1_i/spiflash_0/inst/spi_addr_reg[17]/C
design_1_i/spiflash_0/inst/spi_addr_reg[18]/C
design_1_i/spiflash_0/inst/spi_addr_reg[19]/C
design_1_i/spiflash_0/inst/spi_addr_reg[1]/C
design_1_i/spiflash_0/inst/spi_addr_reg[20]/C
design_1_i/spiflash_0/inst/spi_addr_reg[21]/C
design_1_i/spiflash_0/inst/spi_addr_reg[22]/C
design_1_i/spiflash_0/inst/spi_addr_reg[23]/C
design_1_i/spiflash_0/inst/spi_addr_reg[2]/C
design_1_i/spiflash_0/inst/spi_addr_reg[3]/C
design_1_i/spiflash_0/inst/spi_addr_reg[4]/C
design_1_i/spiflash_0/inst/spi_addr_reg[5]/C
design_1_i/spiflash_0/inst/spi_addr_reg[6]/C
design_1_i/spiflash_0/inst/spi_addr_reg[7]/C
design_1_i/spiflash_0/inst/spi_addr_reg[8]/C
design_1_i/spiflash_0/inst/spi_addr_reg[9]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[0]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[1]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[2]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[3]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[4]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[5]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[6]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[7]/C

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1_c/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_0/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_1/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_2/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_3/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_4/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_5/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C

 There are 575 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1_c/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_0/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_1/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_2/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_3/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_4/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_5/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C

 There are 265 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/mgmt_ena_reg_P/C

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1_c/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_0/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_1/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_2/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_3/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_4/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_5/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C

 There are 265 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/mgmt_ena_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]_C/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg_P/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/mgmt_ena_reg_P/C

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

design_1_i/caravel_0/inst/housekeeping/clk1_output_dest_reg/C
design_1_i/caravel_0/inst/housekeeping/clk2_output_dest_reg/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][9]/C
design_1_i/caravel_0/inst/housekeeping/hkspi_disable_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_1_inputsrc_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_2_inputsrc_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_spi_reg/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[24]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[26]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[27]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[28]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[29]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[30]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[31]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[32]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[33]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[35]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[36]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[37]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_bypass_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_dco_ena_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/pll_ena_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[24]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[25]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_1_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_2_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_xfer_reg/C
design_1_i/caravel_0/inst/housekeeping/trap_output_dest_reg/C

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

design_1_i/caravel_0/inst/housekeeping/clk1_output_dest_reg/C
design_1_i/caravel_0/inst/housekeeping/clk2_output_dest_reg/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][9]/C
design_1_i/caravel_0/inst/housekeeping/hkspi_disable_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_1_inputsrc_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_2_inputsrc_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_spi_reg/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[24]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[26]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[27]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[28]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[29]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[30]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[31]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[32]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[33]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[35]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[36]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[37]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_bypass_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_dco_ena_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/pll_ena_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[24]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[25]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_1_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_2_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_xfer_reg/C
design_1_i/caravel_0/inst/housekeeping/trap_output_dest_reg/C

 There are 63 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)

design_1_i/spiflash_0/inst/bitcount_reg[0]/C
design_1_i/spiflash_0/inst/bitcount_reg[1]/C
design_1_i/spiflash_0/inst/bitcount_reg[2]/C
design_1_i/spiflash_0/inst/buffer_reg[0]/C
design_1_i/spiflash_0/inst/buffer_reg[1]/C
design_1_i/spiflash_0/inst/buffer_reg[2]/C
design_1_i/spiflash_0/inst/buffer_reg[3]/C
design_1_i/spiflash_0/inst/buffer_reg[4]/C
design_1_i/spiflash_0/inst/buffer_reg[5]/C
design_1_i/spiflash_0/inst/buffer_reg[6]/C
design_1_i/spiflash_0/inst/bytecount_reg[0]/C
design_1_i/spiflash_0/inst/bytecount_reg[10]/C
design_1_i/spiflash_0/inst/bytecount_reg[11]/C
design_1_i/spiflash_0/inst/bytecount_reg[12]/C
design_1_i/spiflash_0/inst/bytecount_reg[1]/C
design_1_i/spiflash_0/inst/bytecount_reg[2]/C
design_1_i/spiflash_0/inst/bytecount_reg[3]/C
design_1_i/spiflash_0/inst/bytecount_reg[4]/C
design_1_i/spiflash_0/inst/bytecount_reg[5]/C
design_1_i/spiflash_0/inst/bytecount_reg[6]/C
design_1_i/spiflash_0/inst/bytecount_reg[7]/C
design_1_i/spiflash_0/inst/bytecount_reg[8]/C
design_1_i/spiflash_0/inst/bytecount_reg[9]/C
design_1_i/spiflash_0/inst/outbuf_reg[0]/C
design_1_i/spiflash_0/inst/outbuf_reg[1]/C
design_1_i/spiflash_0/inst/outbuf_reg[2]/C
design_1_i/spiflash_0/inst/outbuf_reg[3]/C
design_1_i/spiflash_0/inst/outbuf_reg[4]/C
design_1_i/spiflash_0/inst/outbuf_reg[5]/C
design_1_i/spiflash_0/inst/outbuf_reg[6]/C
design_1_i/spiflash_0/inst/outbuf_reg[7]/C
design_1_i/spiflash_0/inst/spi_addr_reg[0]/C
design_1_i/spiflash_0/inst/spi_addr_reg[10]/C
design_1_i/spiflash_0/inst/spi_addr_reg[11]/C
design_1_i/spiflash_0/inst/spi_addr_reg[12]/C
design_1_i/spiflash_0/inst/spi_addr_reg[13]/C
design_1_i/spiflash_0/inst/spi_addr_reg[14]/C
design_1_i/spiflash_0/inst/spi_addr_reg[15]/C
design_1_i/spiflash_0/inst/spi_addr_reg[16]/C
design_1_i/spiflash_0/inst/spi_addr_reg[17]/C
design_1_i/spiflash_0/inst/spi_addr_reg[18]/C
design_1_i/spiflash_0/inst/spi_addr_reg[19]/C
design_1_i/spiflash_0/inst/spi_addr_reg[1]/C
design_1_i/spiflash_0/inst/spi_addr_reg[20]/C
design_1_i/spiflash_0/inst/spi_addr_reg[21]/C
design_1_i/spiflash_0/inst/spi_addr_reg[22]/C
design_1_i/spiflash_0/inst/spi_addr_reg[23]/C
design_1_i/spiflash_0/inst/spi_addr_reg[2]/C
design_1_i/spiflash_0/inst/spi_addr_reg[3]/C
design_1_i/spiflash_0/inst/spi_addr_reg[4]/C
design_1_i/spiflash_0/inst/spi_addr_reg[5]/C
design_1_i/spiflash_0/inst/spi_addr_reg[6]/C
design_1_i/spiflash_0/inst/spi_addr_reg[7]/C
design_1_i/spiflash_0/inst/spi_addr_reg[8]/C
design_1_i/spiflash_0/inst/spi_addr_reg[9]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[0]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[1]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[2]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[3]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[4]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[5]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[6]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[7]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3160)
---------------------------------------------------
 There are 2968 pins that are not constrained for maximum delay. (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]_C/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]_C/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[1]_P/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]_P/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]_C/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]_C/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[1]_P/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]_P/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[0]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[10]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[1]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[2]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[2]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[3]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[3]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[4]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[5]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[5]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[6]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[6]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[7]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[7]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[8]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[9]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1_c/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_0/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_0/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_1/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_1/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_2/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_2/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_3/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_3/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_4/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_4/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_5/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_6/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[1]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg_C/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[10]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[10]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[11]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[11]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[12]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[12]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[13]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[13]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[14]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[14]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[15]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[15]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[1]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[1]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[2]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[2]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[3]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[3]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[4]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[4]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[5]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[5]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[6]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[6]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[7]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[7]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[8]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[8]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]_C/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]_C/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[9]/mgmt_ena_reg_P/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/mgmt_ena_reg_P/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[9]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/housekeeping/clk1_output_dest_reg/CLR
design_1_i/caravel_0/inst/housekeeping/clk1_output_dest_reg/D
design_1_i/caravel_0/inst/housekeeping/clk2_output_dest_reg/CLR
design_1_i/caravel_0/inst/housekeeping/clk2_output_dest_reg/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][10]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][11]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][12]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][10]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][11]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][12]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][10]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][11]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][12]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][10]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][11]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][1]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][9]/D
design_1_i/caravel_0/inst/housekeeping/hkspi_disable_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi_disable_reg/D
design_1_i/caravel_0/inst/housekeeping/irq_1_inputsrc_reg/CLR
design_1_i/caravel_0/inst/housekeeping/irq_1_inputsrc_reg/D
design_1_i/caravel_0/inst/housekeeping/irq_2_inputsrc_reg/CLR
design_1_i/caravel_0/inst/housekeeping/irq_2_inputsrc_reg/D
design_1_i/caravel_0/inst/housekeeping/irq_spi_reg/CLR
design_1_i/caravel_0/inst/housekeeping/irq_spi_reg/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[10]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[10]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[10]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[11]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[11]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[11]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[12]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[12]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[12]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[13]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[13]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[13]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[14]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[14]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[14]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[15]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[15]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[15]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[16]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[16]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[16]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[17]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[17]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[17]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[19]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[19]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[19]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[20]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[20]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[20]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[21]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[21]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[21]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[22]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[22]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[22]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[23]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[23]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[23]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[4]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[5]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[5]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[5]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[6]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[6]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[6]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[7]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[7]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[7]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[9]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[9]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[9]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[21]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[21]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[21]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[23]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[23]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[23]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[24]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[24]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[24]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[26]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[26]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[26]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[27]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[27]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[27]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[28]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[28]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[28]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[29]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[29]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[29]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[30]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[30]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[30]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[31]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[31]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[31]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[32]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[32]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[32]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[33]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[33]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[33]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[35]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[35]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[35]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[36]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[36]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[36]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[37]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[37]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[37]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[7]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[7]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[7]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[9]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[9]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[9]/D
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[1]/PRE
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/pll_bypass_reg/D
design_1_i/caravel_0/inst/housekeeping/pll_bypass_reg/PRE
design_1_i/caravel_0/inst/housekeeping/pll_dco_ena_reg/D
design_1_i/caravel_0/inst/housekeeping/pll_dco_ena_reg/PRE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[2]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[4]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/pll_ena_reg/CLR
design_1_i/caravel_0/inst/housekeeping/pll_ena_reg/D
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[1]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[0]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[10]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[10]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[10]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[11]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[11]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[11]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[12]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[12]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[12]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[13]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[13]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[13]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[14]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[14]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[14]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[15]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[15]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[15]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[16]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[16]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[16]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[17]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[17]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[17]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[18]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[18]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[18]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[19]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[19]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[19]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[1]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[20]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[20]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[20]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[21]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[21]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[21]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[22]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[22]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[22]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[23]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[23]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[23]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[24]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[24]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[25]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[25]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[2]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[3]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[4]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[5]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[5]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[5]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[6]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[6]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[6]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[7]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[7]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[7]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[8]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[8]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[8]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[9]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[9]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[9]/PRE
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/CLR
design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_1_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_1_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_1_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_2_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_2_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_2_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_xfer_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_xfer_reg/D
design_1_i/caravel_0/inst/housekeeping/trap_output_dest_reg/CLR
design_1_i/caravel_0/inst/housekeeping/trap_output_dest_reg/D
design_1_i/spiflash_0/inst/bitcount_reg[0]/CLR
design_1_i/spiflash_0/inst/bitcount_reg[0]/D
design_1_i/spiflash_0/inst/bitcount_reg[1]/CLR
design_1_i/spiflash_0/inst/bitcount_reg[1]/D
design_1_i/spiflash_0/inst/bitcount_reg[2]/CLR
design_1_i/spiflash_0/inst/bitcount_reg[2]/D
design_1_i/spiflash_0/inst/buffer_reg[0]/CLR
design_1_i/spiflash_0/inst/buffer_reg[0]/D
design_1_i/spiflash_0/inst/buffer_reg[1]/CLR
design_1_i/spiflash_0/inst/buffer_reg[1]/D
design_1_i/spiflash_0/inst/buffer_reg[2]/CLR
design_1_i/spiflash_0/inst/buffer_reg[2]/D
design_1_i/spiflash_0/inst/buffer_reg[3]/CLR
design_1_i/spiflash_0/inst/buffer_reg[3]/D
design_1_i/spiflash_0/inst/buffer_reg[4]/CLR
design_1_i/spiflash_0/inst/buffer_reg[4]/D
design_1_i/spiflash_0/inst/buffer_reg[5]/CLR
design_1_i/spiflash_0/inst/buffer_reg[5]/D
design_1_i/spiflash_0/inst/buffer_reg[6]/CLR
design_1_i/spiflash_0/inst/buffer_reg[6]/D
design_1_i/spiflash_0/inst/bytecount_reg[0]/CE
design_1_i/spiflash_0/inst/bytecount_reg[0]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[0]/D
design_1_i/spiflash_0/inst/bytecount_reg[10]/CE
design_1_i/spiflash_0/inst/bytecount_reg[10]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[10]/D
design_1_i/spiflash_0/inst/bytecount_reg[11]/CE
design_1_i/spiflash_0/inst/bytecount_reg[11]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[11]/D
design_1_i/spiflash_0/inst/bytecount_reg[12]/CE
design_1_i/spiflash_0/inst/bytecount_reg[12]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[12]/D
design_1_i/spiflash_0/inst/bytecount_reg[1]/CE
design_1_i/spiflash_0/inst/bytecount_reg[1]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[1]/D
design_1_i/spiflash_0/inst/bytecount_reg[2]/CE
design_1_i/spiflash_0/inst/bytecount_reg[2]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[2]/D
design_1_i/spiflash_0/inst/bytecount_reg[3]/CE
design_1_i/spiflash_0/inst/bytecount_reg[3]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[3]/D
design_1_i/spiflash_0/inst/bytecount_reg[4]/CE
design_1_i/spiflash_0/inst/bytecount_reg[4]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[4]/D
design_1_i/spiflash_0/inst/bytecount_reg[5]/CE
design_1_i/spiflash_0/inst/bytecount_reg[5]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[5]/D
design_1_i/spiflash_0/inst/bytecount_reg[6]/CE
design_1_i/spiflash_0/inst/bytecount_reg[6]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[6]/D
design_1_i/spiflash_0/inst/bytecount_reg[7]/CE
design_1_i/spiflash_0/inst/bytecount_reg[7]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[7]/D
design_1_i/spiflash_0/inst/bytecount_reg[8]/CE
design_1_i/spiflash_0/inst/bytecount_reg[8]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[8]/D
design_1_i/spiflash_0/inst/bytecount_reg[9]/CE
design_1_i/spiflash_0/inst/bytecount_reg[9]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[9]/D
design_1_i/spiflash_0/inst/outbuf_reg[0]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[0]/D
design_1_i/spiflash_0/inst/outbuf_reg[1]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[1]/D
design_1_i/spiflash_0/inst/outbuf_reg[2]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[2]/D
design_1_i/spiflash_0/inst/outbuf_reg[3]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[3]/D
design_1_i/spiflash_0/inst/outbuf_reg[4]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[4]/D
design_1_i/spiflash_0/inst/outbuf_reg[5]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[5]/D
design_1_i/spiflash_0/inst/outbuf_reg[6]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[6]/D
design_1_i/spiflash_0/inst/outbuf_reg[7]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[7]/D
design_1_i/spiflash_0/inst/spi_addr_reg[0]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[0]/D
design_1_i/spiflash_0/inst/spi_addr_reg[10]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[10]/D
design_1_i/spiflash_0/inst/spi_addr_reg[11]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[11]/D
design_1_i/spiflash_0/inst/spi_addr_reg[12]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[12]/D
design_1_i/spiflash_0/inst/spi_addr_reg[13]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[13]/D
design_1_i/spiflash_0/inst/spi_addr_reg[14]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[14]/D
design_1_i/spiflash_0/inst/spi_addr_reg[15]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[15]/D
design_1_i/spiflash_0/inst/spi_addr_reg[16]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[16]/D
design_1_i/spiflash_0/inst/spi_addr_reg[17]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[17]/D
design_1_i/spiflash_0/inst/spi_addr_reg[18]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[18]/D
design_1_i/spiflash_0/inst/spi_addr_reg[19]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[19]/D
design_1_i/spiflash_0/inst/spi_addr_reg[1]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[1]/D
design_1_i/spiflash_0/inst/spi_addr_reg[20]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[20]/D
design_1_i/spiflash_0/inst/spi_addr_reg[21]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[21]/D
design_1_i/spiflash_0/inst/spi_addr_reg[22]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[22]/D
design_1_i/spiflash_0/inst/spi_addr_reg[23]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[23]/D
design_1_i/spiflash_0/inst/spi_addr_reg[2]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[2]/D
design_1_i/spiflash_0/inst/spi_addr_reg[3]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[3]/D
design_1_i/spiflash_0/inst/spi_addr_reg[4]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[4]/D
design_1_i/spiflash_0/inst/spi_addr_reg[5]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[5]/D
design_1_i/spiflash_0/inst/spi_addr_reg[6]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[6]/D
design_1_i/spiflash_0/inst/spi_addr_reg[7]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[7]/D
design_1_i/spiflash_0/inst/spi_addr_reg[8]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[8]/D
design_1_i/spiflash_0/inst/spi_addr_reg[9]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[9]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[0]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[0]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[1]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[1]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[2]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[2]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[3]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[3]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[4]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[4]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[5]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[5]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[6]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[6]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[7]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[7]/D

 There are 192 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]_LDC/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]_LDC/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[0]/PRE
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[4]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[4]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[5]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[5]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[5]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/count_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/count_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/count_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/count_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/count_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/count_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/fixed_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/fixed_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/fixed_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/fixed_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/fixed_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/fixed_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[4]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[5]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[5]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[5]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[7]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[7]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[7]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_delay_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_delay_reg/D
design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_reg/D
design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_user_delay_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_user_delay_reg/D
design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_user_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_user_reg/D
design_1_i/caravel_0/inst/housekeeping/hkspi/pre_pass_thru_mgmt_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/pre_pass_thru_mgmt_reg/D
design_1_i/caravel_0/inst/housekeeping/hkspi/pre_pass_thru_user_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/pre_pass_thru_user_reg/D
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[4]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[5]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[5]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[5]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[6]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[6]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[6]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/rdstb_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/rdstb_reg/D
design_1_i/caravel_0/inst/housekeeping/hkspi/readmode_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/readmode_reg/D
design_1_i/caravel_0/inst/housekeeping/hkspi/sdoenb_reg/D
design_1_i/caravel_0/inst/housekeeping/hkspi/sdoenb_reg/PRE
design_1_i/caravel_0/inst/housekeeping/hkspi/writemode_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/writemode_reg/D
design_1_i/caravel_0/inst/housekeeping/hkspi/wrstb_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/wrstb_reg/D


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.848        0.000                      0                16035       -0.762       -1.523                      2                16035       11.250        0.000                       0                  5929  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.848        0.000                      0                15793       -0.762       -1.523                      2                15793       11.250        0.000                       0                  5929  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              21.722        0.000                      0                  242        0.681        0.000                      0                  242  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.848ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.762ns,  Total Violation       -1.523ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.848ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        1.824ns  (logic 0.225ns (12.333%)  route 1.599ns (87.667%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800    13.300    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101    13.401 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800    14.200    design_1_i/caravel_0/inst/gpio_control_in_1[6]/clock
                                                                      f  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.324 f  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0/O
                         net (fo=2, unplaced)         0.000    14.324    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[14]
                         FDRE                                         f  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655    26.505    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/C
                         clock pessimism              0.000    26.505    
                         clock uncertainty           -0.377    26.129    
                         FDRE (Setup_fdre_C_D)        0.044    26.173    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]
  -------------------------------------------------------------------
                         required time                         26.173    
                         arrival time                         -14.324    
  -------------------------------------------------------------------
                         slack                                 11.848    

Slack (MET) :             11.848ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        1.824ns  (logic 0.225ns (12.333%)  route 1.599ns (87.667%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800    13.300    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101    13.401 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800    14.200    design_1_i/caravel_0/inst/gpio_control_in_1[7]/clock
                                                                      f  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.324 f  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0/O
                         net (fo=2, unplaced)         0.000    14.324    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[15]
                         FDRE                                         f  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655    26.505    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/C
                         clock pessimism              0.000    26.505    
                         clock uncertainty           -0.377    26.129    
                         FDRE (Setup_fdre_C_D)        0.044    26.173    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]
  -------------------------------------------------------------------
                         required time                         26.173    
                         arrival time                         -14.324    
  -------------------------------------------------------------------
                         slack                                 11.848    

Slack (MET) :             16.206ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.715ns  (logic 1.385ns (17.952%)  route 6.330ns (82.048%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=875, unplaced)       0.946     3.124    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[0]_3
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[29]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.419 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[29]_i_6/O
                         net (fo=11, unplaced)        1.157     4.576    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[31]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.700 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5/O
                         net (fo=2, unplaced)         1.122     5.822    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5_n_0
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.946 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/O
                         net (fo=58, unplaced)        0.535     6.481    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/next_state
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     6.605 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_3/O
                         net (fo=65, unplaced)        1.200     7.805    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_adr[2]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.929 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_2/O
                         net (fo=36, unplaced)        0.523     8.452    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_valid_reg
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.116     8.568 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_1/O
                         net (fo=32, unplaced)        0.847     9.415    design_1_i/caravel_0/inst/soc/core/VexRiscv_n_331
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655    26.505    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[0]/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDRE (Setup_fdre_C_R)       -0.557    25.622    design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         25.622    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                 16.206    

Slack (MET) :             16.206ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.715ns  (logic 1.385ns (17.952%)  route 6.330ns (82.048%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=875, unplaced)       0.946     3.124    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[0]_3
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[29]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.419 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[29]_i_6/O
                         net (fo=11, unplaced)        1.157     4.576    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[31]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.700 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5/O
                         net (fo=2, unplaced)         1.122     5.822    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5_n_0
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.946 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/O
                         net (fo=58, unplaced)        0.535     6.481    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/next_state
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     6.605 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_3/O
                         net (fo=65, unplaced)        1.200     7.805    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_adr[2]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.929 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_2/O
                         net (fo=36, unplaced)        0.523     8.452    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_valid_reg
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.116     8.568 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_1/O
                         net (fo=32, unplaced)        0.847     9.415    design_1_i/caravel_0/inst/soc/core/VexRiscv_n_331
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655    26.505    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[10]/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDRE (Setup_fdre_C_R)       -0.557    25.622    design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[10]
  -------------------------------------------------------------------
                         required time                         25.622    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                 16.206    

Slack (MET) :             16.206ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.715ns  (logic 1.385ns (17.952%)  route 6.330ns (82.048%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=875, unplaced)       0.946     3.124    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[0]_3
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[29]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.419 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[29]_i_6/O
                         net (fo=11, unplaced)        1.157     4.576    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[31]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.700 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5/O
                         net (fo=2, unplaced)         1.122     5.822    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5_n_0
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.946 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/O
                         net (fo=58, unplaced)        0.535     6.481    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/next_state
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     6.605 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_3/O
                         net (fo=65, unplaced)        1.200     7.805    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_adr[2]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.929 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_2/O
                         net (fo=36, unplaced)        0.523     8.452    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_valid_reg
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.116     8.568 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_1/O
                         net (fo=32, unplaced)        0.847     9.415    design_1_i/caravel_0/inst/soc/core/VexRiscv_n_331
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655    26.505    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[11]/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDRE (Setup_fdre_C_R)       -0.557    25.622    design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[11]
  -------------------------------------------------------------------
                         required time                         25.622    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                 16.206    

Slack (MET) :             16.206ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.715ns  (logic 1.385ns (17.952%)  route 6.330ns (82.048%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=875, unplaced)       0.946     3.124    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[0]_3
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[29]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.419 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[29]_i_6/O
                         net (fo=11, unplaced)        1.157     4.576    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[31]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.700 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5/O
                         net (fo=2, unplaced)         1.122     5.822    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5_n_0
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.946 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/O
                         net (fo=58, unplaced)        0.535     6.481    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/next_state
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     6.605 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_3/O
                         net (fo=65, unplaced)        1.200     7.805    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_adr[2]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.929 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_2/O
                         net (fo=36, unplaced)        0.523     8.452    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_valid_reg
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.116     8.568 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_1/O
                         net (fo=32, unplaced)        0.847     9.415    design_1_i/caravel_0/inst/soc/core/VexRiscv_n_331
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655    26.505    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[12]/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDRE (Setup_fdre_C_R)       -0.557    25.622    design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[12]
  -------------------------------------------------------------------
                         required time                         25.622    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                 16.206    

Slack (MET) :             16.206ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.715ns  (logic 1.385ns (17.952%)  route 6.330ns (82.048%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=875, unplaced)       0.946     3.124    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[0]_3
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[29]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.419 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[29]_i_6/O
                         net (fo=11, unplaced)        1.157     4.576    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[31]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.700 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5/O
                         net (fo=2, unplaced)         1.122     5.822    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5_n_0
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.946 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/O
                         net (fo=58, unplaced)        0.535     6.481    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/next_state
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     6.605 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_3/O
                         net (fo=65, unplaced)        1.200     7.805    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_adr[2]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.929 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_2/O
                         net (fo=36, unplaced)        0.523     8.452    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_valid_reg
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.116     8.568 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_1/O
                         net (fo=32, unplaced)        0.847     9.415    design_1_i/caravel_0/inst/soc/core/VexRiscv_n_331
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655    26.505    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[13]/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDRE (Setup_fdre_C_R)       -0.557    25.622    design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[13]
  -------------------------------------------------------------------
                         required time                         25.622    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                 16.206    

Slack (MET) :             16.206ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.715ns  (logic 1.385ns (17.952%)  route 6.330ns (82.048%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=875, unplaced)       0.946     3.124    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[0]_3
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[29]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.419 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[29]_i_6/O
                         net (fo=11, unplaced)        1.157     4.576    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[31]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.700 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5/O
                         net (fo=2, unplaced)         1.122     5.822    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5_n_0
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.946 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/O
                         net (fo=58, unplaced)        0.535     6.481    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/next_state
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     6.605 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_3/O
                         net (fo=65, unplaced)        1.200     7.805    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_adr[2]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.929 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_2/O
                         net (fo=36, unplaced)        0.523     8.452    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_valid_reg
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.116     8.568 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_1/O
                         net (fo=32, unplaced)        0.847     9.415    design_1_i/caravel_0/inst/soc/core/VexRiscv_n_331
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655    26.505    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[14]/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDRE (Setup_fdre_C_R)       -0.557    25.622    design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[14]
  -------------------------------------------------------------------
                         required time                         25.622    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                 16.206    

Slack (MET) :             16.206ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.715ns  (logic 1.385ns (17.952%)  route 6.330ns (82.048%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=875, unplaced)       0.946     3.124    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[0]_3
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[29]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.419 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[29]_i_6/O
                         net (fo=11, unplaced)        1.157     4.576    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[31]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.700 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5/O
                         net (fo=2, unplaced)         1.122     5.822    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5_n_0
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.946 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/O
                         net (fo=58, unplaced)        0.535     6.481    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/next_state
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     6.605 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_3/O
                         net (fo=65, unplaced)        1.200     7.805    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_adr[2]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.929 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_2/O
                         net (fo=36, unplaced)        0.523     8.452    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_valid_reg
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.116     8.568 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_1/O
                         net (fo=32, unplaced)        0.847     9.415    design_1_i/caravel_0/inst/soc/core/VexRiscv_n_331
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655    26.505    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[15]/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDRE (Setup_fdre_C_R)       -0.557    25.622    design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[15]
  -------------------------------------------------------------------
                         required time                         25.622    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                 16.206    

Slack (MET) :             16.206ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.715ns  (logic 1.385ns (17.952%)  route 6.330ns (82.048%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=875, unplaced)       0.946     3.124    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[0]_3
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[29]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.419 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[29]_i_6/O
                         net (fo=11, unplaced)        1.157     4.576    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[31]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.700 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5/O
                         net (fo=2, unplaced)         1.122     5.822    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_5_n_0
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.946 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_3/O
                         net (fo=58, unplaced)        0.535     6.481    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/next_state
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     6.605 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_3/O
                         net (fo=65, unplaced)        1.200     7.805    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_adr[2]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.929 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_2/O
                         net (fo=36, unplaced)        0.523     8.452    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_valid_reg
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.116     8.568 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_payload_data[31]_i_1/O
                         net (fo=32, unplaced)        0.847     9.415    design_1_i/caravel_0/inst/soc/core/VexRiscv_n_331
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655    26.505    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[16]/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDRE (Setup_fdre_C_R)       -0.557    25.622    design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[16]
  -------------------------------------------------------------------
                         required time                         25.622    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                 16.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.762ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.191ns (11.897%)  route 1.414ns (88.103%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/gpio_control_in_1[6]/clock
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0/I3
                         LUT6 (Prop_lut6_I3_O)        0.100     1.605 r  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0/O
                         net (fo=2, unplaced)         0.000     1.605    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[14]
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/C
                         clock pessimism              0.000     1.700    
                         clock uncertainty            0.377     2.077    
                         FDRE (Hold_fdre_C_D)         0.290     2.367    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                 -0.762    

Slack (VIOLATED) :        -0.762ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.191ns (11.897%)  route 1.414ns (88.103%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/gpio_control_in_1[7]/clock
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0/I3
                         LUT6 (Prop_lut6_I3_O)        0.100     1.605 r  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0/O
                         net (fo=2, unplaced)         0.000     1.605    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[15]
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/C
                         clock pessimism              0.000     1.700    
                         clock uncertainty            0.377     2.077    
                         FDRE (Hold_fdre_C_D)         0.290     2.367    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                 -0.762    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, unplaced)         0.081     0.801    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.021     0.718    
                         FDPE (Hold_fdpe_C_D)         0.038     0.756    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, unplaced)         0.081     0.801    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.021     0.718    
                         FDRE (Hold_fdre_C_D)         0.038     0.756    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, unplaced)         0.081     0.801    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.021     0.718    
                         FDRE (Hold_fdre_C_D)         0.038     0.756    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=1, unplaced)         0.081     0.801    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                         clock pessimism             -0.021     0.718    
                         FDRE (Hold_fdre_C_D)         0.038     0.756    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, unplaced)         0.081     0.801    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.021     0.718    
                         FDRE (Hold_fdre_C_D)         0.038     0.756    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, unplaced)         0.081     0.801    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.021     0.718    
                         FDRE (Hold_fdre_C_D)         0.038     0.756    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=1, unplaced)         0.081     0.801    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                         clock pessimism             -0.021     0.718    
                         FDRE (Hold_fdre_C_D)         0.038     0.756    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, unplaced)         0.081     0.801    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.021     0.718    
                         FDRE (Hold_fdre_C_D)         0.038     0.756    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         25.000      21.637               design_1_i/caravel_0/inst/mprj/mprj/user_bram/RAM_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         25.000      21.637               design_1_i/caravel_0/inst/mprj/mprj/user_bram/RAM_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         25.000      21.637               design_1_i/caravel_0/inst/mprj/mprj/user_bram/RAM_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         25.000      21.637               design_1_i/caravel_0/inst/mprj/mprj/user_bram/RAM_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         25.000      21.637               design_1_i/caravel_0/inst/mprj/mprj/user_bram/RAM_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         25.000      21.637               design_1_i/caravel_0/inst/mprj/mprj/user_bram/RAM_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         25.000      21.637               design_1_i/caravel_0/inst/mprj/mprj/user_bram/RAM_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         25.000      21.637               design_1_i/caravel_0/inst/mprj/mprj/user_bram/RAM_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         25.000      21.637               design_1_i/caravel_0/inst/mprj/mprj/user_bram/RAM_reg_0_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         25.000      21.637               design_1_i/caravel_0/inst/mprj/mprj/user_bram/RAM_reg_0_1_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       21.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.681ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.727%)  route 1.589ns (67.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, unplaced)         0.741     2.919    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.214 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.848     4.062    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655    26.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    25.785    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         25.785    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.727%)  route 1.589ns (67.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, unplaced)         0.741     2.919    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.214 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.848     4.062    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655    26.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    25.785    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         25.785    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.727%)  route 1.589ns (67.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, unplaced)         0.741     2.919    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.214 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.848     4.062    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655    26.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    25.785    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         25.785    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.727%)  route 1.589ns (67.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, unplaced)         0.741     2.919    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.214 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.848     4.062    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655    26.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    25.785    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         25.785    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.727%)  route 1.589ns (67.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, unplaced)         0.741     2.919    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.214 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.848     4.062    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655    26.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    25.785    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         25.785    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.727%)  route 1.589ns (67.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, unplaced)         0.741     2.919    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.214 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.848     4.062    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655    26.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    25.785    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         25.785    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.727%)  route 1.589ns (67.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, unplaced)         0.741     2.919    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.214 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.848     4.062    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655    26.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    25.785    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         25.785    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.727%)  route 1.589ns (67.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, unplaced)         0.741     2.919    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.214 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.848     4.062    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655    26.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    25.785    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         25.785    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.727%)  route 1.589ns (67.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, unplaced)         0.741     2.919    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.214 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.848     4.062    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655    26.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    25.785    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         25.785    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.764ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.727%)  route 1.589ns (67.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, unplaced)         0.741     2.919    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.214 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.848     4.062    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
                         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655    26.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
                         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDCE (Recov_fdce_C_CLR)     -0.352    25.827    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         25.827    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 21.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.245ns (33.190%)  route 0.493ns (66.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, unplaced)         0.136     0.856    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.954 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.357     1.311    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
                         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
                         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.021     0.718    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.630    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.245ns (33.190%)  route 0.493ns (66.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, unplaced)         0.136     0.856    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.954 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.357     1.311    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
                         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
                         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.021     0.718    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.630    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.245ns (33.190%)  route 0.493ns (66.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, unplaced)         0.136     0.856    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.954 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.357     1.311    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
                         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
                         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.021     0.718    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.630    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.245ns (33.190%)  route 0.493ns (66.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, unplaced)         0.136     0.856    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.954 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.357     1.311    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
                         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
                         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.021     0.718    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.630    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.245ns (33.190%)  route 0.493ns (66.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, unplaced)         0.136     0.856    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.954 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.357     1.311    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
                         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
                         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.021     0.718    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.630    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.245ns (33.190%)  route 0.493ns (66.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, unplaced)         0.136     0.856    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.954 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.357     1.311    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
                         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
                         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.021     0.718    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.630    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.245ns (33.190%)  route 0.493ns (66.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, unplaced)         0.136     0.856    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.954 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.357     1.311    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
                         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
                         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.021     0.718    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.630    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.245ns (33.190%)  route 0.493ns (66.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, unplaced)         0.136     0.856    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.954 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.357     1.311    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
                         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
                         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.021     0.718    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.630    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.245ns (33.190%)  route 0.493ns (66.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, unplaced)         0.136     0.856    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.954 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.357     1.311    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
                         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
                         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.021     0.718    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.630    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.245ns (33.190%)  route 0.493ns (66.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, unplaced)         0.136     0.856    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.954 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.357     1.311    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
                         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
                         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.021     0.718    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.630    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.681    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.907ns  (logic 1.959ns (39.923%)  route 2.948ns (60.077%))
  Logic Levels:           5  (FDCE=1 LDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
                         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q
                         net (fo=6, unplaced)         0.502     1.020    design_1_i/caravel_0/inst/housekeeping/p_47_in[1]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     1.315 r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=499, unplaced)       0.916     2.231    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg_P_0
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.129 f  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]_LDC/Q
                         net (fo=1, unplaced)         1.111     4.240    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]_LDC_n_0
                                                                      f  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.364 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.419     4.783    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0_i_1_n_0
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.907 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=3, unplaced)         0.000     4.907    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655     1.505    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.924ns  (logic 0.124ns (13.424%)  route 0.800ns (86.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
                                                                      f  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     0.924 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, unplaced)         0.000     0.924    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655     1.505    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.045ns (11.777%)  route 0.337ns (88.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
                                                                      f  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.382 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, unplaced)         0.000     0.382    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.262ns (47.865%)  route 0.285ns (52.135%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg_P/C
                         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg_P/Q
                         net (fo=2, unplaced)         0.285     0.449    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg_P_n_0
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     0.547 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=3, unplaced)         0.000     0.547    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.106ns  (logic 1.919ns (37.583%)  route 3.187ns (62.417%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.178 f  design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg/Q
                         net (fo=1, unplaced)         0.741     2.919    design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre
                                                                      f  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.214 r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=499, unplaced)       0.916     4.130    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg_P_0
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     5.028 f  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]_LDC/Q
                         net (fo=1, unplaced)         1.111     6.139    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]_LDC_n_0
                                                                      f  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.263 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.419     6.682    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0_i_1_n_0
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     6.806 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=3, unplaced)         0.000     6.806    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655     1.505    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.052ns  (logic 0.773ns (37.671%)  route 1.279ns (62.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, unplaced)        0.388     2.566    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
                                                                      r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.295     2.861 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=186, unplaced)       0.891     3.752    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655     1.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.052ns  (logic 0.773ns (37.671%)  route 1.279ns (62.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, unplaced)        0.388     2.566    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
                                                                      r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.295     2.861 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=186, unplaced)       0.891     3.752    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655     1.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/mprj/uart/transmission/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.245ns (43.596%)  route 0.317ns (56.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/mprj/uart/transmission/clock
                         FDPE                                         r  design_1_i/caravel_0/inst/mprj/uart/transmission/tx_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 r  design_1_i/caravel_0/inst/mprj/uart/transmission/tx_reg/Q
                         net (fo=2, unplaced)         0.317     1.037    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/user_io_out[0]
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.135 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=3, unplaced)         0.000     1.135    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.245ns (31.245%)  route 0.539ns (68.755%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, unplaced)        0.164     0.883    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
                                                                      r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     0.981 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=186, unplaced)       0.376     1.357    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.245ns (31.245%)  route 0.539ns (68.755%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, unplaced)        0.164     0.883    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
                                                                      r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     0.981 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=186, unplaced)       0.376     1.357    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2266 Endpoints
Min Delay          2266 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.372ns  (logic 0.659ns (15.073%)  route 3.713ns (84.927%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=57, unplaced)        0.988     2.107    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.231 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     2.691    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.807 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     3.737    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[7]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.861 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[7]_i_1/O
                         net (fo=8, unplaced)         0.511     4.372    design_1_i/caravel_0/inst/housekeeping/hkspi_n_121
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.372ns  (logic 0.659ns (15.073%)  route 3.713ns (84.927%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=57, unplaced)        0.988     2.107    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.231 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     2.691    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.807 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     3.737    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.861 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/O
                         net (fo=8, unplaced)         0.511     4.372    design_1_i/caravel_0/inst/housekeeping/hkspi_n_120
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.372ns  (logic 0.659ns (15.073%)  route 3.713ns (84.927%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=57, unplaced)        0.988     2.107    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.231 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     2.691    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.807 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     3.737    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.861 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/O
                         net (fo=8, unplaced)         0.511     4.372    design_1_i/caravel_0/inst/housekeeping/hkspi_n_120
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.372ns  (logic 0.659ns (15.073%)  route 3.713ns (84.927%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=57, unplaced)        0.988     2.107    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.231 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     2.691    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.807 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     3.737    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.861 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/O
                         net (fo=8, unplaced)         0.511     4.372    design_1_i/caravel_0/inst/housekeeping/hkspi_n_120
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.372ns  (logic 0.659ns (15.073%)  route 3.713ns (84.927%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=57, unplaced)        0.988     2.107    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.231 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     2.691    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.807 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     3.737    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.861 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/O
                         net (fo=8, unplaced)         0.511     4.372    design_1_i/caravel_0/inst/housekeeping/hkspi_n_120
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.372ns  (logic 0.659ns (15.073%)  route 3.713ns (84.927%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=57, unplaced)        0.988     2.107    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.231 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     2.691    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.807 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     3.737    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.861 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/O
                         net (fo=8, unplaced)         0.511     4.372    design_1_i/caravel_0/inst/housekeeping/hkspi_n_120
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.372ns  (logic 0.659ns (15.073%)  route 3.713ns (84.927%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=57, unplaced)        0.988     2.107    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.231 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     2.691    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.807 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     3.737    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.861 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/O
                         net (fo=8, unplaced)         0.511     4.372    design_1_i/caravel_0/inst/housekeeping/hkspi_n_120
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.372ns  (logic 0.659ns (15.073%)  route 3.713ns (84.927%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=57, unplaced)        0.988     2.107    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.231 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     2.691    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.807 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     3.737    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[23]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.861 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[23]_i_1/O
                         net (fo=8, unplaced)         0.511     4.372    design_1_i/caravel_0/inst/housekeeping/hkspi_n_119
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.372ns  (logic 0.659ns (15.073%)  route 3.713ns (84.927%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=57, unplaced)        0.988     2.107    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.231 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     2.691    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.807 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     3.737    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[23]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.861 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[23]_i_1/O
                         net (fo=8, unplaced)         0.511     4.372    design_1_i/caravel_0/inst/housekeeping/hkspi_n_119
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.372ns  (logic 0.659ns (15.073%)  route 3.713ns (84.927%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=57, unplaced)        0.988     2.107    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.231 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     2.691    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.807 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     3.737    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[23]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.861 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[23]_i_1/O
                         net (fo=8, unplaced)         0.511     4.372    design_1_i/caravel_0/inst/housekeeping/hkspi_n_119
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1_c/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1_c_0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1_c/C
                         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1_c/Q
                         net (fo=1, unplaced)         0.141     0.305    design_1_i/caravel_0/inst/gpio_control_in_1_c_n_0
                         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1_c_0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1_c_0/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1_c_1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_0/C
                         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_0/Q
                         net (fo=1, unplaced)         0.141     0.305    design_1_i/caravel_0/inst/gpio_control_in_1_c_0_n_0
                         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1_c_1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1_c_1/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1_c_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_1/C
                         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_1/Q
                         net (fo=1, unplaced)         0.141     0.305    design_1_i/caravel_0/inst/gpio_control_in_1_c_1_n_0
                         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1_c_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1_c_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1_c_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_2/C
                         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_2/Q
                         net (fo=1, unplaced)         0.141     0.305    design_1_i/caravel_0/inst/gpio_control_in_1_c_2_n_0
                         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1_c_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1_c_3/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1_c_4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_3/C
                         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_3/Q
                         net (fo=1, unplaced)         0.141     0.305    design_1_i/caravel_0/inst/gpio_control_in_1_c_3_n_0
                         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1_c_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1_c_4/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1_c_5/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_4/C
                         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_4/Q
                         net (fo=1, unplaced)         0.141     0.305    design_1_i/caravel_0/inst/gpio_control_in_1_c_4_n_0
                         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1_c_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1_c_5/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1_c_6/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_5/C
                         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_5/Q
                         net (fo=1, unplaced)         0.141     0.305    design_1_i/caravel_0/inst/gpio_control_in_1_c_5_n_0
                         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1_c_6/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[6]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.098ns (32.002%)  route 0.208ns (67.998%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[6]/Q
                         net (fo=4, unplaced)         0.208     0.208    design_1_i/caravel_0/inst/housekeeping/hkspi/idata[7]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     0.306 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_2/O
                         net (fo=45, unplaced)        0.000     0.306    design_1_i/caravel_0/inst/housekeeping/hkspi_n_135
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[6]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.098ns (32.002%)  route 0.208ns (67.998%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[6]/Q
                         net (fo=4, unplaced)         0.208     0.208    design_1_i/caravel_0/inst/housekeeping/hkspi/idata[7]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     0.306 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_2/O
                         net (fo=45, unplaced)        0.000     0.306    design_1_i/caravel_0/inst/housekeeping/hkspi_n_135
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[6]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.098ns (32.002%)  route 0.208ns (67.998%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[6]/Q
                         net (fo=4, unplaced)         0.208     0.208    design_1_i/caravel_0/inst/housekeeping/hkspi/idata[7]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     0.306 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_2/O
                         net (fo=45, unplaced)        0.000     0.306    design_1_i/caravel_0/inst/housekeeping/hkspi_n_135
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay          2333 Endpoints
Min Delay          2333 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.885ns  (logic 1.137ns (23.275%)  route 3.748ns (76.725%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.178 f  design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/Q
                         net (fo=15, unplaced)        0.859     3.037    design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure_reg[35][9][4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.332 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=57, unplaced)        0.988     4.320    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.444 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     4.904    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     5.020 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     5.950    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[7]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.074 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[7]_i_1/O
                         net (fo=8, unplaced)         0.511     6.585    design_1_i/caravel_0/inst/housekeeping/hkspi_n_121
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.885ns  (logic 1.137ns (23.275%)  route 3.748ns (76.725%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.178 f  design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/Q
                         net (fo=15, unplaced)        0.859     3.037    design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure_reg[35][9][4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.332 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=57, unplaced)        0.988     4.320    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.444 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     4.904    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     5.020 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     5.950    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.074 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/O
                         net (fo=8, unplaced)         0.511     6.585    design_1_i/caravel_0/inst/housekeeping/hkspi_n_120
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.885ns  (logic 1.137ns (23.275%)  route 3.748ns (76.725%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.178 f  design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/Q
                         net (fo=15, unplaced)        0.859     3.037    design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure_reg[35][9][4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.332 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=57, unplaced)        0.988     4.320    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.444 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     4.904    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     5.020 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     5.950    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.074 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/O
                         net (fo=8, unplaced)         0.511     6.585    design_1_i/caravel_0/inst/housekeeping/hkspi_n_120
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.885ns  (logic 1.137ns (23.275%)  route 3.748ns (76.725%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.178 f  design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/Q
                         net (fo=15, unplaced)        0.859     3.037    design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure_reg[35][9][4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.332 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=57, unplaced)        0.988     4.320    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.444 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     4.904    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     5.020 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     5.950    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.074 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/O
                         net (fo=8, unplaced)         0.511     6.585    design_1_i/caravel_0/inst/housekeeping/hkspi_n_120
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.885ns  (logic 1.137ns (23.275%)  route 3.748ns (76.725%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.178 f  design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/Q
                         net (fo=15, unplaced)        0.859     3.037    design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure_reg[35][9][4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.332 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=57, unplaced)        0.988     4.320    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.444 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     4.904    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     5.020 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     5.950    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.074 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/O
                         net (fo=8, unplaced)         0.511     6.585    design_1_i/caravel_0/inst/housekeeping/hkspi_n_120
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.885ns  (logic 1.137ns (23.275%)  route 3.748ns (76.725%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.178 f  design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/Q
                         net (fo=15, unplaced)        0.859     3.037    design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure_reg[35][9][4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.332 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=57, unplaced)        0.988     4.320    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.444 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     4.904    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     5.020 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     5.950    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.074 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/O
                         net (fo=8, unplaced)         0.511     6.585    design_1_i/caravel_0/inst/housekeeping/hkspi_n_120
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.885ns  (logic 1.137ns (23.275%)  route 3.748ns (76.725%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.178 f  design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/Q
                         net (fo=15, unplaced)        0.859     3.037    design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure_reg[35][9][4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.332 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=57, unplaced)        0.988     4.320    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.444 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     4.904    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     5.020 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     5.950    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.074 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/O
                         net (fo=8, unplaced)         0.511     6.585    design_1_i/caravel_0/inst/housekeeping/hkspi_n_120
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.885ns  (logic 1.137ns (23.275%)  route 3.748ns (76.725%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.178 f  design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/Q
                         net (fo=15, unplaced)        0.859     3.037    design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure_reg[35][9][4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.332 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=57, unplaced)        0.988     4.320    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.444 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     4.904    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     5.020 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     5.950    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[23]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.074 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[23]_i_1/O
                         net (fo=8, unplaced)         0.511     6.585    design_1_i/caravel_0/inst/housekeeping/hkspi_n_119
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.885ns  (logic 1.137ns (23.275%)  route 3.748ns (76.725%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.178 f  design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/Q
                         net (fo=15, unplaced)        0.859     3.037    design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure_reg[35][9][4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.332 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=57, unplaced)        0.988     4.320    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.444 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     4.904    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     5.020 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     5.950    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[23]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.074 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[23]_i_1/O
                         net (fo=8, unplaced)         0.511     6.585    design_1_i/caravel_0/inst/housekeeping/hkspi_n_119
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.885ns  (logic 1.137ns (23.275%)  route 3.748ns (76.725%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.178 f  design_1_i/caravel_0/inst/housekeeping/wbbd_addr_reg[4]/Q
                         net (fo=15, unplaced)        0.859     3.037    design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure_reg[35][9][4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.332 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=57, unplaced)        0.988     4.320    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.444 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     4.904    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     5.020 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     5.950    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[23]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.074 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[23]_i_1/O
                         net (fo=8, unplaced)         0.511     6.585    design_1_i/caravel_0/inst/housekeeping/hkspi_n_119
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[12]/Q
                         net (fo=1, unplaced)         0.131     0.851    design_1_i/caravel_0/inst/housekeeping/hkspi/shift_register_reg[0][0]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/shift_register[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.949 r  design_1_i/caravel_0/inst/housekeeping/hkspi/shift_register[0]_i_1/O
                         net (fo=2, unplaced)         0.000     0.949    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/D[0]
                         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_data_staging_2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.248ns (65.419%)  route 0.131ns (34.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_2_reg[12]/Q
                         net (fo=1, unplaced)         0.131     0.851    design_1_i/caravel_0/inst/housekeeping/hkspi/shift_register_reg[0]_0[0]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/shift_register[0]_i_1__0/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     0.952 r  design_1_i/caravel_0/inst/housekeeping/hkspi/shift_register[0]_i_1__0/O
                         net (fo=2, unplaced)         0.000     0.952    design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/D[0]
                         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.245ns (58.696%)  route 0.172ns (41.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=93, unplaced)        0.172     0.892    design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/gpio_configure[3][8]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.990 r  design_1_i/caravel_0/inst/housekeeping/gpio_configure[3][8]_i_1/O
                         net (fo=92, unplaced)        0.000     0.990    design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data[0]
                         FDPE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.245ns (58.696%)  route 0.172ns (41.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=93, unplaced)        0.172     0.892    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][10]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.990 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][10]_i_1/O
                         net (fo=88, unplaced)        0.000     0.990    design_1_i/caravel_0/inst/housekeeping/hkspi_n_133
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.245ns (58.696%)  route 0.172ns (41.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=93, unplaced)        0.172     0.892    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][11]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.990 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][11]_i_1/O
                         net (fo=88, unplaced)        0.000     0.990    design_1_i/caravel_0/inst/housekeeping/hkspi_n_132
                         FDPE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.245ns (58.696%)  route 0.172ns (41.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=93, unplaced)        0.172     0.892    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.990 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_2/O
                         net (fo=87, unplaced)        0.000     0.990    design_1_i/caravel_0/inst/housekeeping/hkspi_n_131
                         FDPE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.245ns (58.696%)  route 0.172ns (41.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=93, unplaced)        0.172     0.892    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][9]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.990 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][9]_i_1/O
                         net (fo=88, unplaced)        0.000     0.990    design_1_i/caravel_0/inst/housekeeping/p_0_in
                         FDPE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.245ns (58.696%)  route 0.172ns (41.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=93, unplaced)        0.172     0.892    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][10]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.990 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][10]_i_1/O
                         net (fo=88, unplaced)        0.000     0.990    design_1_i/caravel_0/inst/housekeeping/hkspi_n_133
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.245ns (58.696%)  route 0.172ns (41.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=93, unplaced)        0.172     0.892    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][11]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.990 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][11]_i_1/O
                         net (fo=88, unplaced)        0.000     0.990    design_1_i/caravel_0/inst/housekeeping/hkspi_n_132
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.245ns (58.696%)  route 0.172ns (41.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=93, unplaced)        0.172     0.892    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.990 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_2/O
                         net (fo=87, unplaced)        0.000     0.990    design_1_i/caravel_0/inst/housekeeping/hkspi_n_131
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           466 Endpoints
Min Delay           466 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.459ns  (logic 1.328ns (24.327%)  route 4.131ns (75.673%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 f  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, unplaced)       0.574     1.693    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_24/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.817 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_24/O
                         net (fo=1, unplaced)         0.000     1.817    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_24_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[28]_i_14/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.064 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[28]_i_14/O
                         net (fo=1, unplaced)         0.905     2.969    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[28]_i_14_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     3.267 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6/O
                         net (fo=1, unplaced)         0.902     4.169    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.293 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3/O
                         net (fo=1, unplaced)         0.449     4.742    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.866 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_1/O
                         net (fo=5, unplaced)         0.477     5.343    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[5]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[4]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.459 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[4]_i_1/O
                         net (fo=1, unplaced)         0.000     5.459    design_1_i/caravel_0/inst/housekeeping/hkspi_n_83
                         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/housekeeping/clock
                         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.006ns  (logic 1.328ns (26.528%)  route 3.678ns (73.472%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, unplaced)       0.574     1.693    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_29/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.817 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_29/O
                         net (fo=1, unplaced)         0.449     2.266    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_29_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_23/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.390 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_23/O
                         net (fo=1, unplaced)         0.902     3.292    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_23_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.416 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14/O
                         net (fo=1, unplaced)         0.000     3.416    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.663 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7/O
                         net (fo=1, unplaced)         0.452     4.115    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.298     4.413 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_3/O
                         net (fo=5, unplaced)         0.477     4.890    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_28
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[7]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.006 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[7]_i_2/O
                         net (fo=1, unplaced)         0.000     5.006    design_1_i/caravel_0/inst/housekeeping/hkspi_n_81
                         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/housekeeping/clock
                         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.985ns  (logic 1.757ns (35.246%)  route 3.228ns (64.754%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, unplaced)       0.574     1.693    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_31/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.817 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_31/O
                         net (fo=1, unplaced)         0.449     2.266    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_31_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_23/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.390 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_23/O
                         net (fo=1, unplaced)         0.000     2.390    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_23_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_14/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.637 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_14/O
                         net (fo=1, unplaced)         0.452     3.089    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_14_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.298     3.387 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_9/O
                         net (fo=1, unplaced)         0.000     3.387    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_9_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_3/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.634 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_3/O
                         net (fo=1, unplaced)         0.452     4.086    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_3_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.298     4.384 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=5, unplaced)         0.477     4.861    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_27
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[5]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.985 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[5]_i_1/O
                         net (fo=1, unplaced)         0.000     4.985    design_1_i/caravel_0/inst/housekeeping/hkspi_n_82
                         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/housekeeping/clock
                         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.975ns  (logic 1.751ns (35.196%)  route 3.224ns (64.804%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, unplaced)       0.574     1.693    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_36/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.817 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_36/O
                         net (fo=1, unplaced)         0.449     2.266    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_36_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_28/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.390 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_28/O
                         net (fo=1, unplaced)         0.000     2.390    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_28_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_19/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.637 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_19/O
                         net (fo=1, unplaced)         0.452     3.089    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_19_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_13/I0
                         LUT6 (Prop_lut6_I0_O)        0.298     3.387 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_13/O
                         net (fo=1, unplaced)         0.449     3.836    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_13_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.960 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_9/O
                         net (fo=1, unplaced)         0.000     3.960    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_9_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     4.201 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5/O
                         net (fo=4, unplaced)         0.476     4.677    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[14]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.298     4.975 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[14]_i_1/O
                         net (fo=1, unplaced)         0.000     4.975    design_1_i/caravel_0/inst/housekeeping/hkspi_n_162
                         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/housekeeping/clock
                         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.975ns  (logic 1.751ns (35.196%)  route 3.224ns (64.804%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, unplaced)       0.574     1.693    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_36/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.817 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_36/O
                         net (fo=1, unplaced)         0.449     2.266    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_36_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_28/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.390 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_28/O
                         net (fo=1, unplaced)         0.000     2.390    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_28_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_19/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.637 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_19/O
                         net (fo=1, unplaced)         0.452     3.089    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_19_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_13/I0
                         LUT6 (Prop_lut6_I0_O)        0.298     3.387 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_13/O
                         net (fo=1, unplaced)         0.449     3.836    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_13_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.960 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_9/O
                         net (fo=1, unplaced)         0.000     3.960    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_9_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     4.201 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5/O
                         net (fo=4, unplaced)         0.476     4.677    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.298     4.975 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_1/O
                         net (fo=2, unplaced)         0.000     4.975    design_1_i/caravel_0/inst/housekeeping/hkspi_n_161
                         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/housekeeping/clock
                         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.975ns  (logic 1.751ns (35.196%)  route 3.224ns (64.804%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, unplaced)       0.574     1.693    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_36/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.817 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_36/O
                         net (fo=1, unplaced)         0.449     2.266    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_36_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_28/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.390 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_28/O
                         net (fo=1, unplaced)         0.000     2.390    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_28_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_19/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.637 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_19/O
                         net (fo=1, unplaced)         0.452     3.089    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_19_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_13/I0
                         LUT6 (Prop_lut6_I0_O)        0.298     3.387 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_13/O
                         net (fo=1, unplaced)         0.449     3.836    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_13_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.960 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_9/O
                         net (fo=1, unplaced)         0.000     3.960    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_9_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     4.201 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5/O
                         net (fo=4, unplaced)         0.476     4.677    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.298     4.975 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_1/O
                         net (fo=2, unplaced)         0.000     4.975    design_1_i/caravel_0/inst/housekeeping/hkspi_n_161
                         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/housekeeping/clock
                         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.967ns  (logic 1.743ns (35.092%)  route 3.224ns (64.908%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=270, unplaced)       0.574     1.693    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[0]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_36/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.817 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_36/O
                         net (fo=1, unplaced)         0.449     2.266    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_36_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_28/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.390 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_28/O
                         net (fo=1, unplaced)         0.000     2.390    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_28_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_19/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.637 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_19/O
                         net (fo=1, unplaced)         0.452     3.089    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_19_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_13/I0
                         LUT6 (Prop_lut6_I0_O)        0.298     3.387 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_13/O
                         net (fo=1, unplaced)         0.449     3.836    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_13_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.960 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_9/O
                         net (fo=1, unplaced)         0.000     3.960    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_9_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     4.201 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5/O
                         net (fo=4, unplaced)         0.476     4.677    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[6]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.290     4.967 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[6]_i_2/O
                         net (fo=1, unplaced)         0.000     4.967    design_1_i/caravel_0/inst/housekeeping/hkspi_n_163
                         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/housekeeping/clock
                         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.937ns  (logic 1.959ns (39.680%)  route 2.978ns (60.320%))
  Logic Levels:           5  (FDCE=1 LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
                         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q
                         net (fo=6, unplaced)         0.502     1.020    design_1_i/caravel_0/inst/housekeeping/p_47_in[1]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     1.315 r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=499, unplaced)       0.916     2.231    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg_P_0
                                                                      r  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.129 f  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]_LDC/Q
                         net (fo=1, unplaced)         1.111     4.240    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]_LDC_n_0
                                                                      f  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mprj_o[0]_INST_0_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.364 r  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mprj_o[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.449     4.813    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mprj_o[0]_INST_0_i_1_n_0
                                                                      r  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mprj_o[0]_INST_0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.937 r  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mprj_o[0]_INST_0/O
                         net (fo=2, unplaced)         0.000     4.937    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[0]
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655     1.505    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.937ns  (logic 1.959ns (39.680%)  route 2.978ns (60.320%))
  Logic Levels:           5  (FDCE=1 LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
                         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q
                         net (fo=6, unplaced)         0.502     1.020    design_1_i/caravel_0/inst/housekeeping/p_47_in[1]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     1.315 r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=499, unplaced)       0.916     2.231    design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg_P_0
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.129 f  design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]_LDC/Q
                         net (fo=1, unplaced)         1.111     4.240    design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]_LDC_n_0
                                                                      f  design_1_i/caravel_0/inst/gpio_control_in_1[2]/mprj_o[10]_INST_0_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.364 r  design_1_i/caravel_0/inst/gpio_control_in_1[2]/mprj_o[10]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.449     4.813    design_1_i/caravel_0/inst/gpio_control_in_1[2]/mprj_o[10]_INST_0_i_1_n_0
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1[2]/mprj_o[10]_INST_0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.937 r  design_1_i/caravel_0/inst/gpio_control_in_1[2]/mprj_o[10]_INST_0/O
                         net (fo=2, unplaced)         0.000     4.937    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[10]
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655     1.505    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.937ns  (logic 1.959ns (39.680%)  route 2.978ns (60.320%))
  Logic Levels:           5  (FDCE=1 LDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
                         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q
                         net (fo=6, unplaced)         0.502     1.020    design_1_i/caravel_0/inst/housekeeping/p_47_in[1]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     1.315 r  design_1_i/caravel_0/inst/housekeeping/shift_register[12]_i_2/O
                         net (fo=499, unplaced)       0.916     2.231    design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg_P_0
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]_LDC/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     3.129 f  design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]_LDC/Q
                         net (fo=1, unplaced)         1.111     4.240    design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]_LDC_n_0
                                                                      f  design_1_i/caravel_0/inst/gpio_control_in_1[5]/mprj_o[13]_INST_0_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.364 r  design_1_i/caravel_0/inst/gpio_control_in_1[5]/mprj_o[13]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.449     4.813    design_1_i/caravel_0/inst/gpio_control_in_1[5]/mprj_o[13]_INST_0_i_1_n_0
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1[5]/mprj_o[13]_INST_0/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.937 r  design_1_i/caravel_0/inst/gpio_control_in_1[5]/mprj_o[13]_INST_0/O
                         net (fo=2, unplaced)         0.000     4.937    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[13]
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.655     1.505    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_reg/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_dq_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.098ns (40.968%)  route 0.141ns (59.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 f  design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_reg/Q
                         net (fo=4, unplaced)         0.141     0.141    design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmtsoc_litespisdrphycore_dq_i[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.239 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmtsoc_litespisdrphycore_dq_i[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.239    design_1_i/caravel_0/inst/soc/core/flash_io1_di
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_dq_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_dq_i_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/irq_spi_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/soc/core/multiregimpl134_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.501%)  route 0.148ns (47.499%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/irq_spi_reg/C
                         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/housekeeping/irq_spi_reg/Q
                         net (fo=3, unplaced)         0.148     0.312    design_1_i/caravel_0/inst/soc/core/user_irq[0]
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/multiregimpl134_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/multiregimpl134_regs0_reg/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_user_delay_reg/Q
                            (internal pin)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.098ns (25.368%)  route 0.288ns (74.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 f  design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_user_delay_reg/Q
                         net (fo=3, unplaced)         0.288     0.288    design_1_i/caravel_0/inst/gpio_control_in_1[2]/pass_thru_user_delay
                                                                      f  design_1_i/caravel_0/inst/gpio_control_in_1[2]/mprj_o[10]_INST_0/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     0.386 r  design_1_i/caravel_0/inst/gpio_control_in_1[2]/mprj_o[10]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.386    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[10]
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_user_delay_reg/Q
                            (internal pin)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.098ns (25.368%)  route 0.288ns (74.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 f  design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_user_delay_reg/Q
                         net (fo=3, unplaced)         0.288     0.288    design_1_i/caravel_0/inst/gpio_control_in_1[0]/pass_thru_user_delay
                                                                      f  design_1_i/caravel_0/inst/gpio_control_in_1[0]/mprj_o[8]_INST_0/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     0.386 r  design_1_i/caravel_0/inst/gpio_control_in_1[0]/mprj_o[8]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.386    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[8]
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_user_reg/Q
                            (internal pin)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.098ns (25.368%)  route 0.288ns (74.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 f  design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_user_reg/Q
                         net (fo=3, unplaced)         0.288     0.288    design_1_i/caravel_0/inst/gpio_control_in_1[1]/pass_thru_user
                                                                      f  design_1_i/caravel_0/inst/gpio_control_in_1[1]/mprj_o[9]_INST_0/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     0.386 r  design_1_i/caravel_0/inst/gpio_control_in_1[1]/mprj_o[9]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.386    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[9]
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.262ns (66.651%)  route 0.131ns (33.349%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg_P/C
                         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg_P/Q
                         net (fo=1, unplaced)         0.131     0.295    design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg_P_n_0
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1[2]/mprj_en[10]_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.393 r  design_1_i/caravel_0/inst/gpio_control_in_1[2]/mprj_en[10]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.393    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_en[10]
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.262ns (66.651%)  route 0.131ns (33.349%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg_P/C
                         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg_P/Q
                         net (fo=1, unplaced)         0.131     0.295    design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg_P_n_0
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1[3]/mprj_en[11]_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.393 r  design_1_i/caravel_0/inst/gpio_control_in_1[3]/mprj_en[11]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.393    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_en[11]
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.262ns (66.651%)  route 0.131ns (33.349%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg_P/C
                         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg_P/Q
                         net (fo=1, unplaced)         0.131     0.295    design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg_P_n_0
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1[4]/mprj_en[12]_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.393 r  design_1_i/caravel_0/inst/gpio_control_in_1[4]/mprj_en[12]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.393    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_en[12]
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.262ns (66.651%)  route 0.131ns (33.349%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg_P/C
                         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg_P/Q
                         net (fo=1, unplaced)         0.131     0.295    design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg_P_n_0
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1[5]/mprj_en[13]_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.393 r  design_1_i/caravel_0/inst/gpio_control_in_1[5]/mprj_en[13]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.393    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_en[13]
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.262ns (66.651%)  route 0.131ns (33.349%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg_P/C
                         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg_P/Q
                         net (fo=1, unplaced)         0.131     0.295    design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg_P_n_0
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_en[14]_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.393 r  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_en[14]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.393    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_en[14]
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5756, unplaced)      0.355     0.739    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[14]/C





