--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf Nexys3_Master.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 701752 paths analyzed, 4153 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.370ns.
--------------------------------------------------------------------------------

Paths for end point _core/data_from_reg_2_4 (SLICE_X30Y36.C1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.303ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.459 - 0.491)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X29Y41.C3      net (fanout=1)        3.328   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb
    SLICE_X29Y41.CMUX    Tilo                  0.313   _core/immediateL<5>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71
    SLICE_X34Y36.B3      net (fanout=66)       2.126   data_from_ram_b<6>
    SLICE_X34Y36.B       Tilo                  0.203   _core/_RegisterFile/r16<7>
                                                       _core/_RegisterFile/mux42_7
    SLICE_X30Y36.C1      net (fanout=1)        1.110   _core/_RegisterFile/mux42_7
    SLICE_X30Y36.CLK     Tas                   0.373   _core/data_from_reg_2<4>
                                                       _core/_RegisterFile/mux42_3
                                                       _core/_RegisterFile/mux42_2_f7
                                                       _core/data_from_reg_2_4
    -------------------------------------------------  ---------------------------
    Total                                      9.303ns (2.739ns logic, 6.564ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.225ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.459 - 0.484)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X29Y41.C2      net (fanout=1)        3.250   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb
    SLICE_X29Y41.CMUX    Tilo                  0.313   _core/immediateL<5>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71
    SLICE_X34Y36.B3      net (fanout=66)       2.126   data_from_ram_b<6>
    SLICE_X34Y36.B       Tilo                  0.203   _core/_RegisterFile/r16<7>
                                                       _core/_RegisterFile/mux42_7
    SLICE_X30Y36.C1      net (fanout=1)        1.110   _core/_RegisterFile/mux42_7
    SLICE_X30Y36.CLK     Tas                   0.373   _core/data_from_reg_2<4>
                                                       _core/_RegisterFile/mux42_3
                                                       _core/_RegisterFile/mux42_2_f7
                                                       _core/data_from_reg_2_4
    -------------------------------------------------  ---------------------------
    Total                                      9.225ns (2.739ns logic, 6.486ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.286ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.459 - 0.481)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X29Y41.C5      net (fanout=1)        2.791   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb
    SLICE_X29Y41.C       Tilo                  0.259   _core/immediateL<5>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux61
    SLICE_X34Y36.B4      net (fanout=66)       1.700   data_from_ram_b<5>
    SLICE_X34Y36.B       Tilo                  0.203   _core/_RegisterFile/r16<7>
                                                       _core/_RegisterFile/mux42_7
    SLICE_X30Y36.C1      net (fanout=1)        1.110   _core/_RegisterFile/mux42_7
    SLICE_X30Y36.CLK     Tas                   0.373   _core/data_from_reg_2<4>
                                                       _core/_RegisterFile/mux42_3
                                                       _core/_RegisterFile/mux42_2_f7
                                                       _core/data_from_reg_2_4
    -------------------------------------------------  ---------------------------
    Total                                      8.286ns (2.685ns logic, 5.601ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point _core/_RegisterFile/r1_7 (SLICE_X29Y35.DX), 1149 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/_RegisterFile/r1_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.223ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.361 - 0.387)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/_RegisterFile/r1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y28.DOB0    Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X20Y46.A2      net (fanout=1)        2.545   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<0>
    SLICE_X20Y46.BMUX    Topab                 0.376   _core/immediateL<7>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_5
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_5
    SLICE_X35Y41.B3      net (fanout=3)        1.441   data_from_ram_b<7>
    SLICE_X35Y41.B       Tilo                  0.259   _core/_RegisterFile/r11<10>
                                                       _core/core_state_write_data<7>1
    SLICE_X35Y41.A2      net (fanout=2)        0.769   _core/core_state_write_data<7>
    SLICE_X35Y41.A       Tilo                  0.259   _core/_RegisterFile/r11<10>
                                                       _core/core_state_write_data<7>4
    SLICE_X29Y35.DX      net (fanout=23)       1.661   _core/write_data<7>
    SLICE_X29Y35.CLK     Tdick                 0.063   _core/_RegisterFile/r1<7>
                                                       _core/_RegisterFile/r1_7
    -------------------------------------------------  ---------------------------
    Total                                      9.223ns (2.807ns logic, 6.416ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/_RegisterFile/r1_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.074ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.361 - 0.397)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/_RegisterFile/r1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOB0    Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X20Y46.A5      net (fanout=1)        2.396   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<0>
    SLICE_X20Y46.BMUX    Topab                 0.376   _core/immediateL<7>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_5
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_5
    SLICE_X35Y41.B3      net (fanout=3)        1.441   data_from_ram_b<7>
    SLICE_X35Y41.B       Tilo                  0.259   _core/_RegisterFile/r11<10>
                                                       _core/core_state_write_data<7>1
    SLICE_X35Y41.A2      net (fanout=2)        0.769   _core/core_state_write_data<7>
    SLICE_X35Y41.A       Tilo                  0.259   _core/_RegisterFile/r11<10>
                                                       _core/core_state_write_data<7>4
    SLICE_X29Y35.DX      net (fanout=23)       1.661   _core/write_data<7>
    SLICE_X29Y35.CLK     Tdick                 0.063   _core/_RegisterFile/r1<7>
                                                       _core/_RegisterFile/r1_7
    -------------------------------------------------  ---------------------------
    Total                                      9.074ns (2.807ns logic, 6.267ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _core/data_from_reg_1_2 (FF)
  Destination:          _core/_RegisterFile/r1_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.068ns (Levels of Logic = 5)
  Clock Path Skew:      0.020ns (0.271 - 0.251)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _core/data_from_reg_1_2 to _core/_RegisterFile/r1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.CQ      Tcko                  0.447   _core/data_from_reg_1<2>
                                                       _core/data_from_reg_1_2
    SLICE_X24Y42.A4      net (fanout=16)       1.163   _core/data_from_reg_1<2>
    SLICE_X24Y42.AMUX    Topaa                 0.377   _core/_RegisterFile/r17<11>
                                                       _core/Madd_n0182_lut<4>
                                                       _core/Madd_n0182_cy<7>
    SLICE_X25Y46.C5      net (fanout=1)        1.339   _core/n0182<6>
    SLICE_X25Y46.CMUX    Tilo                  0.313   _core/_RegisterFile/r3<15>
                                                       _core/Mmux__n0346_A215
    SLICE_X16Y44.C3      net (fanout=2)        0.876   _core/Mmux__n0346_A214
    SLICE_X16Y44.C       Tilo                  0.205   _core/Mmux__n0346_A211
                                                       _core/Mmux__n0346_A216
    SLICE_X22Y42.CX      net (fanout=1)        0.889   _core/Mmux__n0346_rs_A<6>
    SLICE_X22Y42.DMUX    Tcxd                  0.288   _core/Mmux__n0346_rs_cy<7>
                                                       _core/Mmux__n0346_rs_cy<7>
    SLICE_X35Y41.A5      net (fanout=2)        1.188   _core/_n0346<7>
    SLICE_X35Y41.A       Tilo                  0.259   _core/_RegisterFile/r11<10>
                                                       _core/core_state_write_data<7>4
    SLICE_X29Y35.DX      net (fanout=23)       1.661   _core/write_data<7>
    SLICE_X29Y35.CLK     Tdick                 0.063   _core/_RegisterFile/r1<7>
                                                       _core/_RegisterFile/r1_7
    -------------------------------------------------  ---------------------------
    Total                                      9.068ns (1.952ns logic, 7.116ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point _core/data_from_reg_2_5 (SLICE_X32Y35.C3), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.186ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.464 - 0.491)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X29Y41.C3      net (fanout=1)        3.328   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb
    SLICE_X29Y41.CMUX    Tilo                  0.313   _core/immediateL<5>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71
    SLICE_X34Y36.D4      net (fanout=66)       2.195   data_from_ram_b<6>
    SLICE_X34Y36.D       Tilo                  0.203   _core/_RegisterFile/r16<7>
                                                       _core/_RegisterFile/mux43_7
    SLICE_X32Y35.C3      net (fanout=1)        0.885   _core/_RegisterFile/mux43_7
    SLICE_X32Y35.CLK     Tas                   0.412   _core/data_from_reg_2<5>
                                                       _core/_RegisterFile/mux43_3
                                                       _core/_RegisterFile/mux43_2_f7
                                                       _core/data_from_reg_2_5
    -------------------------------------------------  ---------------------------
    Total                                      9.186ns (2.778ns logic, 6.408ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.108ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.464 - 0.484)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X29Y41.C2      net (fanout=1)        3.250   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb
    SLICE_X29Y41.CMUX    Tilo                  0.313   _core/immediateL<5>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71
    SLICE_X34Y36.D4      net (fanout=66)       2.195   data_from_ram_b<6>
    SLICE_X34Y36.D       Tilo                  0.203   _core/_RegisterFile/r16<7>
                                                       _core/_RegisterFile/mux43_7
    SLICE_X32Y35.C3      net (fanout=1)        0.885   _core/_RegisterFile/mux43_7
    SLICE_X32Y35.CLK     Tas                   0.412   _core/data_from_reg_2<5>
                                                       _core/_RegisterFile/mux43_3
                                                       _core/_RegisterFile/mux43_2_f7
                                                       _core/data_from_reg_2_5
    -------------------------------------------------  ---------------------------
    Total                                      9.108ns (2.778ns logic, 6.330ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.949ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.464 - 0.481)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X29Y41.C5      net (fanout=1)        2.791   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb
    SLICE_X29Y41.C       Tilo                  0.259   _core/immediateL<5>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux61
    SLICE_X34Y36.D6      net (fanout=66)       1.549   data_from_ram_b<5>
    SLICE_X34Y36.D       Tilo                  0.203   _core/_RegisterFile/r16<7>
                                                       _core/_RegisterFile/mux43_7
    SLICE_X32Y35.C3      net (fanout=1)        0.885   _core/_RegisterFile/mux43_7
    SLICE_X32Y35.CLK     Tas                   0.412   _core/data_from_reg_2<5>
                                                       _core/_RegisterFile/mux43_3
                                                       _core/_RegisterFile/mux43_2_f7
                                                       _core/data_from_reg_2_5
    -------------------------------------------------  ---------------------------
    Total                                      7.949ns (2.724ns logic, 5.225ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _vgaController/_pixelGenerator/random_number_1 (SLICE_X17Y15.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _vgaController/_pixelGenerator/random_number_0 (FF)
  Destination:          _vgaController/_pixelGenerator/random_number_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _vgaController/_pixelGenerator/random_number_0 to _vgaController/_pixelGenerator/random_number_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y15.AQ      Tcko                  0.198   _vgaController/_pixelGenerator/random_number<3>
                                                       _vgaController/_pixelGenerator/random_number_0
    SLICE_X17Y15.BX      net (fanout=2)        0.136   _vgaController/_pixelGenerator/random_number<0>
    SLICE_X17Y15.CLK     Tckdi       (-Th)    -0.059   _vgaController/_pixelGenerator/random_number<3>
                                                       _vgaController/_pixelGenerator/random_number_1
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point _ioController/current_y_4 (SLICE_X32Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _ioController/current_y_4 (FF)
  Destination:          _ioController/current_y_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _ioController/current_y_4 to _ioController/current_y_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y22.AQ      Tcko                  0.200   _ioController/current_y<8>
                                                       _ioController/current_y_4
    SLICE_X32Y22.A6      net (fanout=3)        0.034   _ioController/current_y<4>
    SLICE_X32Y22.CLK     Tah         (-Th)    -0.190   _ioController/current_y<8>
                                                       _ioController/Mmux_next_y51
                                                       _ioController/current_y_4
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point _ioController/_sevenSeg/anode_counter_0 (SLICE_X32Y13.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _ioController/_sevenSeg/anode_counter_0 (FF)
  Destination:          _ioController/_sevenSeg/anode_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _ioController/_sevenSeg/anode_counter_0 to _ioController/_sevenSeg/anode_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y13.AQ      Tcko                  0.200   _ioController/_sevenSeg/anode_counter<1>
                                                       _ioController/_sevenSeg/anode_counter_0
    SLICE_X32Y13.A6      net (fanout=8)        0.042   _ioController/_sevenSeg/anode_counter<0>
    SLICE_X32Y13.CLK     Tah         (-Th)    -0.190   _ioController/_sevenSeg/anode_counter<1>
                                                       _ioController/_sevenSeg/Mcount_anode_counter_xor<0>11_INV_0
                                                       _ioController/_sevenSeg/anode_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.390ns logic, 0.042ns route)
                                                       (90.3% logic, 9.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y30.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y30.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.370|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 701752 paths, 0 nets, and 8245 connections

Design statistics:
   Minimum period:   9.370ns{1}   (Maximum frequency: 106.724MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec  8 10:36:42 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 426 MB



