{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541954520453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541954520453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 11 11:42:00 2018 " "Processing started: Sun Nov 11 11:42:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541954520453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541954520453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FiniteStateMachine -c FiniteStateMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off FiniteStateMachine -c FiniteStateMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541954520453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541954521281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541954521281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finitestatemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file finitestatemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 FiniteStateMachine " "Found entity 1: FiniteStateMachine" {  } { { "FiniteStateMachine.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541954535142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541954535142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gated_d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file gated_d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 gated_d_latch " "Found entity 1: gated_d_latch" {  } { { "gated_d_latch.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/gated_d_latch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541954535142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541954535142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ped_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file ped_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 ped_flip_flop " "Found entity 1: ped_flip_flop" {  } { { "ped_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/ped_flip_flop.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541954535142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541954535142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1hz " "Found entity 1: clock_1hz" {  } { { "clock_1hz.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/clock_1hz.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541954535142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541954535142 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FiniteStateMachine " "Elaborating entity \"FiniteStateMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541954535189 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16..0\] FiniteStateMachine.v(8) " "Output port \"LEDR\[16..0\]\" at FiniteStateMachine.v(8) has no driver" {  } { { "FiniteStateMachine.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541954535189 "|FiniteStateMachine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_1hz clock_1hz:clock " "Elaborating entity \"clock_1hz\" for hierarchy \"clock_1hz:clock\"" {  } { { "FiniteStateMachine.v" "clock" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541954535204 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clock_1hz.v(14) " "Verilog HDL assignment warning at clock_1hz.v(14): truncated value with size 32 to match size of target (26)" {  } { { "clock_1hz.v" "" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/clock_1hz.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541954535204 "|FiniteStateMachine|clock_1hz:clock"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "out_1hz LEDR\[17\] " "Net \"out_1hz\", which fans out to \"LEDR\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1541954535298 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_1hz:clock\|out " "Net is fed by \"clock_1hz:clock\|out\"" {  } { { "clock_1hz.v" "out" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/clock_1hz.v" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1541954535298 ""}  } { { "FiniteStateMachine.v" "out_1hz" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 10 -1 0 } } { "FiniteStateMachine.v" "LEDR\[17\]" { Text "C:/Users/USER1/Digital Logic/FiniteStateMachine/FiniteStateMachine.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1541954535298 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541954535470 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 11 11:42:15 2018 " "Processing ended: Sun Nov 11 11:42:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541954535470 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541954535470 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541954535470 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541954535470 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541954536143 ""}
