{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704848601368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704848601369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 04:33:20 2024 " "Processing started: Wed Jan 10 04:33:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704848601369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704848601369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off combin_part -c combin_part " "Command: quartus_eda --read_settings_files=off --write_settings_files=off combin_part -c combin_part" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704848601370 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1704848602736 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "combin_part_7_1200mv_125c_slow.svo /home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_comb/simulation/questa/ simulation " "Generated file combin_part_7_1200mv_125c_slow.svo in folder \"/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_comb/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704848603665 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "combin_part_7_1200mv_-40c_slow.svo /home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_comb/simulation/questa/ simulation " "Generated file combin_part_7_1200mv_-40c_slow.svo in folder \"/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_comb/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704848604038 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "combin_part_min_1200mv_-40c_fast.svo /home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_comb/simulation/questa/ simulation " "Generated file combin_part_min_1200mv_-40c_fast.svo in folder \"/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_comb/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704848604396 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "combin_part.svo /home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_comb/simulation/questa/ simulation " "Generated file combin_part.svo in folder \"/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_comb/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704848604775 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "combin_part_7_1200mv_125c_v_slow.sdo /home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_comb/simulation/questa/ simulation " "Generated file combin_part_7_1200mv_125c_v_slow.sdo in folder \"/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_comb/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704848605018 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "combin_part_7_1200mv_-40c_v_slow.sdo /home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_comb/simulation/questa/ simulation " "Generated file combin_part_7_1200mv_-40c_v_slow.sdo in folder \"/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_comb/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704848605257 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "combin_part_min_1200mv_-40c_v_fast.sdo /home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_comb/simulation/questa/ simulation " "Generated file combin_part_min_1200mv_-40c_v_fast.sdo in folder \"/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_comb/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704848605496 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "combin_part_v.sdo /home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_comb/simulation/questa/ simulation " "Generated file combin_part_v.sdo in folder \"/home/alireze/Documents/GitHub/System-Digital/CA6/quartez_files_comb/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704848605736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704848605855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 04:33:25 2024 " "Processing ended: Wed Jan 10 04:33:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704848605855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704848605855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704848605855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1704848605855 ""}
