C:/Users/jules/Documents/RISC-V/verilog/mux3x32.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V/verilog/mux3x32.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module mux3x32

Top level modules:
	mux3x32

} {} {}} C:/Users/jules/Documents/RISC-V/verilog/alu.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V/verilog/alu.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module alu

Top level modules:
	alu

} {} {}} /home/jules/Documents/RISC-V/verilog/alu.v {1 {vlog -work work -vopt -stats=none /home/jules/Documents/RISC-V/verilog/alu.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/jules/Documents/RISC-V/verilog/mux2x32.v {1 {vlog -work work -vopt -stats=none C:/Users/jules/Documents/RISC-V/verilog/mux2x32.v
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module mux2x32

Top level modules:
	mux2x32

} {} {}}
