{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 14 16:44:48 2017 " "Info: Processing started: Fri Apr 14 16:44:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off key_pad -c key_pad --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off key_pad -c key_pad --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/top.v" 3 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register key_pad:k1\|count\[4\] register key_pad:k1\|col\[2\] 206.74 MHz 4.837 ns Internal " "Info: Clock \"clk\" has Internal fmax of 206.74 MHz between source register \"key_pad:k1\|count\[4\]\" and destination register \"key_pad:k1\|col\[2\]\" (period= 4.837 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.623 ns + Longest register register " "Info: + Longest register to register delay is 4.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_pad:k1\|count\[4\] 1 REG LCFF_X45_Y16_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y16_N9; Fanout = 3; REG Node = 'key_pad:k1\|count\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_pad:k1|count[4] } "NODE_NAME" } } { "key_pad.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/key_pad.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.275 ns) 1.000 ns key_pad:k1\|Equal0~9 2 COMB LCCOMB_X46_Y16_N26 2 " "Info: 2: + IC(0.725 ns) + CELL(0.275 ns) = 1.000 ns; Loc. = LCCOMB_X46_Y16_N26; Fanout = 2; COMB Node = 'key_pad:k1\|Equal0~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { key_pad:k1|count[4] key_pad:k1|Equal0~9 } "NODE_NAME" } } { "key_pad.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/key_pad.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.275 ns) 2.021 ns key_pad:k1\|Equal0~10 3 COMB LCCOMB_X46_Y15_N6 2 " "Info: 3: + IC(0.746 ns) + CELL(0.275 ns) = 2.021 ns; Loc. = LCCOMB_X46_Y15_N6; Fanout = 2; COMB Node = 'key_pad:k1\|Equal0~10'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { key_pad:k1|Equal0~9 key_pad:k1|Equal0~10 } "NODE_NAME" } } { "key_pad.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/key_pad.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 2.424 ns key_pad:k1\|Equal0~11 4 COMB LCCOMB_X46_Y15_N0 10 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 2.424 ns; Loc. = LCCOMB_X46_Y15_N0; Fanout = 10; COMB Node = 'key_pad:k1\|Equal0~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { key_pad:k1|Equal0~10 key_pad:k1|Equal0~11 } "NODE_NAME" } } { "key_pad.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/key_pad.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.150 ns) 2.853 ns key_pad:k1\|col\[1\]~31 5 COMB LCCOMB_X46_Y15_N26 1 " "Info: 5: + IC(0.279 ns) + CELL(0.150 ns) = 2.853 ns; Loc. = LCCOMB_X46_Y15_N26; Fanout = 1; COMB Node = 'key_pad:k1\|col\[1\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { key_pad:k1|Equal0~11 key_pad:k1|col[1]~31 } "NODE_NAME" } } { "key_pad.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/key_pad.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 3.253 ns key_pad:k1\|col\[1\]~32 6 COMB LCCOMB_X46_Y15_N28 3 " "Info: 6: + IC(0.250 ns) + CELL(0.150 ns) = 3.253 ns; Loc. = LCCOMB_X46_Y15_N28; Fanout = 3; COMB Node = 'key_pad:k1\|col\[1\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { key_pad:k1|col[1]~31 key_pad:k1|col[1]~32 } "NODE_NAME" } } { "key_pad.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/key_pad.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.660 ns) 4.623 ns key_pad:k1\|col\[2\] 7 REG LCFF_X46_Y16_N29 3 " "Info: 7: + IC(0.710 ns) + CELL(0.660 ns) = 4.623 ns; Loc. = LCFF_X46_Y16_N29; Fanout = 3; REG Node = 'key_pad:k1\|col\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { key_pad:k1|col[1]~32 key_pad:k1|col[2] } "NODE_NAME" } } { "key_pad.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/key_pad.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 35.91 % ) " "Info: Total cell delay = 1.660 ns ( 35.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.963 ns ( 64.09 % ) " "Info: Total interconnect delay = 2.963 ns ( 64.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.623 ns" { key_pad:k1|count[4] key_pad:k1|Equal0~9 key_pad:k1|Equal0~10 key_pad:k1|Equal0~11 key_pad:k1|col[1]~31 key_pad:k1|col[1]~32 key_pad:k1|col[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.623 ns" { key_pad:k1|count[4] {} key_pad:k1|Equal0~9 {} key_pad:k1|Equal0~10 {} key_pad:k1|Equal0~11 {} key_pad:k1|col[1]~31 {} key_pad:k1|col[1]~32 {} key_pad:k1|col[2] {} } { 0.000ns 0.725ns 0.746ns 0.253ns 0.279ns 0.250ns 0.710ns } { 0.000ns 0.275ns 0.275ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.680 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns key_pad:k1\|col\[2\] 3 REG LCFF_X46_Y16_N29 3 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X46_Y16_N29; Fanout = 3; REG Node = 'key_pad:k1\|col\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk~clkctrl key_pad:k1|col[2] } "NODE_NAME" } } { "key_pad.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/key_pad.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl key_pad:k1|col[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} key_pad:k1|col[2] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.680 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns key_pad:k1\|count\[4\] 3 REG LCFF_X45_Y16_N9 3 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X45_Y16_N9; Fanout = 3; REG Node = 'key_pad:k1\|count\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk~clkctrl key_pad:k1|count[4] } "NODE_NAME" } } { "key_pad.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/key_pad.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl key_pad:k1|count[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} key_pad:k1|count[4] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl key_pad:k1|col[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} key_pad:k1|col[2] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl key_pad:k1|count[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} key_pad:k1|count[4] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "key_pad.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/key_pad.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "key_pad.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/key_pad.v" 55 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.623 ns" { key_pad:k1|count[4] key_pad:k1|Equal0~9 key_pad:k1|Equal0~10 key_pad:k1|Equal0~11 key_pad:k1|col[1]~31 key_pad:k1|col[1]~32 key_pad:k1|col[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.623 ns" { key_pad:k1|count[4] {} key_pad:k1|Equal0~9 {} key_pad:k1|Equal0~10 {} key_pad:k1|Equal0~11 {} key_pad:k1|col[1]~31 {} key_pad:k1|col[1]~32 {} key_pad:k1|col[2] {} } { 0.000ns 0.725ns 0.746ns 0.253ns 0.279ns 0.250ns 0.710ns } { 0.000ns 0.275ns 0.275ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl key_pad:k1|col[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} key_pad:k1|col[2] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl key_pad:k1|count[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} key_pad:k1|count[4] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key_pad:k1\|col\[2\] row\[2\] clk 8.457 ns register " "Info: tsu for register \"key_pad:k1\|col\[2\]\" (data pin = \"row\[2\]\", clock pin = \"clk\") is 8.457 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.173 ns + Longest pin register " "Info: + Longest pin to register delay is 11.173 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns row\[2\] 1 PIN PIN_U25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_U25; Fanout = 2; PIN Node = 'row\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { row[2] } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/top.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.719 ns) + CELL(0.393 ns) 6.964 ns key_pad:k1\|Equal1~0 2 COMB LCCOMB_X46_Y16_N30 15 " "Info: 2: + IC(5.719 ns) + CELL(0.393 ns) = 6.964 ns; Loc. = LCCOMB_X46_Y16_N30; Fanout = 15; COMB Node = 'key_pad:k1\|Equal1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.112 ns" { row[2] key_pad:k1|Equal1~0 } "NODE_NAME" } } { "key_pad.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/key_pad.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.019 ns) + CELL(0.420 ns) 9.403 ns key_pad:k1\|col\[1\]~31 3 COMB LCCOMB_X46_Y15_N26 1 " "Info: 3: + IC(2.019 ns) + CELL(0.420 ns) = 9.403 ns; Loc. = LCCOMB_X46_Y15_N26; Fanout = 1; COMB Node = 'key_pad:k1\|col\[1\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.439 ns" { key_pad:k1|Equal1~0 key_pad:k1|col[1]~31 } "NODE_NAME" } } { "key_pad.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/key_pad.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 9.803 ns key_pad:k1\|col\[1\]~32 4 COMB LCCOMB_X46_Y15_N28 3 " "Info: 4: + IC(0.250 ns) + CELL(0.150 ns) = 9.803 ns; Loc. = LCCOMB_X46_Y15_N28; Fanout = 3; COMB Node = 'key_pad:k1\|col\[1\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { key_pad:k1|col[1]~31 key_pad:k1|col[1]~32 } "NODE_NAME" } } { "key_pad.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/key_pad.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.660 ns) 11.173 ns key_pad:k1\|col\[2\] 5 REG LCFF_X46_Y16_N29 3 " "Info: 5: + IC(0.710 ns) + CELL(0.660 ns) = 11.173 ns; Loc. = LCFF_X46_Y16_N29; Fanout = 3; REG Node = 'key_pad:k1\|col\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { key_pad:k1|col[1]~32 key_pad:k1|col[2] } "NODE_NAME" } } { "key_pad.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/key_pad.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.475 ns ( 22.15 % ) " "Info: Total cell delay = 2.475 ns ( 22.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.698 ns ( 77.85 % ) " "Info: Total interconnect delay = 8.698 ns ( 77.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.173 ns" { row[2] key_pad:k1|Equal1~0 key_pad:k1|col[1]~31 key_pad:k1|col[1]~32 key_pad:k1|col[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.173 ns" { row[2] {} row[2]~combout {} key_pad:k1|Equal1~0 {} key_pad:k1|col[1]~31 {} key_pad:k1|col[1]~32 {} key_pad:k1|col[2] {} } { 0.000ns 0.000ns 5.719ns 2.019ns 0.250ns 0.710ns } { 0.000ns 0.852ns 0.393ns 0.420ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "key_pad.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/key_pad.v" 55 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns key_pad:k1\|col\[2\] 3 REG LCFF_X46_Y16_N29 3 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X46_Y16_N29; Fanout = 3; REG Node = 'key_pad:k1\|col\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk~clkctrl key_pad:k1|col[2] } "NODE_NAME" } } { "key_pad.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/key_pad.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl key_pad:k1|col[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} key_pad:k1|col[2] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.173 ns" { row[2] key_pad:k1|Equal1~0 key_pad:k1|col[1]~31 key_pad:k1|col[1]~32 key_pad:k1|col[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.173 ns" { row[2] {} row[2]~combout {} key_pad:k1|Equal1~0 {} key_pad:k1|col[1]~31 {} key_pad:k1|col[1]~32 {} key_pad:k1|col[2] {} } { 0.000ns 0.000ns 5.719ns 2.019ns 0.250ns 0.710ns } { 0.000ns 0.852ns 0.393ns 0.420ns 0.150ns 0.660ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl key_pad:k1|col[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} key_pad:k1|col[2] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk hex0\[4\] key_pad:k1\|altsyncram:WideOr3_rtl_0\|altsyncram_0rv:auto_generated\|ram_block1a0~porta_address_reg0 14.469 ns memory " "Info: tco from clock \"clk\" to destination pin \"hex0\[4\]\" through memory \"key_pad:k1\|altsyncram:WideOr3_rtl_0\|altsyncram_0rv:auto_generated\|ram_block1a0~porta_address_reg0\" is 14.469 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.701 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.661 ns) 2.701 ns key_pad:k1\|altsyncram:WideOr3_rtl_0\|altsyncram_0rv:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X52_Y10 4 " "Info: 3: + IC(0.923 ns) + CELL(0.661 ns) = 2.701 ns; Loc. = M4K_X52_Y10; Fanout = 4; MEM Node = 'key_pad:k1\|altsyncram:WideOr3_rtl_0\|altsyncram_0rv:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { clk~clkctrl key_pad:k1|altsyncram:WideOr3_rtl_0|altsyncram_0rv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_0rv.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/db/altsyncram_0rv.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 61.46 % ) " "Info: Total cell delay = 1.660 ns ( 61.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.041 ns ( 38.54 % ) " "Info: Total interconnect delay = 1.041 ns ( 38.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { clk clk~clkctrl key_pad:k1|altsyncram:WideOr3_rtl_0|altsyncram_0rv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { clk {} clk~combout {} clk~clkctrl {} key_pad:k1|altsyncram:WideOr3_rtl_0|altsyncram_0rv:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.923ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_0rv.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/db/altsyncram_0rv.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.559 ns + Longest memory pin " "Info: + Longest memory to pin delay is 11.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_pad:k1\|altsyncram:WideOr3_rtl_0\|altsyncram_0rv:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X52_Y10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y10; Fanout = 4; MEM Node = 'key_pad:k1\|altsyncram:WideOr3_rtl_0\|altsyncram_0rv:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_pad:k1|altsyncram:WideOr3_rtl_0|altsyncram_0rv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_0rv.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/db/altsyncram_0rv.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns key_pad:k1\|altsyncram:WideOr3_rtl_0\|altsyncram_0rv:auto_generated\|ram_block1a1 2 MEM M4K_X52_Y10 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y10; Fanout = 1; MEM Node = 'key_pad:k1\|altsyncram:WideOr3_rtl_0\|altsyncram_0rv:auto_generated\|ram_block1a1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { key_pad:k1|altsyncram:WideOr3_rtl_0|altsyncram_0rv:auto_generated|ram_block1a0~porta_address_reg0 key_pad:k1|altsyncram:WideOr3_rtl_0|altsyncram_0rv:auto_generated|ram_block1a1 } "NODE_NAME" } } { "db/altsyncram_0rv.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/db/altsyncram_0rv.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.150 ns) 3.802 ns pre_seg7:p1\|data8\[1\]~13 3 COMB LCCOMB_X53_Y10_N10 8 " "Info: 3: + IC(0.659 ns) + CELL(0.150 ns) = 3.802 ns; Loc. = LCCOMB_X53_Y10_N10; Fanout = 8; COMB Node = 'pre_seg7:p1\|data8\[1\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { key_pad:k1|altsyncram:WideOr3_rtl_0|altsyncram_0rv:auto_generated|ram_block1a1 pre_seg7:p1|data8[1]~13 } "NODE_NAME" } } { "pre_seg7.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/pre_seg7.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.438 ns) 5.005 ns seg7:s0\|WideOr2~0 4 COMB LCCOMB_X53_Y10_N0 1 " "Info: 4: + IC(0.765 ns) + CELL(0.438 ns) = 5.005 ns; Loc. = LCCOMB_X53_Y10_N0; Fanout = 1; COMB Node = 'seg7:s0\|WideOr2~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { pre_seg7:p1|data8[1]~13 seg7:s0|WideOr2~0 } "NODE_NAME" } } { "seg7.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/seg7.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.438 ns) 6.693 ns seg7:s0\|WideOr2~1 5 COMB LCCOMB_X45_Y6_N24 1 " "Info: 5: + IC(1.250 ns) + CELL(0.438 ns) = 6.693 ns; Loc. = LCCOMB_X45_Y6_N24; Fanout = 1; COMB Node = 'seg7:s0\|WideOr2~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { seg7:s0|WideOr2~0 seg7:s0|WideOr2~1 } "NODE_NAME" } } { "seg7.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/seg7.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.068 ns) + CELL(2.798 ns) 11.559 ns hex0\[4\] 6 PIN PIN_AE11 0 " "Info: 6: + IC(2.068 ns) + CELL(2.798 ns) = 11.559 ns; Loc. = PIN_AE11; Fanout = 0; PIN Node = 'hex0\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.866 ns" { seg7:s0|WideOr2~1 hex0[4] } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/top.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.817 ns ( 58.98 % ) " "Info: Total cell delay = 6.817 ns ( 58.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.742 ns ( 41.02 % ) " "Info: Total interconnect delay = 4.742 ns ( 41.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.559 ns" { key_pad:k1|altsyncram:WideOr3_rtl_0|altsyncram_0rv:auto_generated|ram_block1a0~porta_address_reg0 key_pad:k1|altsyncram:WideOr3_rtl_0|altsyncram_0rv:auto_generated|ram_block1a1 pre_seg7:p1|data8[1]~13 seg7:s0|WideOr2~0 seg7:s0|WideOr2~1 hex0[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.559 ns" { key_pad:k1|altsyncram:WideOr3_rtl_0|altsyncram_0rv:auto_generated|ram_block1a0~porta_address_reg0 {} key_pad:k1|altsyncram:WideOr3_rtl_0|altsyncram_0rv:auto_generated|ram_block1a1 {} pre_seg7:p1|data8[1]~13 {} seg7:s0|WideOr2~0 {} seg7:s0|WideOr2~1 {} hex0[4] {} } { 0.000ns 0.000ns 0.659ns 0.765ns 1.250ns 2.068ns } { 0.000ns 2.993ns 0.150ns 0.438ns 0.438ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { clk clk~clkctrl key_pad:k1|altsyncram:WideOr3_rtl_0|altsyncram_0rv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { clk {} clk~combout {} clk~clkctrl {} key_pad:k1|altsyncram:WideOr3_rtl_0|altsyncram_0rv:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.923ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.559 ns" { key_pad:k1|altsyncram:WideOr3_rtl_0|altsyncram_0rv:auto_generated|ram_block1a0~porta_address_reg0 key_pad:k1|altsyncram:WideOr3_rtl_0|altsyncram_0rv:auto_generated|ram_block1a1 pre_seg7:p1|data8[1]~13 seg7:s0|WideOr2~0 seg7:s0|WideOr2~1 hex0[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.559 ns" { key_pad:k1|altsyncram:WideOr3_rtl_0|altsyncram_0rv:auto_generated|ram_block1a0~porta_address_reg0 {} key_pad:k1|altsyncram:WideOr3_rtl_0|altsyncram_0rv:auto_generated|ram_block1a1 {} pre_seg7:p1|data8[1]~13 {} seg7:s0|WideOr2~0 {} seg7:s0|WideOr2~1 {} hex0[4] {} } { 0.000ns 0.000ns 0.659ns 0.765ns 1.250ns 2.068ns } { 0.000ns 2.993ns 0.150ns 0.438ns 0.438ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "rst_n hex0\[3\] 13.086 ns Longest " "Info: Longest tpd from source pin \"rst_n\" to destination pin \"hex0\[3\]\" is 13.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns rst_n 1 PIN PIN_G26 142 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 142; PIN Node = 'rst_n'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.920 ns) + CELL(0.419 ns) 8.201 ns seg7:s0\|WideOr3~1 2 COMB LCCOMB_X45_Y6_N22 1 " "Info: 2: + IC(6.920 ns) + CELL(0.419 ns) = 8.201 ns; Loc. = LCCOMB_X45_Y6_N22; Fanout = 1; COMB Node = 'seg7:s0\|WideOr3~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.339 ns" { rst_n seg7:s0|WideOr3~1 } "NODE_NAME" } } { "seg7.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/seg7.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.087 ns) + CELL(2.798 ns) 13.086 ns hex0\[3\] 3 PIN PIN_AD11 0 " "Info: 3: + IC(2.087 ns) + CELL(2.798 ns) = 13.086 ns; Loc. = PIN_AD11; Fanout = 0; PIN Node = 'hex0\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.885 ns" { seg7:s0|WideOr3~1 hex0[3] } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/top.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.079 ns ( 31.17 % ) " "Info: Total cell delay = 4.079 ns ( 31.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.007 ns ( 68.83 % ) " "Info: Total interconnect delay = 9.007 ns ( 68.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.086 ns" { rst_n seg7:s0|WideOr3~1 hex0[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.086 ns" { rst_n {} rst_n~combout {} seg7:s0|WideOr3~1 {} hex0[3] {} } { 0.000ns 0.000ns 6.920ns 2.087ns } { 0.000ns 0.862ns 0.419ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key_pad:k1\|row_col\[7\] row\[3\] clk -3.325 ns register " "Info: th for register \"key_pad:k1\|row_col\[7\]\" (data pin = \"row\[3\]\", clock pin = \"clk\") is -3.325 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.678 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.678 ns key_pad:k1\|row_col\[7\] 3 REG LCFF_X48_Y15_N31 1 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X48_Y15_N31; Fanout = 1; REG Node = 'key_pad:k1\|row_col\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { clk~clkctrl key_pad:k1|row_col[7] } "NODE_NAME" } } { "key_pad.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/key_pad.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.36 % ) " "Info: Total cell delay = 1.536 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clk clk~clkctrl key_pad:k1|row_col[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { clk {} clk~combout {} clk~clkctrl {} key_pad:k1|row_col[7] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "key_pad.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/key_pad.v" 55 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.269 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns row\[3\] 1 PIN PIN_U24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U24; Fanout = 2; PIN Node = 'row\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { row[3] } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/top.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.193 ns) + CELL(0.150 ns) 6.185 ns key_pad:k1\|row_col\[7\]~22 2 COMB LCCOMB_X48_Y15_N30 1 " "Info: 2: + IC(5.193 ns) + CELL(0.150 ns) = 6.185 ns; Loc. = LCCOMB_X48_Y15_N30; Fanout = 1; COMB Node = 'key_pad:k1\|row_col\[7\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { row[3] key_pad:k1|row_col[7]~22 } "NODE_NAME" } } { "key_pad.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/key_pad.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.269 ns key_pad:k1\|row_col\[7\] 3 REG LCFF_X48_Y15_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.269 ns; Loc. = LCFF_X48_Y15_N31; Fanout = 1; REG Node = 'key_pad:k1\|row_col\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { key_pad:k1|row_col[7]~22 key_pad:k1|row_col[7] } "NODE_NAME" } } { "key_pad.v" "" { Text "D:/ZXOPEN2017/DE2/class/key_pad/key_pad.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 17.16 % ) " "Info: Total cell delay = 1.076 ns ( 17.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.193 ns ( 82.84 % ) " "Info: Total interconnect delay = 5.193 ns ( 82.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.269 ns" { row[3] key_pad:k1|row_col[7]~22 key_pad:k1|row_col[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.269 ns" { row[3] {} row[3]~combout {} key_pad:k1|row_col[7]~22 {} key_pad:k1|row_col[7] {} } { 0.000ns 0.000ns 5.193ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clk clk~clkctrl key_pad:k1|row_col[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { clk {} clk~combout {} clk~clkctrl {} key_pad:k1|row_col[7] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.269 ns" { row[3] key_pad:k1|row_col[7]~22 key_pad:k1|row_col[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.269 ns" { row[3] {} row[3]~combout {} key_pad:k1|row_col[7]~22 {} key_pad:k1|row_col[7] {} } { 0.000ns 0.000ns 5.193ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 14 16:44:49 2017 " "Info: Processing ended: Fri Apr 14 16:44:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
