

================================================================
== Vitis HLS Report for 'load_A_S1'
================================================================
* Date:           Tue Sep 17 03:23:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9292|     9292|  37.168 us|  37.168 us|  9292|  9292|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                              |                                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                           Instance                           |                       Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_load_A_S1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_74  |load_A_S1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2  |     9291|     9291|  37.164 us|  37.164 us|  9291|  9291|       no|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       20|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      547|      538|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       32|    -|
|Register             |        -|     -|       15|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      562|      590|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |                           Instance                           |                       Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_load_A_S1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_74  |load_A_S1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2  |        0|   0|  547|  538|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                         |                                                    |        0|   0|  547|  538|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+----+---+----+------------+------------+
    |  Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+----+---+----+------------+------------+
    |mul5_fu_131_p2  |         -|   0|  0|  20|          13|          13|
    +----------------+----------+----+---+----+------------+------------+
    |Total           |          |   0|  0|  20|          13|          13|
    +----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  14|          3|    1|          3|
    |m_axi_kernel_A_ARVALID  |   9|          2|    1|          2|
    |m_axi_kernel_A_RREADY   |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  32|          7|    3|          7|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |   2|   0|    2|          0|
    |grp_load_A_S1_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_74_ap_start_reg  |   1|   0|    1|          0|
    |mul5_reg_143                                                               |  12|   0|   13|          1|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      |  15|   0|   16|          1|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|     load_A_S1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|     load_A_S1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|     load_A_S1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|     load_A_S1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|     load_A_S1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|     load_A_S1|  return value|
|A_0_0_address0           |  out|   11|   ap_memory|         A_0_0|         array|
|A_0_0_ce0                |  out|    1|   ap_memory|         A_0_0|         array|
|A_0_0_we0                |  out|    1|   ap_memory|         A_0_0|         array|
|A_0_0_d0                 |  out|   32|   ap_memory|         A_0_0|         array|
|A_0_1_address0           |  out|   11|   ap_memory|         A_0_1|         array|
|A_0_1_ce0                |  out|    1|   ap_memory|         A_0_1|         array|
|A_0_1_we0                |  out|    1|   ap_memory|         A_0_1|         array|
|A_0_1_d0                 |  out|   32|   ap_memory|         A_0_1|         array|
|A_0_2_address0           |  out|   11|   ap_memory|         A_0_2|         array|
|A_0_2_ce0                |  out|    1|   ap_memory|         A_0_2|         array|
|A_0_2_we0                |  out|    1|   ap_memory|         A_0_2|         array|
|A_0_2_d0                 |  out|   32|   ap_memory|         A_0_2|         array|
|A_0_3_address0           |  out|   11|   ap_memory|         A_0_3|         array|
|A_0_3_ce0                |  out|    1|   ap_memory|         A_0_3|         array|
|A_0_3_we0                |  out|    1|   ap_memory|         A_0_3|         array|
|A_0_3_d0                 |  out|   32|   ap_memory|         A_0_3|         array|
|A_0_4_address0           |  out|   11|   ap_memory|         A_0_4|         array|
|A_0_4_ce0                |  out|    1|   ap_memory|         A_0_4|         array|
|A_0_4_we0                |  out|    1|   ap_memory|         A_0_4|         array|
|A_0_4_d0                 |  out|   32|   ap_memory|         A_0_4|         array|
|A_0_5_address0           |  out|   11|   ap_memory|         A_0_5|         array|
|A_0_5_ce0                |  out|    1|   ap_memory|         A_0_5|         array|
|A_0_5_we0                |  out|    1|   ap_memory|         A_0_5|         array|
|A_0_5_d0                 |  out|   32|   ap_memory|         A_0_5|         array|
|A_1_0_address0           |  out|   11|   ap_memory|         A_1_0|         array|
|A_1_0_ce0                |  out|    1|   ap_memory|         A_1_0|         array|
|A_1_0_we0                |  out|    1|   ap_memory|         A_1_0|         array|
|A_1_0_d0                 |  out|   32|   ap_memory|         A_1_0|         array|
|A_1_1_address0           |  out|   11|   ap_memory|         A_1_1|         array|
|A_1_1_ce0                |  out|    1|   ap_memory|         A_1_1|         array|
|A_1_1_we0                |  out|    1|   ap_memory|         A_1_1|         array|
|A_1_1_d0                 |  out|   32|   ap_memory|         A_1_1|         array|
|A_1_2_address0           |  out|   11|   ap_memory|         A_1_2|         array|
|A_1_2_ce0                |  out|    1|   ap_memory|         A_1_2|         array|
|A_1_2_we0                |  out|    1|   ap_memory|         A_1_2|         array|
|A_1_2_d0                 |  out|   32|   ap_memory|         A_1_2|         array|
|A_1_3_address0           |  out|   11|   ap_memory|         A_1_3|         array|
|A_1_3_ce0                |  out|    1|   ap_memory|         A_1_3|         array|
|A_1_3_we0                |  out|    1|   ap_memory|         A_1_3|         array|
|A_1_3_d0                 |  out|   32|   ap_memory|         A_1_3|         array|
|A_1_4_address0           |  out|   11|   ap_memory|         A_1_4|         array|
|A_1_4_ce0                |  out|    1|   ap_memory|         A_1_4|         array|
|A_1_4_we0                |  out|    1|   ap_memory|         A_1_4|         array|
|A_1_4_d0                 |  out|   32|   ap_memory|         A_1_4|         array|
|A_1_5_address0           |  out|   11|   ap_memory|         A_1_5|         array|
|A_1_5_ce0                |  out|    1|   ap_memory|         A_1_5|         array|
|A_1_5_we0                |  out|    1|   ap_memory|         A_1_5|         array|
|A_1_5_d0                 |  out|   32|   ap_memory|         A_1_5|         array|
|m_axi_kernel_A_AWVALID   |  out|    1|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_AWREADY   |   in|    1|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_AWADDR    |  out|   64|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_AWID      |  out|    1|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_AWLEN     |  out|   32|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_AWSIZE    |  out|    3|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_AWBURST   |  out|    2|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_AWLOCK    |  out|    2|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_AWCACHE   |  out|    4|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_AWPROT    |  out|    3|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_AWQOS     |  out|    4|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_AWREGION  |  out|    4|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_AWUSER    |  out|    1|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_WVALID    |  out|    1|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_WREADY    |   in|    1|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_WDATA     |  out|   64|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_WSTRB     |  out|    8|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_WLAST     |  out|    1|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_WID       |  out|    1|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_WUSER     |  out|    1|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_ARVALID   |  out|    1|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_ARREADY   |   in|    1|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_ARADDR    |  out|   64|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_ARID      |  out|    1|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_ARLEN     |  out|   32|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_ARSIZE    |  out|    3|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_ARBURST   |  out|    2|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_ARLOCK    |  out|    2|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_ARCACHE   |  out|    4|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_ARPROT    |  out|    3|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_ARQOS     |  out|    4|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_ARREGION  |  out|    4|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_ARUSER    |  out|    1|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_RVALID    |   in|    1|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_RREADY    |  out|    1|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_RDATA     |   in|   64|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_RLAST     |   in|    1|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_RID       |   in|    1|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_RFIFONUM  |   in|    9|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_RUSER     |   in|    1|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_RRESP     |   in|    2|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_BVALID    |   in|    1|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_BREADY    |  out|    1|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_BRESP     |   in|    2|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_BID       |   in|    1|       m_axi|      kernel_A|       pointer|
|m_axi_kernel_A_BUSER     |   in|    1|       m_axi|      kernel_A|       pointer|
|vA                       |   in|   64|     ap_none|            vA|        scalar|
|d1                       |   in|    9|     ap_none|            d1|        scalar|
+-------------------------+-----+-----+------------+--------------+--------------+

