{
  "module_name": "pinctrl-tegra210.c",
  "hash_id": "f8c2370ae9926b692175290a9d63e9c286e32d6d5e2c19822ed8d580dce01aad",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/tegra/pinctrl-tegra210.c",
  "human_readable_source": "\n \n\n#include <linux/init.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pinctrl/pinctrl.h>\n#include <linux/pinctrl/pinmux.h>\n\n#include \"pinctrl-tegra.h\"\n\n \n#define _GPIO(offset)\t\t\t\t(offset)\n\n#define TEGRA_PIN_PEX_L0_RST_N_PA0\t\t_GPIO(0)\n#define TEGRA_PIN_PEX_L0_CLKREQ_N_PA1\t\t_GPIO(1)\n#define TEGRA_PIN_PEX_WAKE_N_PA2\t\t_GPIO(2)\n#define TEGRA_PIN_PEX_L1_RST_N_PA3\t\t_GPIO(3)\n#define TEGRA_PIN_PEX_L1_CLKREQ_N_PA4\t\t_GPIO(4)\n#define TEGRA_PIN_SATA_LED_ACTIVE_PA5\t\t_GPIO(5)\n#define TEGRA_PIN_PA6\t\t\t\t_GPIO(6)\n#define TEGRA_PIN_DAP1_FS_PB0\t\t\t_GPIO(8)\n#define TEGRA_PIN_DAP1_DIN_PB1\t\t\t_GPIO(9)\n#define TEGRA_PIN_DAP1_DOUT_PB2\t\t\t_GPIO(10)\n#define TEGRA_PIN_DAP1_SCLK_PB3\t\t\t_GPIO(11)\n#define TEGRA_PIN_SPI2_MOSI_PB4\t\t\t_GPIO(12)\n#define TEGRA_PIN_SPI2_MISO_PB5\t\t\t_GPIO(13)\n#define TEGRA_PIN_SPI2_SCK_PB6\t\t\t_GPIO(14)\n#define TEGRA_PIN_SPI2_CS0_PB7\t\t\t_GPIO(15)\n#define TEGRA_PIN_SPI1_MOSI_PC0\t\t\t_GPIO(16)\n#define TEGRA_PIN_SPI1_MISO_PC1\t\t\t_GPIO(17)\n#define TEGRA_PIN_SPI1_SCK_PC2\t\t\t_GPIO(18)\n#define TEGRA_PIN_SPI1_CS0_PC3\t\t\t_GPIO(19)\n#define TEGRA_PIN_SPI1_CS1_PC4\t\t\t_GPIO(20)\n#define TEGRA_PIN_SPI4_SCK_PC5\t\t\t_GPIO(21)\n#define TEGRA_PIN_SPI4_CS0_PC6\t\t\t_GPIO(22)\n#define TEGRA_PIN_SPI4_MOSI_PC7\t\t\t_GPIO(23)\n#define TEGRA_PIN_SPI4_MISO_PD0\t\t\t_GPIO(24)\n#define TEGRA_PIN_UART3_TX_PD1\t\t\t_GPIO(25)\n#define TEGRA_PIN_UART3_RX_PD2\t\t\t_GPIO(26)\n#define TEGRA_PIN_UART3_RTS_PD3\t\t\t_GPIO(27)\n#define TEGRA_PIN_UART3_CTS_PD4\t\t\t_GPIO(28)\n#define TEGRA_PIN_DMIC1_CLK_PE0\t\t\t_GPIO(32)\n#define TEGRA_PIN_DMIC1_DAT_PE1\t\t\t_GPIO(33)\n#define TEGRA_PIN_DMIC2_CLK_PE2\t\t\t_GPIO(34)\n#define TEGRA_PIN_DMIC2_DAT_PE3\t\t\t_GPIO(35)\n#define TEGRA_PIN_DMIC3_CLK_PE4\t\t\t_GPIO(36)\n#define TEGRA_PIN_DMIC3_DAT_PE5\t\t\t_GPIO(37)\n#define TEGRA_PIN_PE6\t\t\t\t_GPIO(38)\n#define TEGRA_PIN_PE7\t\t\t\t_GPIO(39)\n#define TEGRA_PIN_GEN3_I2C_SCL_PF0\t\t_GPIO(40)\n#define TEGRA_PIN_GEN3_I2C_SDA_PF1\t\t_GPIO(41)\n#define TEGRA_PIN_UART2_TX_PG0\t\t\t_GPIO(48)\n#define TEGRA_PIN_UART2_RX_PG1\t\t\t_GPIO(49)\n#define TEGRA_PIN_UART2_RTS_PG2\t\t\t_GPIO(50)\n#define TEGRA_PIN_UART2_CTS_PG3\t\t\t_GPIO(51)\n#define TEGRA_PIN_WIFI_EN_PH0\t\t\t_GPIO(56)\n#define TEGRA_PIN_WIFI_RST_PH1\t\t\t_GPIO(57)\n#define TEGRA_PIN_WIFI_WAKE_AP_PH2\t\t_GPIO(58)\n#define TEGRA_PIN_AP_WAKE_BT_PH3\t\t_GPIO(59)\n#define TEGRA_PIN_BT_RST_PH4\t\t\t_GPIO(60)\n#define TEGRA_PIN_BT_WAKE_AP_PH5\t\t_GPIO(61)\n#define TEGRA_PIN_PH6\t\t\t\t_GPIO(62)\n#define TEGRA_PIN_AP_WAKE_NFC_PH7\t\t_GPIO(63)\n#define TEGRA_PIN_NFC_EN_PI0\t\t\t_GPIO(64)\n#define TEGRA_PIN_NFC_INT_PI1\t\t\t_GPIO(65)\n#define TEGRA_PIN_GPS_EN_PI2\t\t\t_GPIO(66)\n#define TEGRA_PIN_GPS_RST_PI3\t\t\t_GPIO(67)\n#define TEGRA_PIN_UART4_TX_PI4\t\t\t_GPIO(68)\n#define TEGRA_PIN_UART4_RX_PI5\t\t\t_GPIO(69)\n#define TEGRA_PIN_UART4_RTS_PI6\t\t\t_GPIO(70)\n#define TEGRA_PIN_UART4_CTS_PI7\t\t\t_GPIO(71)\n#define TEGRA_PIN_GEN1_I2C_SDA_PJ0\t\t_GPIO(72)\n#define TEGRA_PIN_GEN1_I2C_SCL_PJ1\t\t_GPIO(73)\n#define TEGRA_PIN_GEN2_I2C_SCL_PJ2\t\t_GPIO(74)\n#define TEGRA_PIN_GEN2_I2C_SDA_PJ3\t\t_GPIO(75)\n#define TEGRA_PIN_DAP4_FS_PJ4\t\t\t_GPIO(76)\n#define TEGRA_PIN_DAP4_DIN_PJ5\t\t\t_GPIO(77)\n#define TEGRA_PIN_DAP4_DOUT_PJ6\t\t\t_GPIO(78)\n#define TEGRA_PIN_DAP4_SCLK_PJ7\t\t\t_GPIO(79)\n#define TEGRA_PIN_PK0\t\t\t\t_GPIO(80)\n#define TEGRA_PIN_PK1\t\t\t\t_GPIO(81)\n#define TEGRA_PIN_PK2\t\t\t\t_GPIO(82)\n#define TEGRA_PIN_PK3\t\t\t\t_GPIO(83)\n#define TEGRA_PIN_PK4\t\t\t\t_GPIO(84)\n#define TEGRA_PIN_PK5\t\t\t\t_GPIO(85)\n#define TEGRA_PIN_PK6\t\t\t\t_GPIO(86)\n#define TEGRA_PIN_PK7\t\t\t\t_GPIO(87)\n#define TEGRA_PIN_PL0\t\t\t\t_GPIO(88)\n#define TEGRA_PIN_PL1\t\t\t\t_GPIO(89)\n#define TEGRA_PIN_SDMMC1_CLK_PM0\t\t_GPIO(96)\n#define TEGRA_PIN_SDMMC1_CMD_PM1\t\t_GPIO(97)\n#define TEGRA_PIN_SDMMC1_DAT3_PM2\t\t_GPIO(98)\n#define TEGRA_PIN_SDMMC1_DAT2_PM3\t\t_GPIO(99)\n#define TEGRA_PIN_SDMMC1_DAT1_PM4\t\t_GPIO(100)\n#define TEGRA_PIN_SDMMC1_DAT0_PM5\t\t_GPIO(101)\n#define TEGRA_PIN_SDMMC3_CLK_PP0\t\t_GPIO(120)\n#define TEGRA_PIN_SDMMC3_CMD_PP1\t\t_GPIO(121)\n#define TEGRA_PIN_SDMMC3_DAT3_PP2\t\t_GPIO(122)\n#define TEGRA_PIN_SDMMC3_DAT2_PP3\t\t_GPIO(123)\n#define TEGRA_PIN_SDMMC3_DAT1_PP4\t\t_GPIO(124)\n#define TEGRA_PIN_SDMMC3_DAT0_PP5\t\t_GPIO(125)\n#define TEGRA_PIN_CAM1_MCLK_PS0\t\t\t_GPIO(144)\n#define TEGRA_PIN_CAM2_MCLK_PS1\t\t\t_GPIO(145)\n#define TEGRA_PIN_CAM_I2C_SCL_PS2\t\t_GPIO(146)\n#define TEGRA_PIN_CAM_I2C_SDA_PS3\t\t_GPIO(147)\n#define TEGRA_PIN_CAM_RST_PS4\t\t\t_GPIO(148)\n#define TEGRA_PIN_CAM_AF_EN_PS5\t\t\t_GPIO(149)\n#define TEGRA_PIN_CAM_FLASH_EN_PS6\t\t_GPIO(150)\n#define TEGRA_PIN_CAM1_PWDN_PS7\t\t\t_GPIO(151)\n#define TEGRA_PIN_CAM2_PWDN_PT0\t\t\t_GPIO(152)\n#define TEGRA_PIN_CAM1_STROBE_PT1\t\t_GPIO(153)\n#define TEGRA_PIN_UART1_TX_PU0\t\t\t_GPIO(160)\n#define TEGRA_PIN_UART1_RX_PU1\t\t\t_GPIO(161)\n#define TEGRA_PIN_UART1_RTS_PU2\t\t\t_GPIO(162)\n#define TEGRA_PIN_UART1_CTS_PU3\t\t\t_GPIO(163)\n#define TEGRA_PIN_LCD_BL_PWM_PV0\t\t_GPIO(168)\n#define TEGRA_PIN_LCD_BL_EN_PV1\t\t\t_GPIO(169)\n#define TEGRA_PIN_LCD_RST_PV2\t\t\t_GPIO(170)\n#define TEGRA_PIN_LCD_GPIO1_PV3\t\t\t_GPIO(171)\n#define TEGRA_PIN_LCD_GPIO2_PV4\t\t\t_GPIO(172)\n#define TEGRA_PIN_AP_READY_PV5\t\t\t_GPIO(173)\n#define TEGRA_PIN_TOUCH_RST_PV6\t\t\t_GPIO(174)\n#define TEGRA_PIN_TOUCH_CLK_PV7\t\t\t_GPIO(175)\n#define TEGRA_PIN_MODEM_WAKE_AP_PX0\t\t_GPIO(184)\n#define TEGRA_PIN_TOUCH_INT_PX1\t\t\t_GPIO(185)\n#define TEGRA_PIN_MOTION_INT_PX2\t\t_GPIO(186)\n#define TEGRA_PIN_ALS_PROX_INT_PX3\t\t_GPIO(187)\n#define TEGRA_PIN_TEMP_ALERT_PX4\t\t_GPIO(188)\n#define TEGRA_PIN_BUTTON_POWER_ON_PX5\t\t_GPIO(189)\n#define TEGRA_PIN_BUTTON_VOL_UP_PX6\t\t_GPIO(190)\n#define TEGRA_PIN_BUTTON_VOL_DOWN_PX7\t\t_GPIO(191)\n#define TEGRA_PIN_BUTTON_SLIDE_SW_PY0\t\t_GPIO(192)\n#define TEGRA_PIN_BUTTON_HOME_PY1\t\t_GPIO(193)\n#define TEGRA_PIN_LCD_TE_PY2\t\t\t_GPIO(194)\n#define TEGRA_PIN_PWR_I2C_SCL_PY3\t\t_GPIO(195)\n#define TEGRA_PIN_PWR_I2C_SDA_PY4\t\t_GPIO(196)\n#define TEGRA_PIN_CLK_32K_OUT_PY5\t\t_GPIO(197)\n#define TEGRA_PIN_PZ0\t\t\t\t_GPIO(200)\n#define TEGRA_PIN_PZ1\t\t\t\t_GPIO(201)\n#define TEGRA_PIN_PZ2\t\t\t\t_GPIO(202)\n#define TEGRA_PIN_PZ3\t\t\t\t_GPIO(203)\n#define TEGRA_PIN_PZ4\t\t\t\t_GPIO(204)\n#define TEGRA_PIN_PZ5\t\t\t\t_GPIO(205)\n#define TEGRA_PIN_DAP2_FS_PAA0\t\t\t_GPIO(208)\n#define TEGRA_PIN_DAP2_SCLK_PAA1\t\t_GPIO(209)\n#define TEGRA_PIN_DAP2_DIN_PAA2\t\t\t_GPIO(210)\n#define TEGRA_PIN_DAP2_DOUT_PAA3\t\t_GPIO(211)\n#define TEGRA_PIN_AUD_MCLK_PBB0\t\t\t_GPIO(216)\n#define TEGRA_PIN_DVFS_PWM_PBB1\t\t\t_GPIO(217)\n#define TEGRA_PIN_DVFS_CLK_PBB2\t\t\t_GPIO(218)\n#define TEGRA_PIN_GPIO_X1_AUD_PBB3\t\t_GPIO(219)\n#define TEGRA_PIN_GPIO_X3_AUD_PBB4\t\t_GPIO(220)\n#define TEGRA_PIN_HDMI_CEC_PCC0\t\t\t_GPIO(224)\n#define TEGRA_PIN_HDMI_INT_DP_HPD_PCC1\t\t_GPIO(225)\n#define TEGRA_PIN_SPDIF_OUT_PCC2\t\t_GPIO(226)\n#define TEGRA_PIN_SPDIF_IN_PCC3\t\t\t_GPIO(227)\n#define TEGRA_PIN_USB_VBUS_EN0_PCC4\t\t_GPIO(228)\n#define TEGRA_PIN_USB_VBUS_EN1_PCC5\t\t_GPIO(229)\n#define TEGRA_PIN_DP_HPD0_PCC6\t\t\t_GPIO(230)\n#define TEGRA_PIN_PCC7\t\t\t\t_GPIO(231)\n#define TEGRA_PIN_SPI2_CS1_PDD0\t\t\t_GPIO(232)\n#define TEGRA_PIN_QSPI_SCK_PEE0\t\t\t_GPIO(240)\n#define TEGRA_PIN_QSPI_CS_N_PEE1\t\t_GPIO(241)\n#define TEGRA_PIN_QSPI_IO0_PEE2\t\t\t_GPIO(242)\n#define TEGRA_PIN_QSPI_IO1_PEE3\t\t\t_GPIO(243)\n#define TEGRA_PIN_QSPI_IO2_PEE4\t\t\t_GPIO(244)\n#define TEGRA_PIN_QSPI_IO3_PEE5\t\t\t_GPIO(245)\n\n \n#define NUM_GPIOS\t\t\t\t(TEGRA_PIN_QSPI_IO3_PEE5 + 1)\n#define _PIN(offset)\t\t\t\t(NUM_GPIOS + (offset))\n\n \n#define TEGRA_PIN_CORE_PWR_REQ\t\t\t_PIN(0)\n#define TEGRA_PIN_CPU_PWR_REQ\t\t\t_PIN(1)\n#define TEGRA_PIN_PWR_INT_N\t\t\t_PIN(2)\n#define TEGRA_PIN_CLK_32K_IN\t\t\t_PIN(3)\n#define TEGRA_PIN_JTAG_RTCK\t\t\t_PIN(4)\n#define TEGRA_PIN_BATT_BCL\t\t\t_PIN(5)\n#define TEGRA_PIN_CLK_REQ\t\t\t_PIN(6)\n#define TEGRA_PIN_SHUTDOWN\t\t\t_PIN(7)\n\nstatic const struct pinctrl_pin_desc tegra210_pins[] = {\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L0_RST_N_PA0, \"PEX_L0_RST_N PA0\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L0_CLKREQ_N_PA1, \"PEX_L0_CLKREQ_N PA1\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_WAKE_N_PA2, \"PEX_WAKE_N PA2\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L1_RST_N_PA3, \"PEX_L1_RST_N PA3\"),\n\tPINCTRL_PIN(TEGRA_PIN_PEX_L1_CLKREQ_N_PA4, \"PEX_L1_CLKREQ_N PA4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SATA_LED_ACTIVE_PA5, \"SATA_LED_ACTIVE PA5\"),\n\tPINCTRL_PIN(TEGRA_PIN_PA6, \"PA6\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP1_FS_PB0, \"DAP1_FS PB0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP1_DIN_PB1, \"DAP1_DIN PB1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP1_DOUT_PB2, \"DAP1_DOUT PB2\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP1_SCLK_PB3, \"DAP1_SCLK PB3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI2_MOSI_PB4, \"SPI2_MOSI PB4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI2_MISO_PB5, \"SPI2_MISO PB5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI2_SCK_PB6, \"SPI2_SCK PB6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI2_CS0_PB7, \"SPI2_CS0 PB7\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI1_MOSI_PC0, \"SPI1_MOSI PC0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI1_MISO_PC1, \"SPI1_MISO PC1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI1_SCK_PC2, \"SPI1_SCK PC2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI1_CS0_PC3, \"SPI1_CS0 PC3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI1_CS1_PC4, \"SPI1_CS1 PC4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI4_SCK_PC5, \"SPI4_SCK PC5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI4_CS0_PC6, \"SPI4_CS0 PC6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI4_MOSI_PC7, \"SPI4_MOSI PC7\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI4_MISO_PD0, \"SPI4_MISO PD0\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART3_TX_PD1, \"UART3_TX PD1\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART3_RX_PD2, \"UART3_RX PD2\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART3_RTS_PD3, \"UART3_RTS PD3\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART3_CTS_PD4, \"UART3_CTS PD4\"),\n\tPINCTRL_PIN(TEGRA_PIN_DMIC1_CLK_PE0, \"DMIC1_CLK PE0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DMIC1_DAT_PE1, \"DMIC1_DAT PE1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DMIC2_CLK_PE2, \"DMIC2_CLK PE2\"),\n\tPINCTRL_PIN(TEGRA_PIN_DMIC2_DAT_PE3, \"DMIC2_DAT PE3\"),\n\tPINCTRL_PIN(TEGRA_PIN_DMIC3_CLK_PE4, \"DMIC3_CLK PE4\"),\n\tPINCTRL_PIN(TEGRA_PIN_DMIC3_DAT_PE5, \"DMIC3_DAT PE5\"),\n\tPINCTRL_PIN(TEGRA_PIN_PE6, \"PE6\"),\n\tPINCTRL_PIN(TEGRA_PIN_PE7, \"PE7\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN3_I2C_SCL_PF0, \"GEN3_I2C_SCL PF0\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN3_I2C_SDA_PF1, \"GEN3_I2C_SDA PF1\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART2_TX_PG0, \"UART2_TX PG0\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART2_RX_PG1, \"UART2_RX PG1\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART2_RTS_PG2, \"UART2_RTS PG2\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART2_CTS_PG3, \"UART2_CTS PG3\"),\n\tPINCTRL_PIN(TEGRA_PIN_WIFI_EN_PH0, \"WIFI_EN PH0\"),\n\tPINCTRL_PIN(TEGRA_PIN_WIFI_RST_PH1, \"WIFI_RST PH1\"),\n\tPINCTRL_PIN(TEGRA_PIN_WIFI_WAKE_AP_PH2, \"WIFI_WAKE_AP PH2\"),\n\tPINCTRL_PIN(TEGRA_PIN_AP_WAKE_BT_PH3, \"AP_WAKE_BT PH3\"),\n\tPINCTRL_PIN(TEGRA_PIN_BT_RST_PH4, \"BT_RST PH4\"),\n\tPINCTRL_PIN(TEGRA_PIN_BT_WAKE_AP_PH5, \"BT_WAKE_AP PH5\"),\n\tPINCTRL_PIN(TEGRA_PIN_PH6, \"PH6\"),\n\tPINCTRL_PIN(TEGRA_PIN_AP_WAKE_NFC_PH7, \"AP_WAKE_NFC PH7\"),\n\tPINCTRL_PIN(TEGRA_PIN_NFC_EN_PI0, \"NFC_EN PI0\"),\n\tPINCTRL_PIN(TEGRA_PIN_NFC_INT_PI1, \"NFC_INT PI1\"),\n\tPINCTRL_PIN(TEGRA_PIN_GPS_EN_PI2, \"GPS_EN PI2\"),\n\tPINCTRL_PIN(TEGRA_PIN_GPS_RST_PI3, \"GPS_RST PI3\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART4_TX_PI4, \"UART4_TX PI4\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART4_RX_PI5, \"UART4_RX PI5\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART4_RTS_PI6, \"UART4_RTS PI6\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART4_CTS_PI7, \"UART4_CTS PI7\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN1_I2C_SDA_PJ0, \"GEN1_I2C_SDA PJ0\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN1_I2C_SCL_PJ1, \"GEN1_I2C_SCL PJ1\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN2_I2C_SCL_PJ2, \"GEN2_I2C_SCL PJ2\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN2_I2C_SDA_PJ3, \"GEN2_I2C_SDA PJ3\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP4_FS_PJ4, \"DAP4_FS PJ4\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP4_DIN_PJ5, \"DAP4_DIN PJ5\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP4_DOUT_PJ6, \"DAP4_DOUT PJ6\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP4_SCLK_PJ7, \"DAP4_SCLK PJ7\"),\n\tPINCTRL_PIN(TEGRA_PIN_PK0, \"PK0\"),\n\tPINCTRL_PIN(TEGRA_PIN_PK1, \"PK1\"),\n\tPINCTRL_PIN(TEGRA_PIN_PK2, \"PK2\"),\n\tPINCTRL_PIN(TEGRA_PIN_PK3, \"PK3\"),\n\tPINCTRL_PIN(TEGRA_PIN_PK4, \"PK4\"),\n\tPINCTRL_PIN(TEGRA_PIN_PK5, \"PK5\"),\n\tPINCTRL_PIN(TEGRA_PIN_PK6, \"PK6\"),\n\tPINCTRL_PIN(TEGRA_PIN_PK7, \"PK7\"),\n\tPINCTRL_PIN(TEGRA_PIN_PL0, \"PL0\"),\n\tPINCTRL_PIN(TEGRA_PIN_PL1, \"PL1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_CLK_PM0, \"SDMMC1_CLK PM0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_CMD_PM1, \"SDMMC1_CMD PM1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_DAT3_PM2, \"SDMMC1_DAT3 PM2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_DAT2_PM3, \"SDMMC1_DAT2 PM3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_DAT1_PM4, \"SDMMC1_DAT1 PM4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_DAT0_PM5, \"SDMMC1_DAT0 PM5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_CLK_PP0, \"SDMMC3_CLK PP0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_CMD_PP1, \"SDMMC3_CMD PP1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_DAT3_PP2, \"SDMMC3_DAT3 PP2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_DAT2_PP3, \"SDMMC3_DAT2 PP3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_DAT1_PP4, \"SDMMC3_DAT1 PP4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_DAT0_PP5, \"SDMMC3_DAT0 PP5\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAM1_MCLK_PS0, \"CAM1_MCLK PS0\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAM2_MCLK_PS1, \"CAM2_MCLK PS1\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAM_I2C_SCL_PS2, \"CAM_I2C_SCL PS2\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAM_I2C_SDA_PS3, \"CAM_I2C_SDA PS3\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAM_RST_PS4, \"CAM_RST PS4\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAM_AF_EN_PS5, \"CAM_AF_EN PS5\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAM_FLASH_EN_PS6, \"CAM_FLASH_EN PS6\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAM1_PWDN_PS7, \"CAM1_PWDN PS7\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAM2_PWDN_PT0, \"CAM2_PWDN PT0\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAM1_STROBE_PT1, \"CAM1_STROBE PT1\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART1_TX_PU0, \"UART1_TX PU0\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART1_RX_PU1, \"UART1_RX PU1\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART1_RTS_PU2, \"UART1_RTS PU2\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART1_CTS_PU3, \"UART1_CTS PU3\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_BL_PWM_PV0, \"LCD_BL_PWM PV0\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_BL_EN_PV1, \"LCD_BL_EN PV1\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_RST_PV2, \"LCD_RST PV2\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_GPIO1_PV3, \"LCD_GPIO1 PV3\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_GPIO2_PV4, \"LCD_GPIO2 PV4\"),\n\tPINCTRL_PIN(TEGRA_PIN_AP_READY_PV5, \"AP_READY PV5\"),\n\tPINCTRL_PIN(TEGRA_PIN_TOUCH_RST_PV6, \"TOUCH_RST PV6\"),\n\tPINCTRL_PIN(TEGRA_PIN_TOUCH_CLK_PV7, \"TOUCH_CLK PV7\"),\n\tPINCTRL_PIN(TEGRA_PIN_MODEM_WAKE_AP_PX0, \"MODEM_WAKE_AP PX0\"),\n\tPINCTRL_PIN(TEGRA_PIN_TOUCH_INT_PX1, \"TOUCH_INT PX1\"),\n\tPINCTRL_PIN(TEGRA_PIN_MOTION_INT_PX2, \"MOTION_INT PX2\"),\n\tPINCTRL_PIN(TEGRA_PIN_ALS_PROX_INT_PX3, \"ALS_PROX_INT PX3\"),\n\tPINCTRL_PIN(TEGRA_PIN_TEMP_ALERT_PX4, \"TEMP_ALERT PX4\"),\n\tPINCTRL_PIN(TEGRA_PIN_BUTTON_POWER_ON_PX5, \"BUTTON_POWER_ON PX5\"),\n\tPINCTRL_PIN(TEGRA_PIN_BUTTON_VOL_UP_PX6, \"BUTTON_VOL_UP PX6\"),\n\tPINCTRL_PIN(TEGRA_PIN_BUTTON_VOL_DOWN_PX7, \"BUTTON_VOL_DOWN PX7\"),\n\tPINCTRL_PIN(TEGRA_PIN_BUTTON_SLIDE_SW_PY0, \"BUTTON_SLIDE_SW PY0\"),\n\tPINCTRL_PIN(TEGRA_PIN_BUTTON_HOME_PY1, \"BUTTON_HOME PY1\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_TE_PY2, \"LCD_TE PY2\"),\n\tPINCTRL_PIN(TEGRA_PIN_PWR_I2C_SCL_PY3, \"PWR_I2C_SCL PY3\"),\n\tPINCTRL_PIN(TEGRA_PIN_PWR_I2C_SDA_PY4, \"PWR_I2C_SDA PY4\"),\n\tPINCTRL_PIN(TEGRA_PIN_CLK_32K_OUT_PY5, \"CLK_32K_OUT PY5\"),\n\tPINCTRL_PIN(TEGRA_PIN_PZ0, \"PZ0\"),\n\tPINCTRL_PIN(TEGRA_PIN_PZ1, \"PZ1\"),\n\tPINCTRL_PIN(TEGRA_PIN_PZ2, \"PZ2\"),\n\tPINCTRL_PIN(TEGRA_PIN_PZ3, \"PZ3\"),\n\tPINCTRL_PIN(TEGRA_PIN_PZ4, \"PZ4\"),\n\tPINCTRL_PIN(TEGRA_PIN_PZ5, \"PZ5\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP2_FS_PAA0, \"DAP2_FS PAA0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP2_SCLK_PAA1, \"DAP2_SCLK PAA1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP2_DIN_PAA2, \"DAP2_DIN PAA2\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP2_DOUT_PAA3, \"DAP2_DOUT PAA3\"),\n\tPINCTRL_PIN(TEGRA_PIN_AUD_MCLK_PBB0, \"AUD_MCLK PBB0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DVFS_PWM_PBB1, \"DVFS_PWM PBB1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DVFS_CLK_PBB2, \"DVFS_CLK PBB2\"),\n\tPINCTRL_PIN(TEGRA_PIN_GPIO_X1_AUD_PBB3, \"GPIO_X1_AUD PBB3\"),\n\tPINCTRL_PIN(TEGRA_PIN_GPIO_X3_AUD_PBB4, \"GPIO_X3_AUD PBB4\"),\n\tPINCTRL_PIN(TEGRA_PIN_HDMI_CEC_PCC0, \"HDMI_CEC PCC0\"),\n\tPINCTRL_PIN(TEGRA_PIN_HDMI_INT_DP_HPD_PCC1, \"HDMI_INT_DP_HPD PCC1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPDIF_OUT_PCC2, \"SPDIF_OUT PCC2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPDIF_IN_PCC3, \"SPDIF_IN PCC3\"),\n\tPINCTRL_PIN(TEGRA_PIN_USB_VBUS_EN0_PCC4, \"USB_VBUS_EN0 PCC4\"),\n\tPINCTRL_PIN(TEGRA_PIN_USB_VBUS_EN1_PCC5, \"USB_VBUS_EN1 PCC5\"),\n\tPINCTRL_PIN(TEGRA_PIN_DP_HPD0_PCC6, \"DP_HPD0 PCC6\"),\n\tPINCTRL_PIN(TEGRA_PIN_PCC7, \"PCC7\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI2_CS1_PDD0, \"SPI2_CS1 PDD0\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI_SCK_PEE0, \"QSPI_SCK PEE0\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI_CS_N_PEE1, \"QSPI_CS_N PEE1\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI_IO0_PEE2, \"QSPI_IO0 PEE2\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI_IO1_PEE3, \"QSPI_IO1 PEE3\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI_IO2_PEE4, \"QSPI_IO2 PEE4\"),\n\tPINCTRL_PIN(TEGRA_PIN_QSPI_IO3_PEE5, \"QSPI_IO3 PEE5\"),\n\tPINCTRL_PIN(TEGRA_PIN_CORE_PWR_REQ, \"CORE_PWR_REQ\"),\n\tPINCTRL_PIN(TEGRA_PIN_CPU_PWR_REQ, \"CPU_PWR_REQ\"),\n\tPINCTRL_PIN(TEGRA_PIN_PWR_INT_N, \"PWR_INT_N\"),\n\tPINCTRL_PIN(TEGRA_PIN_CLK_32K_IN, \"CLK_32K_IN\"),\n\tPINCTRL_PIN(TEGRA_PIN_JTAG_RTCK, \"JTAG_RTCK\"),\n\tPINCTRL_PIN(TEGRA_PIN_BATT_BCL, \"BATT_BCL\"),\n\tPINCTRL_PIN(TEGRA_PIN_CLK_REQ, \"CLK_REQ\"),\n\tPINCTRL_PIN(TEGRA_PIN_SHUTDOWN, \"SHUTDOWN\"),\n};\n\nstatic const unsigned pex_l0_rst_n_pa0_pins[] = {\n\tTEGRA_PIN_PEX_L0_RST_N_PA0,\n};\n\nstatic const unsigned pex_l0_clkreq_n_pa1_pins[] = {\n\tTEGRA_PIN_PEX_L0_CLKREQ_N_PA1,\n};\n\nstatic const unsigned pex_wake_n_pa2_pins[] = {\n\tTEGRA_PIN_PEX_WAKE_N_PA2,\n};\n\nstatic const unsigned pex_l1_rst_n_pa3_pins[] = {\n\tTEGRA_PIN_PEX_L1_RST_N_PA3,\n};\n\nstatic const unsigned pex_l1_clkreq_n_pa4_pins[] = {\n\tTEGRA_PIN_PEX_L1_CLKREQ_N_PA4,\n};\n\nstatic const unsigned sata_led_active_pa5_pins[] = {\n\tTEGRA_PIN_SATA_LED_ACTIVE_PA5,\n};\n\nstatic const unsigned pa6_pins[] = {\n\tTEGRA_PIN_PA6,\n};\n\nstatic const unsigned dap1_fs_pb0_pins[] = {\n\tTEGRA_PIN_DAP1_FS_PB0,\n};\n\nstatic const unsigned dap1_din_pb1_pins[] = {\n\tTEGRA_PIN_DAP1_DIN_PB1,\n};\n\nstatic const unsigned dap1_dout_pb2_pins[] = {\n\tTEGRA_PIN_DAP1_DOUT_PB2,\n};\n\nstatic const unsigned dap1_sclk_pb3_pins[] = {\n\tTEGRA_PIN_DAP1_SCLK_PB3,\n};\n\nstatic const unsigned spi2_mosi_pb4_pins[] = {\n\tTEGRA_PIN_SPI2_MOSI_PB4,\n};\n\nstatic const unsigned spi2_miso_pb5_pins[] = {\n\tTEGRA_PIN_SPI2_MISO_PB5,\n};\n\nstatic const unsigned spi2_sck_pb6_pins[] = {\n\tTEGRA_PIN_SPI2_SCK_PB6,\n};\n\nstatic const unsigned spi2_cs0_pb7_pins[] = {\n\tTEGRA_PIN_SPI2_CS0_PB7,\n};\n\nstatic const unsigned spi1_mosi_pc0_pins[] = {\n\tTEGRA_PIN_SPI1_MOSI_PC0,\n};\n\nstatic const unsigned spi1_miso_pc1_pins[] = {\n\tTEGRA_PIN_SPI1_MISO_PC1,\n};\n\nstatic const unsigned spi1_sck_pc2_pins[] = {\n\tTEGRA_PIN_SPI1_SCK_PC2,\n};\n\nstatic const unsigned spi1_cs0_pc3_pins[] = {\n\tTEGRA_PIN_SPI1_CS0_PC3,\n};\n\nstatic const unsigned spi1_cs1_pc4_pins[] = {\n\tTEGRA_PIN_SPI1_CS1_PC4,\n};\n\nstatic const unsigned spi4_sck_pc5_pins[] = {\n\tTEGRA_PIN_SPI4_SCK_PC5,\n};\n\nstatic const unsigned spi4_cs0_pc6_pins[] = {\n\tTEGRA_PIN_SPI4_CS0_PC6,\n};\n\nstatic const unsigned spi4_mosi_pc7_pins[] = {\n\tTEGRA_PIN_SPI4_MOSI_PC7,\n};\n\nstatic const unsigned spi4_miso_pd0_pins[] = {\n\tTEGRA_PIN_SPI4_MISO_PD0,\n};\n\nstatic const unsigned uart3_tx_pd1_pins[] = {\n\tTEGRA_PIN_UART3_TX_PD1,\n};\n\nstatic const unsigned uart3_rx_pd2_pins[] = {\n\tTEGRA_PIN_UART3_RX_PD2,\n};\n\nstatic const unsigned uart3_rts_pd3_pins[] = {\n\tTEGRA_PIN_UART3_RTS_PD3,\n};\n\nstatic const unsigned uart3_cts_pd4_pins[] = {\n\tTEGRA_PIN_UART3_CTS_PD4,\n};\n\nstatic const unsigned dmic1_clk_pe0_pins[] = {\n\tTEGRA_PIN_DMIC1_CLK_PE0,\n};\n\nstatic const unsigned dmic1_dat_pe1_pins[] = {\n\tTEGRA_PIN_DMIC1_DAT_PE1,\n};\n\nstatic const unsigned dmic2_clk_pe2_pins[] = {\n\tTEGRA_PIN_DMIC2_CLK_PE2,\n};\n\nstatic const unsigned dmic2_dat_pe3_pins[] = {\n\tTEGRA_PIN_DMIC2_DAT_PE3,\n};\n\nstatic const unsigned dmic3_clk_pe4_pins[] = {\n\tTEGRA_PIN_DMIC3_CLK_PE4,\n};\n\nstatic const unsigned dmic3_dat_pe5_pins[] = {\n\tTEGRA_PIN_DMIC3_DAT_PE5,\n};\n\nstatic const unsigned pe6_pins[] = {\n\tTEGRA_PIN_PE6,\n};\n\nstatic const unsigned pe7_pins[] = {\n\tTEGRA_PIN_PE7,\n};\n\nstatic const unsigned gen3_i2c_scl_pf0_pins[] = {\n\tTEGRA_PIN_GEN3_I2C_SCL_PF0,\n};\n\nstatic const unsigned gen3_i2c_sda_pf1_pins[] = {\n\tTEGRA_PIN_GEN3_I2C_SDA_PF1,\n};\n\nstatic const unsigned uart2_tx_pg0_pins[] = {\n\tTEGRA_PIN_UART2_TX_PG0,\n};\n\nstatic const unsigned uart2_rx_pg1_pins[] = {\n\tTEGRA_PIN_UART2_RX_PG1,\n};\n\nstatic const unsigned uart2_rts_pg2_pins[] = {\n\tTEGRA_PIN_UART2_RTS_PG2,\n};\n\nstatic const unsigned uart2_cts_pg3_pins[] = {\n\tTEGRA_PIN_UART2_CTS_PG3,\n};\n\nstatic const unsigned wifi_en_ph0_pins[] = {\n\tTEGRA_PIN_WIFI_EN_PH0,\n};\n\nstatic const unsigned wifi_rst_ph1_pins[] = {\n\tTEGRA_PIN_WIFI_RST_PH1,\n};\n\nstatic const unsigned wifi_wake_ap_ph2_pins[] = {\n\tTEGRA_PIN_WIFI_WAKE_AP_PH2,\n};\n\nstatic const unsigned ap_wake_bt_ph3_pins[] = {\n\tTEGRA_PIN_AP_WAKE_BT_PH3,\n};\n\nstatic const unsigned bt_rst_ph4_pins[] = {\n\tTEGRA_PIN_BT_RST_PH4,\n};\n\nstatic const unsigned bt_wake_ap_ph5_pins[] = {\n\tTEGRA_PIN_BT_WAKE_AP_PH5,\n};\n\nstatic const unsigned ph6_pins[] = {\n\tTEGRA_PIN_PH6,\n};\n\nstatic const unsigned ap_wake_nfc_ph7_pins[] = {\n\tTEGRA_PIN_AP_WAKE_NFC_PH7,\n};\n\nstatic const unsigned nfc_en_pi0_pins[] = {\n\tTEGRA_PIN_NFC_EN_PI0,\n};\n\nstatic const unsigned nfc_int_pi1_pins[] = {\n\tTEGRA_PIN_NFC_INT_PI1,\n};\n\nstatic const unsigned gps_en_pi2_pins[] = {\n\tTEGRA_PIN_GPS_EN_PI2,\n};\n\nstatic const unsigned gps_rst_pi3_pins[] = {\n\tTEGRA_PIN_GPS_RST_PI3,\n};\n\nstatic const unsigned uart4_tx_pi4_pins[] = {\n\tTEGRA_PIN_UART4_TX_PI4,\n};\n\nstatic const unsigned uart4_rx_pi5_pins[] = {\n\tTEGRA_PIN_UART4_RX_PI5,\n};\n\nstatic const unsigned uart4_rts_pi6_pins[] = {\n\tTEGRA_PIN_UART4_RTS_PI6,\n};\n\nstatic const unsigned uart4_cts_pi7_pins[] = {\n\tTEGRA_PIN_UART4_CTS_PI7,\n};\n\nstatic const unsigned gen1_i2c_sda_pj0_pins[] = {\n\tTEGRA_PIN_GEN1_I2C_SDA_PJ0,\n};\n\nstatic const unsigned gen1_i2c_scl_pj1_pins[] = {\n\tTEGRA_PIN_GEN1_I2C_SCL_PJ1,\n};\n\nstatic const unsigned gen2_i2c_scl_pj2_pins[] = {\n\tTEGRA_PIN_GEN2_I2C_SCL_PJ2,\n};\n\nstatic const unsigned gen2_i2c_sda_pj3_pins[] = {\n\tTEGRA_PIN_GEN2_I2C_SDA_PJ3,\n};\n\nstatic const unsigned dap4_fs_pj4_pins[] = {\n\tTEGRA_PIN_DAP4_FS_PJ4,\n};\n\nstatic const unsigned dap4_din_pj5_pins[] = {\n\tTEGRA_PIN_DAP4_DIN_PJ5,\n};\n\nstatic const unsigned dap4_dout_pj6_pins[] = {\n\tTEGRA_PIN_DAP4_DOUT_PJ6,\n};\n\nstatic const unsigned dap4_sclk_pj7_pins[] = {\n\tTEGRA_PIN_DAP4_SCLK_PJ7,\n};\n\nstatic const unsigned pk0_pins[] = {\n\tTEGRA_PIN_PK0,\n};\n\nstatic const unsigned pk1_pins[] = {\n\tTEGRA_PIN_PK1,\n};\n\nstatic const unsigned pk2_pins[] = {\n\tTEGRA_PIN_PK2,\n};\n\nstatic const unsigned pk3_pins[] = {\n\tTEGRA_PIN_PK3,\n};\n\nstatic const unsigned pk4_pins[] = {\n\tTEGRA_PIN_PK4,\n};\n\nstatic const unsigned pk5_pins[] = {\n\tTEGRA_PIN_PK5,\n};\n\nstatic const unsigned pk6_pins[] = {\n\tTEGRA_PIN_PK6,\n};\n\nstatic const unsigned pk7_pins[] = {\n\tTEGRA_PIN_PK7,\n};\n\nstatic const unsigned pl0_pins[] = {\n\tTEGRA_PIN_PL0,\n};\n\nstatic const unsigned pl1_pins[] = {\n\tTEGRA_PIN_PL1,\n};\n\nstatic const unsigned sdmmc1_clk_pm0_pins[] = {\n\tTEGRA_PIN_SDMMC1_CLK_PM0,\n};\n\nstatic const unsigned sdmmc1_cmd_pm1_pins[] = {\n\tTEGRA_PIN_SDMMC1_CMD_PM1,\n};\n\nstatic const unsigned sdmmc1_dat3_pm2_pins[] = {\n\tTEGRA_PIN_SDMMC1_DAT3_PM2,\n};\n\nstatic const unsigned sdmmc1_dat2_pm3_pins[] = {\n\tTEGRA_PIN_SDMMC1_DAT2_PM3,\n};\n\nstatic const unsigned sdmmc1_dat1_pm4_pins[] = {\n\tTEGRA_PIN_SDMMC1_DAT1_PM4,\n};\n\nstatic const unsigned sdmmc1_dat0_pm5_pins[] = {\n\tTEGRA_PIN_SDMMC1_DAT0_PM5,\n};\n\nstatic const unsigned sdmmc3_clk_pp0_pins[] = {\n\tTEGRA_PIN_SDMMC3_CLK_PP0,\n};\n\nstatic const unsigned sdmmc3_cmd_pp1_pins[] = {\n\tTEGRA_PIN_SDMMC3_CMD_PP1,\n};\n\nstatic const unsigned sdmmc3_dat3_pp2_pins[] = {\n\tTEGRA_PIN_SDMMC3_DAT3_PP2,\n};\n\nstatic const unsigned sdmmc3_dat2_pp3_pins[] = {\n\tTEGRA_PIN_SDMMC3_DAT2_PP3,\n};\n\nstatic const unsigned sdmmc3_dat1_pp4_pins[] = {\n\tTEGRA_PIN_SDMMC3_DAT1_PP4,\n};\n\nstatic const unsigned sdmmc3_dat0_pp5_pins[] = {\n\tTEGRA_PIN_SDMMC3_DAT0_PP5,\n};\n\nstatic const unsigned cam1_mclk_ps0_pins[] = {\n\tTEGRA_PIN_CAM1_MCLK_PS0,\n};\n\nstatic const unsigned cam2_mclk_ps1_pins[] = {\n\tTEGRA_PIN_CAM2_MCLK_PS1,\n};\n\nstatic const unsigned cam_i2c_scl_ps2_pins[] = {\n\tTEGRA_PIN_CAM_I2C_SCL_PS2,\n};\n\nstatic const unsigned cam_i2c_sda_ps3_pins[] = {\n\tTEGRA_PIN_CAM_I2C_SDA_PS3,\n};\n\nstatic const unsigned cam_rst_ps4_pins[] = {\n\tTEGRA_PIN_CAM_RST_PS4,\n};\n\nstatic const unsigned cam_af_en_ps5_pins[] = {\n\tTEGRA_PIN_CAM_AF_EN_PS5,\n};\n\nstatic const unsigned cam_flash_en_ps6_pins[] = {\n\tTEGRA_PIN_CAM_FLASH_EN_PS6,\n};\n\nstatic const unsigned cam1_pwdn_ps7_pins[] = {\n\tTEGRA_PIN_CAM1_PWDN_PS7,\n};\n\nstatic const unsigned cam2_pwdn_pt0_pins[] = {\n\tTEGRA_PIN_CAM2_PWDN_PT0,\n};\n\nstatic const unsigned cam1_strobe_pt1_pins[] = {\n\tTEGRA_PIN_CAM1_STROBE_PT1,\n};\n\nstatic const unsigned uart1_tx_pu0_pins[] = {\n\tTEGRA_PIN_UART1_TX_PU0,\n};\n\nstatic const unsigned uart1_rx_pu1_pins[] = {\n\tTEGRA_PIN_UART1_RX_PU1,\n};\n\nstatic const unsigned uart1_rts_pu2_pins[] = {\n\tTEGRA_PIN_UART1_RTS_PU2,\n};\n\nstatic const unsigned uart1_cts_pu3_pins[] = {\n\tTEGRA_PIN_UART1_CTS_PU3,\n};\n\nstatic const unsigned lcd_bl_pwm_pv0_pins[] = {\n\tTEGRA_PIN_LCD_BL_PWM_PV0,\n};\n\nstatic const unsigned lcd_bl_en_pv1_pins[] = {\n\tTEGRA_PIN_LCD_BL_EN_PV1,\n};\n\nstatic const unsigned lcd_rst_pv2_pins[] = {\n\tTEGRA_PIN_LCD_RST_PV2,\n};\n\nstatic const unsigned lcd_gpio1_pv3_pins[] = {\n\tTEGRA_PIN_LCD_GPIO1_PV3,\n};\n\nstatic const unsigned lcd_gpio2_pv4_pins[] = {\n\tTEGRA_PIN_LCD_GPIO2_PV4,\n};\n\nstatic const unsigned ap_ready_pv5_pins[] = {\n\tTEGRA_PIN_AP_READY_PV5,\n};\n\nstatic const unsigned touch_rst_pv6_pins[] = {\n\tTEGRA_PIN_TOUCH_RST_PV6,\n};\n\nstatic const unsigned touch_clk_pv7_pins[] = {\n\tTEGRA_PIN_TOUCH_CLK_PV7,\n};\n\nstatic const unsigned modem_wake_ap_px0_pins[] = {\n\tTEGRA_PIN_MODEM_WAKE_AP_PX0,\n};\n\nstatic const unsigned touch_int_px1_pins[] = {\n\tTEGRA_PIN_TOUCH_INT_PX1,\n};\n\nstatic const unsigned motion_int_px2_pins[] = {\n\tTEGRA_PIN_MOTION_INT_PX2,\n};\n\nstatic const unsigned als_prox_int_px3_pins[] = {\n\tTEGRA_PIN_ALS_PROX_INT_PX3,\n};\n\nstatic const unsigned temp_alert_px4_pins[] = {\n\tTEGRA_PIN_TEMP_ALERT_PX4,\n};\n\nstatic const unsigned button_power_on_px5_pins[] = {\n\tTEGRA_PIN_BUTTON_POWER_ON_PX5,\n};\n\nstatic const unsigned button_vol_up_px6_pins[] = {\n\tTEGRA_PIN_BUTTON_VOL_UP_PX6,\n};\n\nstatic const unsigned button_vol_down_px7_pins[] = {\n\tTEGRA_PIN_BUTTON_VOL_DOWN_PX7,\n};\n\nstatic const unsigned button_slide_sw_py0_pins[] = {\n\tTEGRA_PIN_BUTTON_SLIDE_SW_PY0,\n};\n\nstatic const unsigned button_home_py1_pins[] = {\n\tTEGRA_PIN_BUTTON_HOME_PY1,\n};\n\nstatic const unsigned lcd_te_py2_pins[] = {\n\tTEGRA_PIN_LCD_TE_PY2,\n};\n\nstatic const unsigned pwr_i2c_scl_py3_pins[] = {\n\tTEGRA_PIN_PWR_I2C_SCL_PY3,\n};\n\nstatic const unsigned pwr_i2c_sda_py4_pins[] = {\n\tTEGRA_PIN_PWR_I2C_SDA_PY4,\n};\n\nstatic const unsigned clk_32k_out_py5_pins[] = {\n\tTEGRA_PIN_CLK_32K_OUT_PY5,\n};\n\nstatic const unsigned pz0_pins[] = {\n\tTEGRA_PIN_PZ0,\n};\n\nstatic const unsigned pz1_pins[] = {\n\tTEGRA_PIN_PZ1,\n};\n\nstatic const unsigned pz2_pins[] = {\n\tTEGRA_PIN_PZ2,\n};\n\nstatic const unsigned pz3_pins[] = {\n\tTEGRA_PIN_PZ3,\n};\n\nstatic const unsigned pz4_pins[] = {\n\tTEGRA_PIN_PZ4,\n};\n\nstatic const unsigned pz5_pins[] = {\n\tTEGRA_PIN_PZ5,\n};\n\nstatic const unsigned dap2_fs_paa0_pins[] = {\n\tTEGRA_PIN_DAP2_FS_PAA0,\n};\n\nstatic const unsigned dap2_sclk_paa1_pins[] = {\n\tTEGRA_PIN_DAP2_SCLK_PAA1,\n};\n\nstatic const unsigned dap2_din_paa2_pins[] = {\n\tTEGRA_PIN_DAP2_DIN_PAA2,\n};\n\nstatic const unsigned dap2_dout_paa3_pins[] = {\n\tTEGRA_PIN_DAP2_DOUT_PAA3,\n};\n\nstatic const unsigned aud_mclk_pbb0_pins[] = {\n\tTEGRA_PIN_AUD_MCLK_PBB0,\n};\n\nstatic const unsigned dvfs_pwm_pbb1_pins[] = {\n\tTEGRA_PIN_DVFS_PWM_PBB1,\n};\n\nstatic const unsigned dvfs_clk_pbb2_pins[] = {\n\tTEGRA_PIN_DVFS_CLK_PBB2,\n};\n\nstatic const unsigned gpio_x1_aud_pbb3_pins[] = {\n\tTEGRA_PIN_GPIO_X1_AUD_PBB3,\n};\n\nstatic const unsigned gpio_x3_aud_pbb4_pins[] = {\n\tTEGRA_PIN_GPIO_X3_AUD_PBB4,\n};\n\nstatic const unsigned hdmi_cec_pcc0_pins[] = {\n\tTEGRA_PIN_HDMI_CEC_PCC0,\n};\n\nstatic const unsigned hdmi_int_dp_hpd_pcc1_pins[] = {\n\tTEGRA_PIN_HDMI_INT_DP_HPD_PCC1,\n};\n\nstatic const unsigned spdif_out_pcc2_pins[] = {\n\tTEGRA_PIN_SPDIF_OUT_PCC2,\n};\n\nstatic const unsigned spdif_in_pcc3_pins[] = {\n\tTEGRA_PIN_SPDIF_IN_PCC3,\n};\n\nstatic const unsigned usb_vbus_en0_pcc4_pins[] = {\n\tTEGRA_PIN_USB_VBUS_EN0_PCC4,\n};\n\nstatic const unsigned usb_vbus_en1_pcc5_pins[] = {\n\tTEGRA_PIN_USB_VBUS_EN1_PCC5,\n};\n\nstatic const unsigned dp_hpd0_pcc6_pins[] = {\n\tTEGRA_PIN_DP_HPD0_PCC6,\n};\n\nstatic const unsigned pcc7_pins[] = {\n\tTEGRA_PIN_PCC7,\n};\n\nstatic const unsigned spi2_cs1_pdd0_pins[] = {\n\tTEGRA_PIN_SPI2_CS1_PDD0,\n};\n\nstatic const unsigned qspi_sck_pee0_pins[] = {\n\tTEGRA_PIN_QSPI_SCK_PEE0,\n};\n\nstatic const unsigned qspi_cs_n_pee1_pins[] = {\n\tTEGRA_PIN_QSPI_CS_N_PEE1,\n};\n\nstatic const unsigned qspi_io0_pee2_pins[] = {\n\tTEGRA_PIN_QSPI_IO0_PEE2,\n};\n\nstatic const unsigned qspi_io1_pee3_pins[] = {\n\tTEGRA_PIN_QSPI_IO1_PEE3,\n};\n\nstatic const unsigned qspi_io2_pee4_pins[] = {\n\tTEGRA_PIN_QSPI_IO2_PEE4,\n};\n\nstatic const unsigned qspi_io3_pee5_pins[] = {\n\tTEGRA_PIN_QSPI_IO3_PEE5,\n};\n\nstatic const unsigned core_pwr_req_pins[] = {\n\tTEGRA_PIN_CORE_PWR_REQ,\n};\n\nstatic const unsigned cpu_pwr_req_pins[] = {\n\tTEGRA_PIN_CPU_PWR_REQ,\n};\n\nstatic const unsigned pwr_int_n_pins[] = {\n\tTEGRA_PIN_PWR_INT_N,\n};\n\nstatic const unsigned clk_32k_in_pins[] = {\n\tTEGRA_PIN_CLK_32K_IN,\n};\n\nstatic const unsigned jtag_rtck_pins[] = {\n\tTEGRA_PIN_JTAG_RTCK,\n};\n\nstatic const unsigned batt_bcl_pins[] = {\n\tTEGRA_PIN_BATT_BCL,\n};\n\nstatic const unsigned clk_req_pins[] = {\n\tTEGRA_PIN_CLK_REQ,\n};\n\nstatic const unsigned shutdown_pins[] = {\n\tTEGRA_PIN_SHUTDOWN,\n};\n\nstatic const unsigned drive_pa6_pins[] = {\n\tTEGRA_PIN_PA6,\n};\n\nstatic const unsigned drive_pcc7_pins[] = {\n\tTEGRA_PIN_PCC7,\n};\n\nstatic const unsigned drive_pe6_pins[] = {\n\tTEGRA_PIN_PE6,\n};\n\nstatic const unsigned drive_pe7_pins[] = {\n\tTEGRA_PIN_PE7,\n};\n\nstatic const unsigned drive_ph6_pins[] = {\n\tTEGRA_PIN_PH6,\n};\n\nstatic const unsigned drive_pk0_pins[] = {\n\tTEGRA_PIN_PK0,\n};\n\nstatic const unsigned drive_pk1_pins[] = {\n\tTEGRA_PIN_PK1,\n};\n\nstatic const unsigned drive_pk2_pins[] = {\n\tTEGRA_PIN_PK2,\n};\n\nstatic const unsigned drive_pk3_pins[] = {\n\tTEGRA_PIN_PK3,\n};\n\nstatic const unsigned drive_pk4_pins[] = {\n\tTEGRA_PIN_PK4,\n};\n\nstatic const unsigned drive_pk5_pins[] = {\n\tTEGRA_PIN_PK5,\n};\n\nstatic const unsigned drive_pk6_pins[] = {\n\tTEGRA_PIN_PK6,\n};\n\nstatic const unsigned drive_pk7_pins[] = {\n\tTEGRA_PIN_PK7,\n};\n\nstatic const unsigned drive_pl0_pins[] = {\n\tTEGRA_PIN_PL0,\n};\n\nstatic const unsigned drive_pl1_pins[] = {\n\tTEGRA_PIN_PL1,\n};\n\nstatic const unsigned drive_pz0_pins[] = {\n\tTEGRA_PIN_PZ0,\n};\n\nstatic const unsigned drive_pz1_pins[] = {\n\tTEGRA_PIN_PZ1,\n};\n\nstatic const unsigned drive_pz2_pins[] = {\n\tTEGRA_PIN_PZ2,\n};\n\nstatic const unsigned drive_pz3_pins[] = {\n\tTEGRA_PIN_PZ3,\n};\n\nstatic const unsigned drive_pz4_pins[] = {\n\tTEGRA_PIN_PZ4,\n};\n\nstatic const unsigned drive_pz5_pins[] = {\n\tTEGRA_PIN_PZ5,\n};\n\nstatic const unsigned drive_sdmmc1_pins[] = {\n\tTEGRA_PIN_SDMMC1_CLK_PM0,\n\tTEGRA_PIN_SDMMC1_CMD_PM1,\n\tTEGRA_PIN_SDMMC1_DAT3_PM2,\n\tTEGRA_PIN_SDMMC1_DAT2_PM3,\n\tTEGRA_PIN_SDMMC1_DAT1_PM4,\n\tTEGRA_PIN_SDMMC1_DAT0_PM5,\n};\n\nstatic const unsigned drive_sdmmc2_pins[] = {\n};\n\nstatic const unsigned drive_sdmmc3_pins[] = {\n\tTEGRA_PIN_SDMMC3_CLK_PP0,\n\tTEGRA_PIN_SDMMC3_CMD_PP1,\n\tTEGRA_PIN_SDMMC3_DAT3_PP2,\n\tTEGRA_PIN_SDMMC3_DAT2_PP3,\n\tTEGRA_PIN_SDMMC3_DAT1_PP4,\n\tTEGRA_PIN_SDMMC3_DAT0_PP5,\n};\n\nstatic const unsigned drive_sdmmc4_pins[] = {\n};\n\nenum tegra_mux {\n\tTEGRA_MUX_AUD,\n\tTEGRA_MUX_BCL,\n\tTEGRA_MUX_BLINK,\n\tTEGRA_MUX_CCLA,\n\tTEGRA_MUX_CEC,\n\tTEGRA_MUX_CLDVFS,\n\tTEGRA_MUX_CLK,\n\tTEGRA_MUX_CORE,\n\tTEGRA_MUX_CPU,\n\tTEGRA_MUX_DISPLAYA,\n\tTEGRA_MUX_DISPLAYB,\n\tTEGRA_MUX_DMIC1,\n\tTEGRA_MUX_DMIC2,\n\tTEGRA_MUX_DMIC3,\n\tTEGRA_MUX_DP,\n\tTEGRA_MUX_DTV,\n\tTEGRA_MUX_EXTPERIPH3,\n\tTEGRA_MUX_I2C1,\n\tTEGRA_MUX_I2C2,\n\tTEGRA_MUX_I2C3,\n\tTEGRA_MUX_I2CPMU,\n\tTEGRA_MUX_I2CVI,\n\tTEGRA_MUX_I2S1,\n\tTEGRA_MUX_I2S2,\n\tTEGRA_MUX_I2S3,\n\tTEGRA_MUX_I2S4A,\n\tTEGRA_MUX_I2S4B,\n\tTEGRA_MUX_I2S5A,\n\tTEGRA_MUX_I2S5B,\n\tTEGRA_MUX_IQC0,\n\tTEGRA_MUX_IQC1,\n\tTEGRA_MUX_JTAG,\n\tTEGRA_MUX_PE,\n\tTEGRA_MUX_PE0,\n\tTEGRA_MUX_PE1,\n\tTEGRA_MUX_PMI,\n\tTEGRA_MUX_PWM0,\n\tTEGRA_MUX_PWM1,\n\tTEGRA_MUX_PWM2,\n\tTEGRA_MUX_PWM3,\n\tTEGRA_MUX_QSPI,\n\tTEGRA_MUX_RSVD0,\n\tTEGRA_MUX_RSVD1,\n\tTEGRA_MUX_RSVD2,\n\tTEGRA_MUX_RSVD3,\n\tTEGRA_MUX_SATA,\n\tTEGRA_MUX_SDMMC1,\n\tTEGRA_MUX_SDMMC3,\n\tTEGRA_MUX_SHUTDOWN,\n\tTEGRA_MUX_SOC,\n\tTEGRA_MUX_SOR0,\n\tTEGRA_MUX_SOR1,\n\tTEGRA_MUX_SPDIF,\n\tTEGRA_MUX_SPI1,\n\tTEGRA_MUX_SPI2,\n\tTEGRA_MUX_SPI3,\n\tTEGRA_MUX_SPI4,\n\tTEGRA_MUX_SYS,\n\tTEGRA_MUX_TOUCH,\n\tTEGRA_MUX_UART,\n\tTEGRA_MUX_UARTA,\n\tTEGRA_MUX_UARTB,\n\tTEGRA_MUX_UARTC,\n\tTEGRA_MUX_UARTD,\n\tTEGRA_MUX_USB,\n\tTEGRA_MUX_VGP1,\n\tTEGRA_MUX_VGP2,\n\tTEGRA_MUX_VGP3,\n\tTEGRA_MUX_VGP4,\n\tTEGRA_MUX_VGP5,\n\tTEGRA_MUX_VGP6,\n\tTEGRA_MUX_VIMCLK,\n\tTEGRA_MUX_VIMCLK2,\n};\n\n#define FUNCTION(fname) #fname\n\nstatic const char * const tegra210_functions[] = {\n\tFUNCTION(aud),\n\tFUNCTION(bcl),\n\tFUNCTION(blink),\n\tFUNCTION(ccla),\n\tFUNCTION(cec),\n\tFUNCTION(cldvfs),\n\tFUNCTION(clk),\n\tFUNCTION(core),\n\tFUNCTION(cpu),\n\tFUNCTION(displaya),\n\tFUNCTION(displayb),\n\tFUNCTION(dmic1),\n\tFUNCTION(dmic2),\n\tFUNCTION(dmic3),\n\tFUNCTION(dp),\n\tFUNCTION(dtv),\n\tFUNCTION(extperiph3),\n\tFUNCTION(i2c1),\n\tFUNCTION(i2c2),\n\tFUNCTION(i2c3),\n\tFUNCTION(i2cpmu),\n\tFUNCTION(i2cvi),\n\tFUNCTION(i2s1),\n\tFUNCTION(i2s2),\n\tFUNCTION(i2s3),\n\tFUNCTION(i2s4a),\n\tFUNCTION(i2s4b),\n\tFUNCTION(i2s5a),\n\tFUNCTION(i2s5b),\n\tFUNCTION(iqc0),\n\tFUNCTION(iqc1),\n\tFUNCTION(jtag),\n\tFUNCTION(pe),\n\tFUNCTION(pe0),\n\tFUNCTION(pe1),\n\tFUNCTION(pmi),\n\tFUNCTION(pwm0),\n\tFUNCTION(pwm1),\n\tFUNCTION(pwm2),\n\tFUNCTION(pwm3),\n\tFUNCTION(qspi),\n\tFUNCTION(rsvd0),\n\tFUNCTION(rsvd1),\n\tFUNCTION(rsvd2),\n\tFUNCTION(rsvd3),\n\tFUNCTION(sata),\n\tFUNCTION(sdmmc1),\n\tFUNCTION(sdmmc3),\n\tFUNCTION(shutdown),\n\tFUNCTION(soc),\n\tFUNCTION(sor0),\n\tFUNCTION(sor1),\n\tFUNCTION(spdif),\n\tFUNCTION(spi1),\n\tFUNCTION(spi2),\n\tFUNCTION(spi3),\n\tFUNCTION(spi4),\n\tFUNCTION(sys),\n\tFUNCTION(touch),\n\tFUNCTION(uart),\n\tFUNCTION(uarta),\n\tFUNCTION(uartb),\n\tFUNCTION(uartc),\n\tFUNCTION(uartd),\n\tFUNCTION(usb),\n\tFUNCTION(vgp1),\n\tFUNCTION(vgp2),\n\tFUNCTION(vgp3),\n\tFUNCTION(vgp4),\n\tFUNCTION(vgp5),\n\tFUNCTION(vgp6),\n\tFUNCTION(vimclk),\n\tFUNCTION(vimclk2),\n};\n\n#define DRV_PINGROUP_REG_A\t\t0x8d4\t \n#define PINGROUP_REG_A\t\t\t0x3000\t \n\n#define DRV_PINGROUP_REG(r)\t\t((r) - DRV_PINGROUP_REG_A)\n#define PINGROUP_REG(r)\t\t\t((r) - PINGROUP_REG_A)\n\n#define PINGROUP_BIT_Y(b)\t\t(b)\n#define PINGROUP_BIT_N(b)\t\t(-1)\n\n#define PINGROUP(pg_name, f0, f1, f2, f3, r, hsm, drvtype, e_io_hv,\t\\\n\t\t lpdr, rdrv, drvdn_b, drvdn_w, drvup_b, drvup_w, slwr_b,\\\n\t\t slwr_w, slwf_b, slwf_w)\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.name = #pg_name,\t\t\t\t\t\\\n\t\t.pins = pg_name##_pins,\t\t\t\t\t\\\n\t\t.npins = ARRAY_SIZE(pg_name##_pins),\t\t\t\\\n\t\t.funcs = {\t\t\t\t\t\t\\\n\t\t\tTEGRA_MUX_##f0,\t\t\t\t\t\\\n\t\t\tTEGRA_MUX_##f1,\t\t\t\t\t\\\n\t\t\tTEGRA_MUX_##f2,\t\t\t\t\t\\\n\t\t\tTEGRA_MUX_##f3,\t\t\t\t\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t\t.mux_reg = PINGROUP_REG(r),\t\t\t\t\\\n\t\t.mux_bank = 1,\t\t\t\t\t\t\\\n\t\t.mux_bit = 0,\t\t\t\t\t\t\\\n\t\t.pupd_reg = PINGROUP_REG(r),\t\t\t\t\\\n\t\t.pupd_bank = 1,\t\t\t\t\t\t\\\n\t\t.pupd_bit = 2,\t\t\t\t\t\t\\\n\t\t.tri_reg = PINGROUP_REG(r),\t\t\t\t\\\n\t\t.tri_bank = 1,\t\t\t\t\t\t\\\n\t\t.tri_bit = 4,\t\t\t\t\t\t\\\n\t\t.einput_bit = 6,\t\t\t\t\t\\\n\t\t.odrain_bit = 11,\t\t\t\t\t\\\n\t\t.lock_bit = 7,\t\t\t\t\t\t\\\n\t\t.ioreset_bit = -1,\t\t\t\t\t\\\n\t\t.rcv_sel_bit = PINGROUP_BIT_##e_io_hv(10),\t\t\\\n\t\t.hsm_bit = PINGROUP_BIT_##hsm(9),\t\t\t\\\n\t\t.schmitt_bit = 12,\t\t\t\t\t\\\n\t\t.drvtype_bit = PINGROUP_BIT_##drvtype(13),\t\t\\\n\t\t.drv_reg = DRV_PINGROUP_REG(rdrv),\t\t\t\\\n\t\t.drv_bank = 0,\t\t\t\t\t\t\\\n\t\t.lpmd_bit = -1,\t\t\t\t\t\t\\\n\t\t.drvdn_bit = drvdn_b,\t\t\t\t\t\\\n\t\t.drvdn_width = drvdn_w,\t\t\t\t\t\\\n\t\t.drvup_bit = drvup_b,\t\t\t\t\t\\\n\t\t.drvup_width = drvup_w,\t\t\t\t\t\\\n\t\t.slwr_bit = slwr_b,\t\t\t\t\t\\\n\t\t.slwr_width = slwr_w,\t\t\t\t\t\\\n\t\t.slwf_bit = slwf_b,\t\t\t\t\t\\\n\t\t.slwf_width = slwf_w,\t\t\t\t\t\\\n\t\t.parked_bitmask = BIT(5),\t\t\t\t\\\n\t\t.lpdr_bit = PINGROUP_BIT_##lpdr(8),\t\t\t\\\n\t}\n\n#define DRV_PINGROUP(pg_name, r, prk_mask, drvdn_b, drvdn_w, drvup_b,\t\\\n\t\t     drvup_w, slwr_b, slwr_w, slwf_b, slwf_w)\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.name = \"drive_\" #pg_name,\t\t\t\t\\\n\t\t.pins = drive_##pg_name##_pins,\t\t\t\t\\\n\t\t.npins = ARRAY_SIZE(drive_##pg_name##_pins),\t\t\\\n\t\t.mux_reg = -1,\t\t\t\t\t\t\\\n\t\t.pupd_reg = -1,\t\t\t\t\t\t\\\n\t\t.tri_reg = -1,\t\t\t\t\t\t\\\n\t\t.einput_bit = -1,\t\t\t\t\t\\\n\t\t.odrain_bit = -1,\t\t\t\t\t\\\n\t\t.lock_bit = -1,\t\t\t\t\t\t\\\n\t\t.ioreset_bit = -1,\t\t\t\t\t\\\n\t\t.rcv_sel_bit = -1,\t\t\t\t\t\\\n\t\t.drv_reg = DRV_PINGROUP_REG(r),\t\t\t\t\\\n\t\t.drv_bank = 0,\t\t\t\t\t\t\\\n\t\t.hsm_bit = -1,\t\t\t\t\t\t\\\n\t\t.schmitt_bit = -1,\t\t\t\t\t\\\n\t\t.lpdr_bit = -1,\t\t\t\t\t\t\\\n\t\t.lpmd_bit = -1,\t\t\t\t\t\t\\\n\t\t.drvdn_bit = drvdn_b,\t\t\t\t\t\\\n\t\t.drvdn_width = drvdn_w,\t\t\t\t\t\\\n\t\t.drvup_bit = drvup_b,\t\t\t\t\t\\\n\t\t.drvup_width = drvup_w,\t\t\t\t\t\\\n\t\t.slwr_bit = slwr_b,\t\t\t\t\t\\\n\t\t.slwr_width = slwr_w,\t\t\t\t\t\\\n\t\t.slwf_bit = slwf_b,\t\t\t\t\t\\\n\t\t.slwf_width = slwf_w,\t\t\t\t\t\\\n\t\t.drvtype_bit = -1,\t\t\t\t\t\\\n\t\t.parked_bitmask = prk_mask,\t\t\t\t\\\n\t}\n\nstatic const struct tegra_pingroup tegra210_groups[] = {\n\t \n\tPINGROUP(sdmmc1_clk_pm0,       SDMMC1,     RSVD1,  RSVD2, RSVD3, 0x3000, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(sdmmc1_cmd_pm1,       SDMMC1,     SPI3,   RSVD2, RSVD3, 0x3004, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(sdmmc1_dat3_pm2,      SDMMC1,     SPI3,   RSVD2, RSVD3, 0x3008, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(sdmmc1_dat2_pm3,      SDMMC1,     SPI3,   RSVD2, RSVD3, 0x300c, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(sdmmc1_dat1_pm4,      SDMMC1,     SPI3,   RSVD2, RSVD3, 0x3010, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(sdmmc1_dat0_pm5,      SDMMC1,     RSVD1,  RSVD2, RSVD3, 0x3014, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(sdmmc3_clk_pp0,       SDMMC3,     RSVD1,  RSVD2, RSVD3, 0x301c, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(sdmmc3_cmd_pp1,       SDMMC3,     RSVD1,  RSVD2, RSVD3, 0x3020, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(sdmmc3_dat0_pp5,      SDMMC3,     RSVD1,  RSVD2, RSVD3, 0x3024, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(sdmmc3_dat1_pp4,      SDMMC3,     RSVD1,  RSVD2, RSVD3, 0x3028, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(sdmmc3_dat2_pp3,      SDMMC3,     RSVD1,  RSVD2, RSVD3, 0x302c, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(sdmmc3_dat3_pp2,      SDMMC3,     RSVD1,  RSVD2, RSVD3, 0x3030, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(pex_l0_rst_n_pa0,     PE0,        RSVD1,  RSVD2, RSVD3, 0x3038, N,   N,       Y,       Y,\t0xa5c, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(pex_l0_clkreq_n_pa1,  PE0,        RSVD1,  RSVD2, RSVD3, 0x303c, N,   N,       Y,       Y,\t0xa58, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(pex_wake_n_pa2,       PE,         RSVD1,  RSVD2, RSVD3, 0x3040, N,   N,       Y,       Y,\t0xa68, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(pex_l1_rst_n_pa3,     PE1,        RSVD1,  RSVD2, RSVD3, 0x3044, N,   N,       Y,       Y,\t0xa64, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(pex_l1_clkreq_n_pa4,  PE1,        RSVD1,  RSVD2, RSVD3, 0x3048, N,   N,       Y,       Y,\t0xa60, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(sata_led_active_pa5,  SATA,       RSVD1,  RSVD2, RSVD3, 0x304c, N,   N,       N,       Y,\t0xa94, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(spi1_mosi_pc0,        SPI1,       RSVD1,  RSVD2, RSVD3, 0x3050, Y,   Y,       N,       N,\t0xae0, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(spi1_miso_pc1,        SPI1,       RSVD1,  RSVD2, RSVD3, 0x3054, Y,   Y,       N,       N,\t0xadc, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(spi1_sck_pc2,         SPI1,       RSVD1,  RSVD2, RSVD3, 0x3058, Y,   Y,       N,       N,\t0xae4, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(spi1_cs0_pc3,         SPI1,       RSVD1,  RSVD2, RSVD3, 0x305c, Y,   Y,       N,       N,\t0xad4, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(spi1_cs1_pc4,         SPI1,       RSVD1,  RSVD2, RSVD3, 0x3060, Y,   Y,       N,       N,\t0xad8, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(spi2_mosi_pb4,        SPI2,       DTV,    RSVD2, RSVD3, 0x3064, Y,   Y,       N,       N,\t0xaf4, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(spi2_miso_pb5,        SPI2,       DTV,    RSVD2, RSVD3, 0x3068, Y,   Y,       N,       N,\t0xaf0, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(spi2_sck_pb6,         SPI2,       DTV,    RSVD2, RSVD3, 0x306c, Y,   Y,       N,       N,\t0xaf8, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(spi2_cs0_pb7,         SPI2,       DTV,    RSVD2, RSVD3, 0x3070, Y,   Y,       N,       N,\t0xae8, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(spi2_cs1_pdd0,        SPI2,       RSVD1,  RSVD2, RSVD3, 0x3074, Y,   Y,       N,       N,\t0xaec, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(spi4_mosi_pc7,        SPI4,       RSVD1,  RSVD2, RSVD3, 0x3078, Y,   Y,       N,       N,\t0xb04, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(spi4_miso_pd0,        SPI4,       RSVD1,  RSVD2, RSVD3, 0x307c, Y,   Y,       N,       N,\t0xb00, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(spi4_sck_pc5,         SPI4,       RSVD1,  RSVD2, RSVD3, 0x3080, Y,   Y,       N,       N,\t0xb08, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(spi4_cs0_pc6,         SPI4,       RSVD1,  RSVD2, RSVD3, 0x3084, Y,   Y,       N,       N,\t0xafc, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(qspi_sck_pee0,        QSPI,       RSVD1,  RSVD2, RSVD3, 0x3088, Y,   Y,       N,       N,\t0xa90, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(qspi_cs_n_pee1,       QSPI,       RSVD1,  RSVD2, RSVD3, 0x308c, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(qspi_io0_pee2,        QSPI,       RSVD1,  RSVD2, RSVD3, 0x3090, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(qspi_io1_pee3,        QSPI,       RSVD1,  RSVD2, RSVD3, 0x3094, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(qspi_io2_pee4,        QSPI,       RSVD1,  RSVD2, RSVD3, 0x3098, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(qspi_io3_pee5,        QSPI,       RSVD1,  RSVD2, RSVD3, 0x309c, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(dmic1_clk_pe0,        DMIC1,      I2S3,   RSVD2, RSVD3, 0x30a4, N,   N,       N,       Y,\t0x984, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(dmic1_dat_pe1,        DMIC1,      I2S3,   RSVD2, RSVD3, 0x30a8, N,   N,       N,       Y,\t0x988, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(dmic2_clk_pe2,        DMIC2,      I2S3,   RSVD2, RSVD3, 0x30ac, N,   N,       N,       Y,\t0x98c, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(dmic2_dat_pe3,        DMIC2,      I2S3,   RSVD2, RSVD3, 0x30b0, N,   N,       N,       Y,\t0x990, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(dmic3_clk_pe4,        DMIC3,      I2S5A,  RSVD2, RSVD3, 0x30b4, N,   N,       N,       Y,\t0x994, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(dmic3_dat_pe5,        DMIC3,      I2S5A,  RSVD2, RSVD3, 0x30b8, N,   N,       N,       Y,\t0x998, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(gen1_i2c_scl_pj1,     I2C1,       RSVD1,  RSVD2, RSVD3, 0x30bc, N,   N,       Y,       Y,\t0x9a8, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(gen1_i2c_sda_pj0,     I2C1,       RSVD1,  RSVD2, RSVD3, 0x30c0, N,   N,       Y,       Y,\t0x9ac, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(gen2_i2c_scl_pj2,     I2C2,       RSVD1,  RSVD2, RSVD3, 0x30c4, N,   N,       Y,       Y,\t0x9b0, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(gen2_i2c_sda_pj3,     I2C2,       RSVD1,  RSVD2, RSVD3, 0x30c8, N,   N,       Y,       Y,\t0x9b4, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(gen3_i2c_scl_pf0,     I2C3,       RSVD1,  RSVD2, RSVD3, 0x30cc, N,   N,       Y,       Y,\t0x9b8, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(gen3_i2c_sda_pf1,     I2C3,       RSVD1,  RSVD2, RSVD3, 0x30d0, N,   N,       Y,       Y,\t0x9bc, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(cam_i2c_scl_ps2,      I2C3,       I2CVI,  RSVD2, RSVD3, 0x30d4, N,   N,       Y,       Y,\t0x934, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(cam_i2c_sda_ps3,      I2C3,       I2CVI,  RSVD2, RSVD3, 0x30d8, N,   N,       Y,       Y,\t0x938, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(pwr_i2c_scl_py3,      I2CPMU,     RSVD1,  RSVD2, RSVD3, 0x30dc, N,   N,       Y,       Y,\t0xa6c, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(pwr_i2c_sda_py4,      I2CPMU,     RSVD1,  RSVD2, RSVD3, 0x30e0, N,   N,       Y,       Y,\t0xa70, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(uart1_tx_pu0,         UARTA,      RSVD1,  RSVD2, RSVD3, 0x30e4, N,   N,       N,       Y,\t0xb28, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(uart1_rx_pu1,         UARTA,      RSVD1,  RSVD2, RSVD3, 0x30e8, N,   N,       N,       Y,\t0xb24, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(uart1_rts_pu2,        UARTA,      RSVD1,  RSVD2, RSVD3, 0x30ec, N,   N,       N,       Y,\t0xb20, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(uart1_cts_pu3,        UARTA,      RSVD1,  RSVD2, RSVD3, 0x30f0, N,   N,       N,       Y,\t0xb1c, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(uart2_tx_pg0,         UARTB,      I2S4A,  SPDIF, UART,  0x30f4, N,   N,       N,       Y,\t0xb38, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(uart2_rx_pg1,         UARTB,      I2S4A,  SPDIF, UART,  0x30f8, N,   N,       N,       Y,\t0xb34, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(uart2_rts_pg2,        UARTB,      I2S4A,  RSVD2, UART,  0x30fc, N,   N,       N,       Y,\t0xb30, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(uart2_cts_pg3,        UARTB,      I2S4A,  RSVD2, UART,  0x3100, N,   N,       N,       Y,\t0xb2c, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(uart3_tx_pd1,         UARTC,      SPI4,   RSVD2, RSVD3, 0x3104, N,   N,       N,       Y,\t0xb48, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(uart3_rx_pd2,         UARTC,      SPI4,   RSVD2, RSVD3, 0x3108, N,   N,       N,       Y,\t0xb44, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(uart3_rts_pd3,        UARTC,      SPI4,   RSVD2, RSVD3, 0x310c, N,   N,       N,       Y,\t0xb40, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(uart3_cts_pd4,        UARTC,      SPI4,   RSVD2, RSVD3, 0x3110, N,   N,       N,       Y,\t0xb3c, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(uart4_tx_pi4,         UARTD,      UART,   RSVD2, RSVD3, 0x3114, N,   N,       N,       Y,\t0xb58, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(uart4_rx_pi5,         UARTD,      UART,   RSVD2, RSVD3, 0x3118, N,   N,       N,       Y,\t0xb54, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(uart4_rts_pi6,        UARTD,      UART,   RSVD2, RSVD3, 0x311c, N,   N,       N,       Y,\t0xb50, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(uart4_cts_pi7,        UARTD,      UART,   RSVD2, RSVD3, 0x3120, N,   N,       N,       Y,\t0xb4c, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(dap1_fs_pb0,          I2S1,       RSVD1,  RSVD2, RSVD3, 0x3124, Y,   Y,       N,       Y,\t0x95c, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(dap1_din_pb1,         I2S1,       RSVD1,  RSVD2, RSVD3, 0x3128, Y,   Y,       N,       N,\t0x954, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(dap1_dout_pb2,        I2S1,       RSVD1,  RSVD2, RSVD3, 0x312c, Y,   Y,       N,       N,\t0x958, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(dap1_sclk_pb3,        I2S1,       RSVD1,  RSVD2, RSVD3, 0x3130, Y,   Y,       N,       N,\t0x960, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(dap2_fs_paa0,         I2S2,       RSVD1,  RSVD2, RSVD3, 0x3134, Y,   Y,       N,       N,\t0x96c, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(dap2_din_paa2,        I2S2,       RSVD1,  RSVD2, RSVD3, 0x3138, Y,   Y,       N,       N,\t0x964, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(dap2_dout_paa3,       I2S2,       RSVD1,  RSVD2, RSVD3, 0x313c, Y,   Y,       N,       N,\t0x968, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(dap2_sclk_paa1,       I2S2,       RSVD1,  RSVD2, RSVD3, 0x3140, Y,   Y,       N,       N,\t0x970, -1,      -1,      -1,      -1,      28,     2,      30,     2),\n\tPINGROUP(dap4_fs_pj4,          I2S4B,      RSVD1,  RSVD2, RSVD3, 0x3144, N,   N,       N,       Y,\t0x97c, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(dap4_din_pj5,         I2S4B,      RSVD1,  RSVD2, RSVD3, 0x3148, N,   N,       N,       Y,\t0x974, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(dap4_dout_pj6,        I2S4B,      RSVD1,  RSVD2, RSVD3, 0x314c, N,   N,       N,       Y,\t0x978, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(dap4_sclk_pj7,        I2S4B,      RSVD1,  RSVD2, RSVD3, 0x3150, N,   N,       N,       Y,\t0x980, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(cam1_mclk_ps0,        EXTPERIPH3, RSVD1,  RSVD2, RSVD3, 0x3154, N,   N,       N,       Y,\t0x918, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(cam2_mclk_ps1,        EXTPERIPH3, RSVD1,  RSVD2, RSVD3, 0x3158, N,   N,       N,       Y,\t0x924, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(jtag_rtck,            JTAG,       RSVD1,  RSVD2, RSVD3, 0x315c, N,   N,       N,       Y,\t0xa2c, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(clk_32k_in,           CLK,        RSVD1,  RSVD2, RSVD3, 0x3160, N,   N,       N,       Y,\t0x940, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(clk_32k_out_py5,      SOC,        BLINK,  RSVD2, RSVD3, 0x3164, N,   N,       N,       Y,\t0x944, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(batt_bcl,             BCL,        RSVD1,  RSVD2, RSVD3, 0x3168, N,   N,       Y,       Y,\t0x8f8, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(clk_req,              SYS,        RSVD1,  RSVD2, RSVD3, 0x316c, N,   N,       N,       Y,\t0x948, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(cpu_pwr_req,          CPU,        RSVD1,  RSVD2, RSVD3, 0x3170, N,   N,       N,       Y,\t0x950, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(pwr_int_n,            PMI,        RSVD1,  RSVD2, RSVD3, 0x3174, N,   N,       N,       Y,\t0xa74, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(shutdown,             SHUTDOWN,   RSVD1,  RSVD2, RSVD3, 0x3178, N,   N,       N,       Y,\t0xac8, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(core_pwr_req,         CORE,       RSVD1,  RSVD2, RSVD3, 0x317c, N,   N,       N,       Y,\t0x94c, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(aud_mclk_pbb0,        AUD,        RSVD1,  RSVD2, RSVD3, 0x3180, N,   N,       N,       Y,\t0x8f4, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(dvfs_pwm_pbb1,        RSVD0,      CLDVFS, SPI3,  RSVD3, 0x3184, N,   N,       N,       Y,\t0x9a4, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(dvfs_clk_pbb2,        RSVD0,      CLDVFS, SPI3,  RSVD3, 0x3188, N,   N,       N,       Y,\t0x9a0, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(gpio_x1_aud_pbb3,     RSVD0,      RSVD1,  SPI3,  RSVD3, 0x318c, N,   N,       N,       Y,\t0xa14, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(gpio_x3_aud_pbb4,     RSVD0,      RSVD1,  SPI3,  RSVD3, 0x3190, N,   N,       N,       Y,\t0xa18, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(pcc7,                 RSVD0,      RSVD1,  RSVD2, RSVD3, 0x3194, N,   N,       Y,       Y,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(hdmi_cec_pcc0,        CEC,        RSVD1,  RSVD2, RSVD3, 0x3198, N,   N,       Y,       Y,\t0xa24, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(hdmi_int_dp_hpd_pcc1, DP,         RSVD1,  RSVD2, RSVD3, 0x319c, N,   N,       Y,       Y,\t0xa28, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(spdif_out_pcc2,       SPDIF,      RSVD1,  RSVD2, RSVD3, 0x31a0, N,   N,       N,       Y,\t0xad0, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(spdif_in_pcc3,        SPDIF,      RSVD1,  RSVD2, RSVD3, 0x31a4, N,   N,       N,       Y,\t0xacc, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(usb_vbus_en0_pcc4,    USB,        RSVD1,  RSVD2, RSVD3, 0x31a8, N,   N,       Y,       Y,\t0xb5c, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(usb_vbus_en1_pcc5,    USB,        RSVD1,  RSVD2, RSVD3, 0x31ac, N,   N,       Y,       Y,\t0xb60, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(dp_hpd0_pcc6,         DP,         RSVD1,  RSVD2, RSVD3, 0x31b0, N,   N,       N,       Y,\t0x99c, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(wifi_en_ph0,          RSVD0,      RSVD1,  RSVD2, RSVD3, 0x31b4, N,   N,       N,       Y,\t0xb64, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(wifi_rst_ph1,         RSVD0,      RSVD1,  RSVD2, RSVD3, 0x31b8, N,   N,       N,       Y,\t0xb68, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(wifi_wake_ap_ph2,     RSVD0,      RSVD1,  RSVD2, RSVD3, 0x31bc, N,   N,       N,       Y,\t0xb6c, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(ap_wake_bt_ph3,       RSVD0,      UARTB,  SPDIF, RSVD3, 0x31c0, N,   N,       N,       Y,\t0x8ec, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(bt_rst_ph4,           RSVD0,      UARTB,  SPDIF, RSVD3, 0x31c4, N,   N,       N,       Y,\t0x8fc, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(bt_wake_ap_ph5,       RSVD0,      RSVD1,  RSVD2, RSVD3, 0x31c8, N,   N,       N,       Y,\t0x900, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(ap_wake_nfc_ph7,      RSVD0,      RSVD1,  RSVD2, RSVD3, 0x31cc, N,   N,       N,       Y,\t0x8f0, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(nfc_en_pi0,           RSVD0,      RSVD1,  RSVD2, RSVD3, 0x31d0, N,   N,       N,       Y,\t0xa50, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(nfc_int_pi1,          RSVD0,      RSVD1,  RSVD2, RSVD3, 0x31d4, N,   N,       N,       Y,\t0xa54, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(gps_en_pi2,           RSVD0,      RSVD1,  RSVD2, RSVD3, 0x31d8, N,   N,       N,       Y,\t0xa1c, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(gps_rst_pi3,          RSVD0,      RSVD1,  RSVD2, RSVD3, 0x31dc, N,   N,       N,       Y,\t0xa20, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(cam_rst_ps4,          VGP1,       RSVD1,  RSVD2, RSVD3, 0x31e0, N,   N,       N,       Y,\t0x93c, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(cam_af_en_ps5,        VIMCLK,     VGP2,   RSVD2, RSVD3, 0x31e4, N,   N,       N,       Y,\t0x92c, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(cam_flash_en_ps6,     VIMCLK,     VGP3,   RSVD2, RSVD3, 0x31e8, N,   N,       N,       Y,\t0x930, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(cam1_pwdn_ps7,        VGP4,       RSVD1,  RSVD2, RSVD3, 0x31ec, N,   N,       N,       Y,\t0x91c, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(cam2_pwdn_pt0,        VGP5,       RSVD1,  RSVD2, RSVD3, 0x31f0, N,   N,       N,       Y,\t0x928, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(cam1_strobe_pt1,      VGP6,       RSVD1,  RSVD2, RSVD3, 0x31f4, N,   N,       N,       Y,\t0x920, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(lcd_te_py2,           DISPLAYA,   RSVD1,  RSVD2, RSVD3, 0x31f8, N,   N,       N,       Y,\t0xa44, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(lcd_bl_pwm_pv0,       DISPLAYA,   PWM0,   SOR0,  RSVD3, 0x31fc, N,   N,       N,       Y,\t0xa34, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(lcd_bl_en_pv1,        RSVD0,      RSVD1,  RSVD2, RSVD3, 0x3200, N,   N,       N,       Y,\t0xa30, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(lcd_rst_pv2,          RSVD0,      RSVD1,  RSVD2, RSVD3, 0x3204, N,   N,       N,       Y,\t0xa40, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(lcd_gpio1_pv3,        DISPLAYB,   RSVD1,  RSVD2, RSVD3, 0x3208, N,   N,       N,       Y,\t0xa38, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(lcd_gpio2_pv4,        DISPLAYB,   PWM1,   RSVD2, SOR1,  0x320c, N,   N,       N,       Y,\t0xa3c, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(ap_ready_pv5,         RSVD0,      RSVD1,  RSVD2, RSVD3, 0x3210, N,   N,       N,       Y,\t0x8e8, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(touch_rst_pv6,        RSVD0,      RSVD1,  RSVD2, RSVD3, 0x3214, N,   N,       N,       Y,\t0xb18, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(touch_clk_pv7,        TOUCH,      RSVD1,  RSVD2, RSVD3, 0x3218, N,   N,       N,       Y,\t0xb10, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(modem_wake_ap_px0,    RSVD0,      RSVD1,  RSVD2, RSVD3, 0x321c, N,   N,       N,       Y,\t0xa48, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(touch_int_px1,        RSVD0,      RSVD1,  RSVD2, RSVD3, 0x3220, N,   N,       N,       Y,\t0xb14, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(motion_int_px2,       RSVD0,      RSVD1,  RSVD2, RSVD3, 0x3224, N,   N,       N,       Y,\t0xa4c, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(als_prox_int_px3,     RSVD0,      RSVD1,  RSVD2, RSVD3, 0x3228, N,   N,       N,       Y,\t0x8e4, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(temp_alert_px4,       RSVD0,      RSVD1,  RSVD2, RSVD3, 0x322c, N,   N,       N,       Y,\t0xb0c, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(button_power_on_px5,  RSVD0,      RSVD1,  RSVD2, RSVD3, 0x3230, N,   N,       N,       Y,\t0x908, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(button_vol_up_px6,    RSVD0,      RSVD1,  RSVD2, RSVD3, 0x3234, N,   N,       N,       Y,\t0x914, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(button_vol_down_px7,  RSVD0,      RSVD1,  RSVD2, RSVD3, 0x3238, N,   N,       N,       Y,\t0x910, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(button_slide_sw_py0,  RSVD0,      RSVD1,  RSVD2, RSVD3, 0x323c, N,   N,       N,       Y,\t0x90c, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(button_home_py1,      RSVD0,      RSVD1,  RSVD2, RSVD3, 0x3240, N,   N,       N,       Y,\t0x904, 12,      5,       20,      5,       -1,     -1,     -1,     -1),\n\tPINGROUP(pa6,                  SATA,       RSVD1,  RSVD2, RSVD3, 0x3244, N,   N,       N,       Y,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(pe6,                  RSVD0,      I2S5A,  PWM2,  RSVD3, 0x3248, N,   N,       N,       Y,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(pe7,                  RSVD0,      I2S5A,  PWM3,  RSVD3, 0x324c, N,   N,       N,       Y,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(ph6,                  RSVD0,      RSVD1,  RSVD2, RSVD3, 0x3250, N,   N,       N,       Y,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(pk0,                  IQC0,       I2S5B,  RSVD2, RSVD3, 0x3254, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(pk1,                  IQC0,       I2S5B,  RSVD2, RSVD3, 0x3258, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(pk2,                  IQC0,       I2S5B,  RSVD2, RSVD3, 0x325c, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(pk3,                  IQC0,       I2S5B,  RSVD2, RSVD3, 0x3260, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(pk4,                  IQC1,       RSVD1,  RSVD2, RSVD3, 0x3264, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(pk5,                  IQC1,       RSVD1,  RSVD2, RSVD3, 0x3268, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(pk6,                  IQC1,       RSVD1,  RSVD2, RSVD3, 0x326c, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(pk7,                  IQC1,       RSVD1,  RSVD2, RSVD3, 0x3270, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(pl0,                  RSVD0,      RSVD1,  RSVD2, RSVD3, 0x3274, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(pl1,                  SOC,        RSVD1,  RSVD2, RSVD3, 0x3278, Y,   Y,       N,       N,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(pz0,                  VIMCLK2,    RSVD1,  RSVD2, RSVD3, 0x327c, N,   N,       N,       Y,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(pz1,                  VIMCLK2,    SDMMC1, RSVD2, RSVD3, 0x3280, N,   N,       N,       Y,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(pz2,                  SDMMC3,     CCLA,   RSVD2, RSVD3, 0x3284, N,   N,       N,       Y,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(pz3,                  SDMMC3,     RSVD1,  RSVD2, RSVD3, 0x3288, N,   N,       N,       Y,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(pz4,                  SDMMC1,     RSVD1,  RSVD2, RSVD3, 0x328c, N,   N,       N,       Y,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\tPINGROUP(pz5,                  SOC,        RSVD1,  RSVD2, RSVD3, 0x3290, N,   N,       N,       Y,\t-1,    -1,      -1,      -1,      -1,      -1,     -1,     -1,     -1),\n\n\t \n\tDRV_PINGROUP(pa6,    0x9c0, 0x0,       12, 5,  20, 5,  -1, -1, -1, -1),\n\tDRV_PINGROUP(pcc7,   0x9c4, 0x0,       12, 5,  20, 5,  -1, -1, -1, -1),\n\tDRV_PINGROUP(pe6,    0x9c8, 0x0,       12, 5,  20, 5,  -1, -1, -1, -1),\n\tDRV_PINGROUP(pe7,    0x9cc, 0x0,       12, 5,  20, 5,  -1, -1, -1, -1),\n\tDRV_PINGROUP(ph6,    0x9d0, 0x0,       12, 5,  20, 5,  -1, -1, -1, -1),\n\tDRV_PINGROUP(pk0,    0x9d4, 0x0,       -1, -1, -1, -1, 28, 2,  30, 2),\n\tDRV_PINGROUP(pk1,    0x9d8, 0x0,       -1, -1, -1, -1, 28, 2,  30, 2),\n\tDRV_PINGROUP(pk2,    0x9dc, 0x0,       -1, -1, -1, -1, 28, 2,  30, 2),\n\tDRV_PINGROUP(pk3,    0x9e0, 0x0,       -1, -1, -1, -1, 28, 2,  30, 2),\n\tDRV_PINGROUP(pk4,    0x9e4, 0x0,       -1, -1, -1, -1, 28, 2,  30, 2),\n\tDRV_PINGROUP(pk5,    0x9e8, 0x0,       -1, -1, -1, -1, 28, 2,  30, 2),\n\tDRV_PINGROUP(pk6,    0x9ec, 0x0,       -1, -1, -1, -1, 28, 2,  30, 2),\n\tDRV_PINGROUP(pk7,    0x9f0, 0x0,       -1, -1, -1, -1, 28, 2,  30, 2),\n\tDRV_PINGROUP(pl0,    0x9f4, 0x0,       -1, -1, -1, -1, 28, 2,  30, 2),\n\tDRV_PINGROUP(pl1,    0x9f8, 0x0,       -1, -1, -1, -1, 28, 2,  30, 2),\n\tDRV_PINGROUP(pz0,    0x9fc, 0x0,       12, 7,  20, 7,  -1, -1, -1, -1),\n\tDRV_PINGROUP(pz1,    0xa00, 0x0,       12, 7,  20, 7,  -1, -1, -1, -1),\n\tDRV_PINGROUP(pz2,    0xa04, 0x0,       12, 7,  20, 7,  -1, -1, -1, -1),\n\tDRV_PINGROUP(pz3,    0xa08, 0x0,       12, 7,  20, 7,  -1, -1, -1, -1),\n\tDRV_PINGROUP(pz4,    0xa0c, 0x0,       12, 7,  20, 7,  -1, -1, -1, -1),\n\tDRV_PINGROUP(pz5,    0xa10, 0x0,       12, 7,  20, 7,  -1, -1, -1, -1),\n\tDRV_PINGROUP(sdmmc1, 0xa98, 0x0,       12, 7,  20, 7,  28, 2,  30, 2),\n\tDRV_PINGROUP(sdmmc2, 0xa9c, 0x7ffc000, 2,  6,  8,  6,  28, 2,  30, 2),\n\tDRV_PINGROUP(sdmmc3, 0xab0, 0x0,       12, 7,  20, 7,  28, 2,  30, 2),\n\tDRV_PINGROUP(sdmmc4, 0xab4, 0x7ffc000, 2,  6,  8,  6,  28, 2,  30, 2),\n};\n\nstatic const struct tegra_pinctrl_soc_data tegra210_pinctrl = {\n\t.ngpios = NUM_GPIOS,\n\t.gpio_compatible = \"nvidia,tegra210-gpio\",\n\t.pins = tegra210_pins,\n\t.npins = ARRAY_SIZE(tegra210_pins),\n\t.functions = tegra210_functions,\n\t.nfunctions = ARRAY_SIZE(tegra210_functions),\n\t.groups = tegra210_groups,\n\t.ngroups = ARRAY_SIZE(tegra210_groups),\n\t.hsm_in_mux = true,\n\t.schmitt_in_mux = true,\n\t.drvtype_in_mux = true,\n};\n\nstatic int tegra210_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn tegra_pinctrl_probe(pdev, &tegra210_pinctrl);\n}\n\nstatic const struct of_device_id tegra210_pinctrl_of_match[] = {\n\t{ .compatible = \"nvidia,tegra210-pinmux\", },\n\t{ },\n};\n\nstatic struct platform_driver tegra210_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"tegra210-pinctrl\",\n\t\t.of_match_table = tegra210_pinctrl_of_match,\n\t\t.pm = pm_sleep_ptr(&tegra_pinctrl_pm),\n\t},\n\t.probe = tegra210_pinctrl_probe,\n};\n\nstatic int __init tegra210_pinctrl_init(void)\n{\n\treturn platform_driver_register(&tegra210_pinctrl_driver);\n}\narch_initcall(tegra210_pinctrl_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}