
set_property FIXED_ROUTE { { BRAM_BRAM_CORE_3_DOBU7_PIN BRAM_BRAM_CORE_1_DOBU7 LOGIC_OUTS_R24 INT_NODE_SDQ_83_INT_OUT0 INT_INT_SDQ_6_INT_OUT0 INT_NODE_IMUX_18_INT_OUT0 BYPASS_E14 }  } [get_nets {RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/for_1[1].reg_B_reg[2][52]_srl2_psbram_n_alias}]
set_property BEL GFF2 [get_cells {qpmm_inst/for_1[1].reg_B_reg[2][52]_srl2_psbram}]
set_property LOC SLICE_X106Y394 [get_cells {qpmm_inst/for_1[1].reg_B_reg[2][52]_srl2_psbram}]
set_property BEL DFF2 [get_cells {qpmm_inst/for_1[1].reg_B_reg[2][53]_srl2_psbram}]
set_property LOC RAMB36_X7Y78 [get_cells {RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram}]
set_property LOC SLICE_X106Y393 [get_cells {qpmm_inst/for_1[1].reg_B_reg[2][53]_srl2_psbram}]
set_property FIXED_ROUTE { { BRAM_BRAM_CORE_3_DOPBU0_PIN BRAM_BRAM_CORE_1_DOPBU0 LOGIC_OUTS_R24 INT_NODE_SDQ_83_INT_OUT1 WW4_W_BEG6 INT_NODE_SDQ_86_INT_OUT0 EE4_W_BEG6 INT_NODE_GLOBAL_8_INT_OUT1 INT_NODE_IMUX_12_INT_OUT1 BYPASS_E7 }  } [get_nets {RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/for_1[1].reg_B_reg[2][53]_srl2_psbram_n_alias}]
