// Seed: 2547146630
module module_0 #(
    parameter id_3 = 32'd78,
    parameter id_4 = 32'd5
) (
    output uwire id_0,
    output tri1  id_1
);
  defparam id_3.id_4 = (id_4);
endmodule
module module_1 (
    output logic id_0,
    input logic id_1,
    output supply0 id_2,
    input tri1 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input supply0 id_6,
    input tri id_7,
    output logic id_8
);
  always #1
    if (1'b0) id_8 <= id_1;
    else id_0 <= 1;
  module_0(
      id_5, id_2
  );
endmodule
