// Seed: 3879475788
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wand id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  assign module_1.id_6 = 0;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_20 = (-1);
endprogram
module module_1 #(
    parameter id_13 = 32'd68,
    parameter id_15 = 32'd31,
    parameter id_19 = 32'd2,
    parameter id_7  = 32'd74
) (
    input wor id_0[1 : -1],
    input tri1 id_1
    , id_26,
    output uwire id_2,
    input wire id_3,
    input supply1 id_4,
    output wire id_5,
    input wire id_6,
    input supply1 _id_7,
    input tri id_8,
    input wire id_9,
    output tri1 id_10,
    output wand id_11,
    output tri0 id_12,
    input supply1 _id_13[-1 : 1],
    input tri1 void id_14,
    input tri _id_15[id_19 : id_15],
    input uwire id_16,
    input supply0 id_17,
    output tri id_18,
    output tri _id_19[1 : ~  id_7],
    input tri0 id_20,
    output supply1 id_21,
    input wor id_22,
    input tri id_23,
    input supply1 id_24
);
  assign id_18 = id_24, id_2 = 1'b0;
  module_0 modCall_1 (
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26
  );
  wire [id_13 : -1] id_27, id_28;
  assign id_28 = id_26;
  wire id_29;
  wire id_30;
endmodule
