<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/arm/csb337/include/at91rm9200_emac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_5f7c3d4818c142e5ac9b73b670fac05b.html">arm</a></li><li class="navelem"><a class="el" href="dir_171366002c5a4d97665251a98ebfe9f3.html">csb337</a></li><li class="navelem"><a class="el" href="dir_6e97ed9975d891b22e0f4cc87040245e.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">at91rm9200_emac.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="at91rm9200__emac_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Atmel AT91RM9200 EMAC Register definitions</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Copyright (c) 2003 by Cogent Computer Systems</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * Written by Mike Kelly &lt;mike@cogcomp.com&gt;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *  The license and distribution terms for this file may be</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *  found in the file LICENSE in this distribution or at</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *  http://www.rtems.org/license/LICENSE.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#ifndef __AT91RM9200_EMAC_H__</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define __AT91RM9200_EMAC_H__</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="bits_8h.html">bits.h</a>&gt;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/*Register offsets */</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define EMAC_CTL        0x00          </span><span class="comment">/* Network Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define EMAC_CFG        0x04          </span><span class="comment">/* Network Configuration Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define EMAC_SR         0x08          </span><span class="comment">/* Network Status Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define EMAC_TAR        0x0C          </span><span class="comment">/* Transmit Address Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define EMAC_TCR        0x10          </span><span class="comment">/* Transmit Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define EMAC_TSR        0x14          </span><span class="comment">/* Transmit Status Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define EMAC_RBQP       0x18          </span><span class="comment">/* Receive Buffer Queue Pointer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define EMAC_RSR        0x20          </span><span class="comment">/* Receive Status Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define EMAC_ISR        0x24          </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define EMAC_IER        0x28          </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define EMAC_IDR        0x2C          </span><span class="comment">/* Interrupt Disable Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define EMAC_IMR        0x30          </span><span class="comment">/* Interrupt Mask Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define EMAC_MAN        0x34          </span><span class="comment">/* PHY Maintenance Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define EMAC_FRA        0x40          </span><span class="comment">/* Frames Transmitted OK Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define EMAC_SCOL       0x44          </span><span class="comment">/* Single Collision Frame Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define EMAC_MCOL       0x48          </span><span class="comment">/* Multiple Collision Frame Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define EMAC_OK         0x4C          </span><span class="comment">/* Frames Received OK Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define EMAC_SEQE       0x50          </span><span class="comment">/* Frame Check Sequence Error Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define EMAC_ALE        0x54          </span><span class="comment">/* Alignment Error Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define EMAC_DTE        0x58          </span><span class="comment">/* Deferred Transmission Frame Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define EMAC_LCOL       0x5C          </span><span class="comment">/* Late Collision Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define EMAC_ECOL       0x60          </span><span class="comment">/* Excessive Collision Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define EMAC_CSE        0x64          </span><span class="comment">/* Carrier Sense Error Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define EMAC_TUE        0x68          </span><span class="comment">/* Transmit Underrun Error Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define EMAC_CDE        0x6C          </span><span class="comment">/* Code Error Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define EMAC_ELR        0x70          </span><span class="comment">/* Excessive Length Error Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define EMAC_RJB        0x74          </span><span class="comment">/* Receive Jabber Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define EMAC_USF        0x78          </span><span class="comment">/* Undersize Frame Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define EMAC_SQEE       0x7C          </span><span class="comment">/* SQE Test Error Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define EMAC_DRFC       0x80          </span><span class="comment">/* Discarded RX Frame Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define EMAC_HSH        0x90          </span><span class="comment">/* Hash Address High[63:32] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define EMAC_HSL        0x94          </span><span class="comment">/* Hash Address Low[31:0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define EMAC_SA1L       0x98          </span><span class="comment">/* Specific Addr 1 Low, First 4 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define EMAC_SA1H       0x9C          </span><span class="comment">/* Specific Addr 1 High, Last 2 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define EMAC_SA2L       0xA0          </span><span class="comment">/* Specific Addr 2 Low, First 4 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define EMAC_SA2H       0xA4          </span><span class="comment">/* Specific Addr 2 High, Last 2 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define EMAC_SA3L       0xA8          </span><span class="comment">/* Specific Addr 3 Low, First 4 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define EMAC_SA3H       0xAC          </span><span class="comment">/* Specific Addr 3 High, Last 2 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define EMAC_SA4L       0xB0          </span><span class="comment">/* Specific Addr 4 Low, First 4 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define EMAC_SA4H       0xB4          </span><span class="comment">/* Specific Addr 4 High, Last 2 bytesr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* Control Register, EMAC_CTL, Offset 0x0 */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define EMAC_CTL_LB     BIT0          </span><span class="comment">/* 1 = Set Loopback output signal */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define EMAC_CTL_LBL    BIT1          </span><span class="comment">/* 1 = Loopback local.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define EMAC_CTL_RE     BIT2          </span><span class="comment">/* 1 = Receive enable.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define EMAC_CTL_TE     BIT3          </span><span class="comment">/* 1 = Transmit enable.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define EMAC_CTL_MPE    BIT4          </span><span class="comment">/* 1 = Management port enable.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define EMAC_CTL_CSR    BIT5          </span><span class="comment">/* Write 1 to clear stats registers.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define EMAC_CTL_ISR    BIT6          </span><span class="comment">/* Write to increment stats registers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define EMAC_CTL_WES    BIT7          </span><span class="comment">/* 1 = Enable writing to stats regs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define EMAC_CTL_BP     BIT8          </span><span class="comment">/* 1 = Force collision on all RX frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/* Configuration Register, EMAC_CFG, Offset 0x4 */</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define EMAC_CFG_SPD    BIT0          </span><span class="comment">/* 1 = 10/100 Speed (not functional?) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define EMAC_CFG_FD     BIT1          </span><span class="comment">/* 1 = Full duplex.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define EMAC_CFG_BR     BIT2          </span><span class="comment">/* write 0  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define EMAC_CFG_CAF    BIT4          </span><span class="comment">/* 1 = accept all frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define EMAC_CFG_NBC    BIT5          </span><span class="comment">/* 1 = disable reception of bcast frms */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define EMAC_CFG_MTI    BIT6          </span><span class="comment">/* 1 = Multicast hash enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define EMAC_CFG_UNI    BIT7          </span><span class="comment">/* 1 = Unicast hash enable.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define EMAC_CFG_BIG    BIT8          </span><span class="comment">/* 1 = enable reception 1522 byte frms */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define EMAC_CFG_EAE    BIT9          </span><span class="comment">/* write 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define EMAC_CFG_CLK_8  (0 &lt;&lt; 10)     </span><span class="comment">/* MII Clock = HCLK divided by 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define EMAC_CFG_CLK_16 (1 &lt;&lt; 10)     </span><span class="comment">/* MII Clock = HCLK divided by 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define EMAC_CFG_CLK_32 (2 &lt;&lt; 10)     </span><span class="comment">/* MII Clock = HCLK divided by 32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define EMAC_CFG_CLK_64 (3 &lt;&lt; 10)     </span><span class="comment">/* MII Clock = HCLK divided by 64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define EMAC_CFG_CLK_MASK (3 &lt;&lt; 10)   </span><span class="comment">/* MII Clock mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define EMAC_CFG_RTY    BIT12         </span><span class="comment">/* Retry Test Mode - Must be 0  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define EMAC_CFG_RMII   BIT13         </span><span class="comment">/* Reduced MII Mode Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* Status Register, EMAC_SR, Offset 0x8 */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define EMAC_LINK       BIT0          </span><span class="comment">/* Link pin  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define EMAC_MDIO       BIT1          </span><span class="comment">/* Real Time state of MDIO pin */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define EMAC_IDLE       BIT2          </span><span class="comment">/* 0 = PHY Logic is idle */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/* Transmit Control Register, EMAC_TCR, Offset 0x10 */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define EMAC_TCR_LEN(_x_)  ((_x_ &amp; 0x7FF) &lt;&lt;  0) </span><span class="comment">/* Tx frame len minus CRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define EMAC_TCR_NCRC   BIT15                    </span><span class="comment">/* Do&#39;nt append CRC on Tx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* Transmit Status Register, EMAC_TSR, Offset 0x14 */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define EMAC_TSR_OVR    BIT0          </span><span class="comment">/* 1 = Transmit buffer overrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define EMAC_TSR_COL    BIT1          </span><span class="comment">/* 1 = Collision occured */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define EMAC_TSR_RLE    BIT2          </span><span class="comment">/* 1 = Retry lmimt exceeded */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define EMAC_TSR_TXIDLE BIT3          </span><span class="comment">/* 1 = Transmitter is idle */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define EMAC_TSR_BNQ    BIT4          </span><span class="comment">/* 1 = Transmit buffer not queued */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define EMAC_TSR_COMP   BIT5          </span><span class="comment">/* 1 = Transmit complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define EMAC_TSR_UND    BIT6          </span><span class="comment">/* 1 = Transmit underrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* Receive Status Register, EMAC_RSR, Offset 0x20 */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define EMAC_RSR_BNA    BIT0          </span><span class="comment">/* 1 = Buffer not available */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define EMAC_RSR_REC    BIT1          </span><span class="comment">/* 1 = Frame received */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define EMAC_RSR_OVR    BIT2          </span><span class="comment">/* 1 = Receive overrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> * Interrupt Status Register, EMAC_ISR, Offsen 0x24</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> * Interrupt Enable Register, EMAC_IER, Offset 0x28</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> * Interrupt Disable Register, EMAC_IDR, Offset 0x2c</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> * Interrupt Mask Register, EMAC_IMR, Offset 0x30</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define EMAC_INT_DONE   BIT0          </span><span class="comment">/* Phy management done  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define EMAC_INT_RCOM   BIT1          </span><span class="comment">/* Receive complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define EMAC_INT_RBNA   BIT2          </span><span class="comment">/* Receive buffer not available */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define EMAC_INT_TOVR   BIT3          </span><span class="comment">/* Transmit buffer overrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define EMAC_INT_TUND   BIT4          </span><span class="comment">/* Transmit buffer underrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define EMAC_INT_RTRY   BIT5          </span><span class="comment">/* Transmit Retry limt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define EMAC_INT_TBRE   BIT6          </span><span class="comment">/* Transmit buffer register empty */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define EMAC_INT_TCOM   BIT7          </span><span class="comment">/* Transmit complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define EMAC_INT_TIDLE  BIT8          </span><span class="comment">/* Transmit idle */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define EMAC_INT_LINK   BIT9          </span><span class="comment">/* Link pin changed value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define EMAC_INT_ROVR   BIT10         </span><span class="comment">/* Receive overrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define EMAC_INT_ABT    BIT11         </span><span class="comment">/* Abort on DMA transfer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/* PHY Maintenance Register, EMAC_MAN, Offset 0x34 */</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define EMAC_MAN_DATA(_x_)      ((_x_ &amp; 0xFFFF) &lt;&lt;  0)</span><span class="comment">/* PHY data register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define EMAC_MAN_CODE           (0x2 &lt;&lt; 16)           </span><span class="comment">/* IEEE Code */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define EMAC_MAN_REGA(_x_)      ((_x_ &amp; 0x1F) &lt;&lt; 18)  </span><span class="comment">/* PHY register address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define EMAC_MAN_PHYA(_x_)      ((_x_ &amp; 0x1F) &lt;&lt; 23)  </span><span class="comment">/* PHY address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define EMAC_MAN_WRITE          (0x1 &lt;&lt; 28)           </span><span class="comment">/* Transfer is a write */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define EMAC_MAN_READ           (0x2 &lt;&lt; 28)           </span><span class="comment">/* Transfer is a read */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define EMAC_MAN_HIGH           BIT30                 </span><span class="comment">/* Must be set */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define EMAC_MAN_LOW            BIT31</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> * Bit assignments for Receive Buffer Descriptor</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> * Address - Word 0</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define RXBUF_ADD_BASE_MASK     0xfffffffc    </span><span class="comment">/* Base addr of the rx buf */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define RXBUF_ADD_WRAP          BIT1          </span><span class="comment">/* set indicates last buf  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define RXBUF_ADD_OWNED         BIT0          </span><span class="comment">/* 1 = SW owns the pointer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/* Status - Word 1 */</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define RXBUF_STAT_BCAST        BIT31         </span><span class="comment">/* Global bcast addr detected */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define RXBUF_STAT_MULTI        BIT30         </span><span class="comment">/* Multicast hash match */</span><span class="preprocessor"></span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define RXBUF_STAT_UNI          BIT29         </span><span class="comment">/* Unicast hash match */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define RXBUF_STAT_EXT          BIT28         </span><span class="comment">/* External address (optional) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define RXBUF_STAT_UNK          BIT27         </span><span class="comment">/* Unknown source address  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define RXBUF_STAT_LOC1         BIT26         </span><span class="comment">/* Local address 1 match */</span><span class="preprocessor"></span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define RXBUF_STAT_LOC2         BIT25         </span><span class="comment">/* Local address 2 match */</span><span class="preprocessor"></span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define RXBUF_STAT_LOC3         BIT24         </span><span class="comment">/* Local address 3 match */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define RXBUF_STAT_LOC4         BIT23         </span><span class="comment">/* Local address 4 match  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define RXBUF_STAT_LEN_MASK     0x7ff         </span><span class="comment">/* Len of frame including FCS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __AT91RM9200_EMAC_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="ttc" id="bits_8h_html"><div class="ttname"><a href="bits_8h.html">bits.h</a></div><div class="ttdoc">Contains Defined Bits.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
