Task: Fix ARM inline asm FP constant loading for "w" constraint
Status: in_progress
Started: 2026-01-28

Description:
When a float constant (F32/F64) is used as an input operand with the "w"
constraint (AArch64 FP/SIMD register), the value is silently replaced with 0.

Root cause: In asm_emitter.rs load_input_to_reg(), the code uses
c.to_i64().unwrap_or(0) to get the constant value. But to_i64() returns
None for F32/F64 constants, causing unwrap_or(0) to produce 0.

Fix: Extract IEEE 754 bit patterns using f32::to_bits()/f64::to_bits()
for float constants instead of calling to_i64().

Also fix the same pattern in the RISC-V backend.
