INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'xfft_v8_0' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'xfft_v8_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'xfft_v8_0' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'xfft_v8_0'...
Finished delivering C-model simulation files.
Delivering associated files for 'xfft_v8_0'...
Delivering EJava files for 'xfft_v8_0'...
Generating implementation netlist for 'xfft_v8_0'...
INFO:sim - Pre-processing HDL files for 'xfft_v8_0'...
Running synthesis for 'xfft_v8_0'
Running ngcbuild...
Writing VEO instantiation template for 'xfft_v8_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'xfft_v8_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/ipcore_dir/tmp/_cg/xfft_v8_0
Delivered 1 file into directory
D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/ipcore_dir/tmp/_cg/xfft_v8_0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'xfft_v8_0'...
Generating metadata file...
Regenerating ISE project file for 'xfft_v8_0'...
Generating ISE project...
XCO file found: xfft_v8_0.xco
XMDF file found: xfft_v8_0_xmdf.tcl
Adding
D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/ipcore_dir/tmp/_cg/xfft_v8_0.asy
-view all -origin_type imported
Adding
D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/ipcore_dir/tmp/_cg/xfft_v8_0.ngc
-view all -origin_type created
Checking file
"D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/ipcore_dir/tmp/_cg/xfft_v8_0.ngc"
for project device match ...
File
"D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/ipcore_dir/tmp/_cg/xfft_v8_0.ngc"
device information matches project device.
Adding
D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/ipcore_dir/tmp/_cg/xfft_v8_0.sym
-view all -origin_type imported
Adding D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/ipcore_dir/tmp/_cg/xfft_v8_0.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/ipcore_dir/tmp/_cg/xfft_v8_0.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/Desktop/tcc/ofdm_16_qam_n8_w16_cp4_test/ipcore_dir/tmp/_cg/xfft_v8_0.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/xfft_v8_0"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'xfft_v8_0'.
