# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../MyHDL/src/divider.v" \

sv xil_defaultlib  \
"../../../../MyHDL/sim/divider_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
