BANK 0 VCCIO 3.3 V;
BANK 1 VCCIO 3.3 V;
BANK 2 VCCIO 3.3 V;
BANK 3 VCCIO 3.3 V;
BANK 6 VCCIO 2.5 V;
BANK 7 VCCIO 1.8 V;
BANK 8 VCCIO 3.3 V;
BLOCK RESETPATHS ;
BLOCK ASYNCPATHS ;
IOBUF PORT "fpga_led" IO_TYPE=LVCMOS25 ;
IOBUF PORT "fpga_neopixel" IO_TYPE=LVCMOS25 ;
IOBUF PORT "sdr_txclk" IO_TYPE=LVCMOS25 ;
IOBUF PORT "sdr_txdata" IO_TYPE=LVCMOS25 ;
IOBUF PORT "spi1_sck" IO_TYPE=LVCMOS25 ;
IOBUF PORT "spi1_mosi" IO_TYPE=LVCMOS25 ;
IOBUF PORT "spi2_sck" IO_TYPE=LVCMOS25 ;
IOBUF PORT "spi2_mosi" IO_TYPE=LVCMOS25 ;
IOBUF PORT "spi3_sck" IO_TYPE=LVCMOS25 ;
IOBUF PORT "spi3_mosi" IO_TYPE=LVCMOS25 ;
IOBUF PORT "spi4_sck" IO_TYPE=LVCMOS25 ;
IOBUF PORT "spi4_mosi" IO_TYPE=LVCMOS25 ;
IOBUF PORT "fpga_ufl_p7" IO_TYPE=LVCMOS25 ;
IOBUF PORT "fpga_ufl_p8" IO_TYPE=LVCMOS25 ;
IOBUF PORT "dpll_clkout2" IO_TYPE=LVCMOS25 ;
IOBUF PORT "sdr_rx_wifi" IO_TYPE=LVCMOS25 ;
IOBUF PORT "sdr_rx_subg" IO_TYPE=LVCMOS25 ;
IOBUF PORT "sdr_rxclk" IO_TYPE=LVCMOS25 ;
IOBUF PORT "stm_fpga_spare1" IO_TYPE=LVCMOS25 ;
IOBUF PORT "stm_fpga_spare2" IO_TYPE=LVCMOS25 ;
IOBUF PORT "stm_fpga_spare5" IO_TYPE=LVCMOS25 ;
FREQUENCY PORT "dpll_clkout2" 10.000000 MHz ;
FREQUENCY NET "int_clk_out" 2.400000 MHz ;
FREQUENCY NET "fpga_ufl_p7_c" 64.000000 MHz ;
FREQUENCY NET "dpll_clkout2_c" 8.000000 MHz ;
FREQUENCY NET "internal_160MHz" 160.000000 MHz ;
FREQUENCY NET "internal_80MHz" 80.000000 MHz ;
FREQUENCY NET "internal_64MHz_90deg" 64.000000 MHz ;
