#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon May 30 21:03:39 2016
# Process ID: 2768
# Log file: C:/Users/Administrator/Desktop/lab3/lab3_3_2/vivado.log
# Journal file: C:/Users/Administrator/Desktop/lab3/lab3_3_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'two_2_bit_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj two_2_bit_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.srcs/sources_1/new/two_2_bit_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_2_bit_multiplier
ERROR: [VRFC 10-529] concurrent assignment to a non-net product is not permitted [C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.srcs/sources_1/new/two_2_bit_multiplier.v:28]
ERROR: [VRFC 10-1040] module two_2_bit_multiplier ignored due to previous errors [C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.srcs/sources_1/new/two_2_bit_multiplier.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'two_2_bit_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj two_2_bit_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.srcs/sources_1/new/two_2_bit_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_2_bit_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.srcs/sim_1/new/lab3_3_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_2_bit_multiplier_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 835860fa7e2f42eaac058bd0ed120dee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot two_2_bit_multiplier_tb_behav xil_defaultlib.two_2_bit_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port product [C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.srcs/sim_1/new/lab3_3_2_tb.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.two_2_bit_multiplier
Compiling module xil_defaultlib.two_2_bit_multiplier_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot two_2_bit_multiplier_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/behav/xsim.dir/two_2_bit_multiplier_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/behav/xsim.dir/two_2_bit_multiplier_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 30 21:04:30 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 62.938 ; gain = 0.023
INFO: [Common 17-206] Exiting Webtalk at Mon May 30 21:04:30 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 738.527 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_2_bit_multiplier_tb_behav -key {Behavioral:sim_1:Functional:two_2_bit_multiplier_tb} -tclbatch {two_2_bit_multiplier_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source two_2_bit_multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ROM_data.txt referenced on C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.srcs/sources_1/new/two_2_bit_multiplier.v at line 29 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_2_bit_multiplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 738.527 ; gain = 0.000
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.srcs/sources_1/new/two_2_bit_multiplier.v" into library work [C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.srcs/sources_1/new/two_2_bit_multiplier.v:1]
[Mon May 30 21:04:36 2016] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1268.859 ; gain = 519.449
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: two_2_bit_multiplier
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:21 ; elapsed = 00:03:39 . Memory (MB): peak = 1722.566 ; gain = 1546.953
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'two_2_bit_multiplier' [C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.srcs/sources_1/new/two_2_bit_multiplier.v:23]
INFO: [Synth 8-3876] $readmem data file 'ROM_data.txt' is read successfully [C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.srcs/sources_1/new/two_2_bit_multiplier.v:29]
INFO: [Synth 8-256] done synthesizing module 'two_2_bit_multiplier' (1#1) [C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.srcs/sources_1/new/two_2_bit_multiplier.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:21 ; elapsed = 00:03:40 . Memory (MB): peak = 1747.176 ; gain = 1571.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:22 ; elapsed = 00:03:40 . Memory (MB): peak = 1747.176 ; gain = 1571.563
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:27 ; elapsed = 00:03:44 . Memory (MB): peak = 1891.824 ; gain = 1716.211
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1891.824 ; gain = 203.859
launch_simulation -mode post-synthesis -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/timing/two_2_bit_multiplier_tb_time_synth.v"
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/timing/two_2_bit_multiplier_tb_time_synth.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/timing/two_2_bit_multiplier_tb_time_synth.v
INFO: [USF-XSim-35] SDF generated:C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/timing/two_2_bit_multiplier_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'two_2_bit_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj two_2_bit_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/timing/two_2_bit_multiplier_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_2_bit_multiplier
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.srcs/sim_1/new/lab3_3_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_2_bit_multiplier_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/timing/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/timing'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 835860fa7e2f42eaac058bd0ed120dee --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot two_2_bit_multiplier_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.two_2_bit_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port product [C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.srcs/sim_1/new/lab3_3_2_tb.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "two_2_bit_multiplier_tb_time_synth.sdf", for root module "two_2_bit_multiplier_tb/DUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "two_2_bit_multiplier_tb_time_synth.sdf", for root module "two_2_bit_multiplier_tb/DUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.two_2_bit_multiplier
Compiling module xil_defaultlib.two_2_bit_multiplier_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot two_2_bit_multiplier_tb_time_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/timing/xsim.dir/two_2_bit_multiplier_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/timing/xsim.dir/two_2_bit_multiplier_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 30 21:07:46 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.926 ; gain = 0.059
INFO: [Common 17-206] Exiting Webtalk at Mon May 30 21:07:46 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1898.094 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_2_bit_multiplier_tb_time_synth -key {Post-Synthesis:sim_1:Timing:two_2_bit_multiplier_tb} -tclbatch {two_2_bit_multiplier_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source two_2_bit_multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_2_bit_multiplier_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1903.539 ; gain = 6.992
set_property -name {xsim.simulate.runtime} -value {200ns} -objects [current_fileset -simset]
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/func/two_2_bit_multiplier_tb_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/func/two_2_bit_multiplier_tb_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'two_2_bit_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj two_2_bit_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/func/two_2_bit_multiplier_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_2_bit_multiplier
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.srcs/sim_1/new/lab3_3_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_2_bit_multiplier_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/func/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/func'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 835860fa7e2f42eaac058bd0ed120dee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot two_2_bit_multiplier_tb_func_synth xil_defaultlib.two_2_bit_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port product [C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.srcs/sim_1/new/lab3_3_2_tb.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.two_2_bit_multiplier
Compiling module xil_defaultlib.two_2_bit_multiplier_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot two_2_bit_multiplier_tb_func_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/func/xsim.dir/two_2_bit_multiplier_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/func/xsim.dir/two_2_bit_multiplier_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 30 21:09:56 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 62.305 ; gain = 0.047
INFO: [Common 17-206] Exiting Webtalk at Mon May 30 21:09:56 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1911.957 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_2_bit_multiplier_tb_func_synth -key {Post-Synthesis:sim_1:Functional:two_2_bit_multiplier_tb} -tclbatch {two_2_bit_multiplier_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source two_2_bit_multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_2_bit_multiplier_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1913.207 ; gain = 1.250
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1922.863 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/func/two_2_bit_multiplier_tb_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/func/two_2_bit_multiplier_tb_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'two_2_bit_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj two_2_bit_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/func/two_2_bit_multiplier_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_2_bit_multiplier
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.srcs/sim_1/new/lab3_3_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_2_bit_multiplier_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/func/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/func'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 835860fa7e2f42eaac058bd0ed120dee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot two_2_bit_multiplier_tb_func_synth xil_defaultlib.two_2_bit_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.two_2_bit_multiplier
Compiling module xil_defaultlib.two_2_bit_multiplier_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot two_2_bit_multiplier_tb_func_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/func/xsim.dir/two_2_bit_multiplier_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/func/xsim.dir/two_2_bit_multiplier_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 30 21:11:32 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 62.598 ; gain = 0.023
INFO: [Common 17-206] Exiting Webtalk at Mon May 30 21:11:32 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1922.863 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_2_bit_multiplier_tb_func_synth -key {Post-Synthesis:sim_1:Functional:two_2_bit_multiplier_tb} -tclbatch {two_2_bit_multiplier_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source two_2_bit_multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_2_bit_multiplier_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1922.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1922.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1922.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1922.863 ; gain = 0.000
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/lab3/lab3_3_2/lab3_3_2.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Mon May 30 21:12:57 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 62.410 ; gain = 0.016
INFO: [Common 17-206] Exiting Webtalk at Mon May 30 21:12:57 2016...
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1922.863 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 30 21:14:22 2016...
