{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1394124778453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124778464 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124778464 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124778464 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124778464 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124778464 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124778464 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124778464 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124778464 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124778464 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124778464 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124778464 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124778464 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124778464 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394124778464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  6 11:52:57 2014 " "Processing started: Thu Mar  6 11:52:57 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394124778464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1394124778464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta system -c system " "Command: quartus_sta system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1394124778466 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1394124779174 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Quartus II" 0 -1 1394124779828 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1394124779888 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1394124779888 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1394124780783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1394124780783 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1394124780783 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1394124780783 ""}
{ "Info" "ISTA_SDC_FOUND" "system.sdc " "Reading SDC File: 'system.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1394124780806 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system.sdc 2 CLOCK_50 port " "Ignored filter at system.sdc(2): CLOCK_50 could not be matched with a port" {  } { { "/home/ecegrid/a/mg201/ece437/pipelined/._system/system.sdc" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system/system.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1394124780807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock system.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at system.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK_50 \[get_ports \{CLOCK_50\}\] -period 50MHz " "create_clock -name CLK_50 \[get_ports \{CLOCK_50\}\] -period 50MHz" {  } { { "/home/ecegrid/a/mg201/ece437/pipelined/._system/system.sdc" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system/system.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1394124780807 ""}  } { { "/home/ecegrid/a/mg201/ece437/pipelined/._system/system.sdc" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system/system.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1394124780807 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124781354 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124781354 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124781354 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Fall) CLK (Rise) setup and hold " "From CLK (Fall) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124781354 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CLK (Rise) setup and hold " "From CPUCLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124781354 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Fall) CLK (Rise) setup and hold " "From CPUCLK (Fall) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124781354 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Fall) CLK (Fall) setup and hold " "From CLK (Fall) to CLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124781354 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CLK (Fall) setup and hold " "From CPUCLK (Rise) to CLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124781354 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CPUCLK (Rise) setup and hold " "From CLK (Rise) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124781354 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Fall) CPUCLK (Rise) setup and hold " "From CLK (Fall) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124781354 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CPUCLK (Rise) setup and hold " "From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124781354 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Fall) CPUCLK (Rise) setup and hold " "From CPUCLK (Fall) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124781354 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CPUCLK (Fall) setup and hold " "From CPUCLK (Rise) to CPUCLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124781354 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1394124781354 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1394124781355 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1394124781443 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1394124781620 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1394124781620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.110 " "Worst-case setup slack is -0.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124781640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124781640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.110        -1.660 CLK  " "   -0.110        -1.660 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124781640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.881         0.000 CPUCLK  " "    2.881         0.000 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124781640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.093         0.000 altera_reserved_tck  " "   43.093         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124781640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394124781640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.427 " "Worst-case hold slack is 0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124781696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124781696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427         0.000 CLK  " "    0.427         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124781696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444         0.000 altera_reserved_tck  " "    0.444         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124781696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490         0.000 CPUCLK  " "    0.490         0.000 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124781696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394124781696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.331 " "Worst-case recovery slack is 47.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124781735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124781735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.331         0.000 altera_reserved_tck  " "   47.331         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124781735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394124781735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.363 " "Worst-case removal slack is 1.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124781751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124781751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.363         0.000 altera_reserved_tck  " "    1.363         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124781751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394124781751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.694 " "Worst-case minimum pulse width slack is 9.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124781766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124781766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.694         0.000 CLK  " "    9.694         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124781766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.685         0.000 CPUCLK  " "   19.685         0.000 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124781766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.488         0.000 altera_reserved_tck  " "   49.488         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124781766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394124781766 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.110 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782718 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782718 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.110 (VIOLATED) " "Path #1: Setup slack is -0.110 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_dmemREN " "From Node    : pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_dmemREN" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram:RAM\|addr\[21\] " "To Node      : ram:RAM\|addr\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CPUCLK " "Launch Clock : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK (INVERTED) " "Latch Clock  : CLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.043      7.043  R        clock network delay " "     7.043      7.043  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.304      0.261     uTco  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_dmemREN " "     7.304      0.261     uTco  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_dmemREN" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_dmemREN } "NODE_NAME" } } { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.304      0.000 FF  CELL  CPU\|DP\|EXMEM\|temp_dmemREN\|q " "     7.304      0.000 FF  CELL  CPU\|DP\|EXMEM\|temp_dmemREN\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_dmemREN } "NODE_NAME" } } { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.365      1.061 FF    IC  ramaddr~16\|dataa " "     8.365      1.061 FF    IC  ramaddr~16\|dataa" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ramaddr~16 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.837      0.472 FF  CELL  ramaddr~16\|combout " "     8.837      0.472 FF  CELL  ramaddr~16\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ramaddr~16 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.092      0.255 FF    IC  ramaddr~17\|datad " "     9.092      0.255 FF    IC  ramaddr~17\|datad" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ramaddr~17 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.231      0.139 FF  CELL  ramaddr~17\|combout " "     9.231      0.139 FF  CELL  ramaddr~17\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ramaddr~17 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.518      0.287 FF    IC  RAM\|Equal2~10\|datac " "     9.518      0.287 FF    IC  RAM\|Equal2~10\|datac" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~10 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.834      0.316 FF  CELL  RAM\|Equal2~10\|combout " "     9.834      0.316 FF  CELL  RAM\|Equal2~10\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~10 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.826      0.992 FF    IC  RAM\|Equal2~13\|datad " "    10.826      0.992 FF    IC  RAM\|Equal2~13\|datad" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~13 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.965      0.139 FF  CELL  RAM\|Equal2~13\|combout " "    10.965      0.139 FF  CELL  RAM\|Equal2~13\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~13 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.277      0.312 FF    IC  RAM\|Equal2~28\|dataa " "    11.277      0.312 FF    IC  RAM\|Equal2~28\|dataa" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~28 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.670      0.393 FF  CELL  RAM\|Equal2~28\|combout " "    11.670      0.393 FF  CELL  RAM\|Equal2~28\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~28 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.039      0.369 FF    IC  RAM\|always0~3\|datad " "    12.039      0.369 FF    IC  RAM\|always0~3\|datad" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|always0~3 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.207      0.168 FR  CELL  RAM\|always0~3\|combout " "    12.207      0.168 FR  CELL  RAM\|always0~3\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|always0~3 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.074      0.867 RR    IC  RAM\|addr\[21\]\|ena " "    13.074      0.867 RR    IC  RAM\|addr\[21\]\|ena" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|addr[21] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.869      0.795 RR  CELL  ram:RAM\|addr\[21\] " "    13.869      0.795 RR  CELL  ram:RAM\|addr\[21\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|addr[21] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.729      3.729  F        clock network delay " "    13.729      3.729  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.738      0.009           clock pessimism " "    13.738      0.009           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.759      0.021     uTsu  ram:RAM\|addr\[21\] " "    13.759      0.021     uTsu  ram:RAM\|addr\[21\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|addr[21] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.869 " "Data Arrival Time  :    13.869" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.759 " "Data Required Time :    13.759" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.110 (VIOLATED) " "Slack              :    -0.110 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782719 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.881 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.881" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CPUCLK\}\] " "-to_clock \[get_clocks \{CPUCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.881  " "Path #1: Setup slack is 2.881 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ram:RAM\|addr\[12\] " "From Node    : ram:RAM\|addr\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[25\] " "To Node      : pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK (INVERTED) " "Launch Clock : CLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CPUCLK " "Latch Clock  : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.873      3.873  F        clock network delay " "    33.873      3.873  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.134      0.261     uTco  ram:RAM\|addr\[12\] " "    34.134      0.261     uTco  ram:RAM\|addr\[12\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|addr[12] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.134      0.000 RR  CELL  RAM\|addr\[12\]\|q " "    34.134      0.000 RR  CELL  RAM\|addr\[12\]\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|addr[12] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.746      1.612 RR    IC  RAM\|Equal2~11\|datab " "    35.746      1.612 RR    IC  RAM\|Equal2~11\|datab" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~11 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.201      0.455 RR  CELL  RAM\|Equal2~11\|combout " "    36.201      0.455 RR  CELL  RAM\|Equal2~11\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~11 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.959      0.758 RR    IC  RAM\|Equal2~13\|datab " "    36.959      0.758 RR    IC  RAM\|Equal2~13\|datab" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~13 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.348      0.389 RR  CELL  RAM\|Equal2~13\|combout " "    37.348      0.389 RR  CELL  RAM\|Equal2~13\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~13 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.628      0.280 RR    IC  RAM\|Equal2~28\|dataa " "    37.628      0.280 RR    IC  RAM\|Equal2~28\|dataa" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~28 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.012      0.384 RR  CELL  RAM\|Equal2~28\|combout " "    38.012      0.384 RR  CELL  RAM\|Equal2~28\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~28 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.900      0.888 RR    IC  RAM\|always1~2\|datad " "    38.900      0.888 RR    IC  RAM\|always1~2\|datad" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|always1~2 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.077      0.177 RR  CELL  RAM\|always1~2\|combout " "    39.077      0.177 RR  CELL  RAM\|always1~2\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|always1~2 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.610      0.533 RR    IC  CPU\|CC\|ccif.iwait\[0\]~0\|datab " "    39.610      0.533 RR    IC  CPU\|CC\|ccif.iwait\[0\]~0\|datab" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|memory_control:CC|ccif.iwait[0]~0 } "NODE_NAME" } } { "../source/memory_control.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/memory_control.sv" 18 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.099      0.489 RF  CELL  CPU\|CC\|ccif.iwait\[0\]~0\|combout " "    40.099      0.489 RF  CELL  CPU\|CC\|ccif.iwait\[0\]~0\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|memory_control:CC|ccif.iwait[0]~0 } "NODE_NAME" } } { "../source/memory_control.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/memory_control.sv" 18 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.625      0.526 FF    IC  CPU\|DP\|HAZARDUNIT\|pc_wen~2\|datac " "    40.625      0.526 FF    IC  CPU\|DP\|HAZARDUNIT\|pc_wen~2\|datac" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|hazard_unit:HAZARDUNIT|pc_wen~2 } "NODE_NAME" } } { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 16 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.920      0.295 FR  CELL  CPU\|DP\|HAZARDUNIT\|pc_wen~2\|combout " "    40.920      0.295 FR  CELL  CPU\|DP\|HAZARDUNIT\|pc_wen~2\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|hazard_unit:HAZARDUNIT|pc_wen~2 } "NODE_NAME" } } { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 16 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.096      2.176 RR    IC  CPU\|DP\|PC\|pccount\[25\]\|ena " "    43.096      2.176 RR    IC  CPU\|DP\|PC\|pccount\[25\]\|ena" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|program_count:PC|pccount[25] } "NODE_NAME" } } { "../source/program_count.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/program_count.sv" 22 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.891      0.795 RR  CELL  pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[25\] " "    43.891      0.795 RR  CELL  pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[25\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|program_count:PC|pccount[25] } "NODE_NAME" } } { "../source/program_count.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/program_count.sv" 22 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.742      6.742  R        clock network delay " "    46.742      6.742  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.751      0.009           clock pessimism " "    46.751      0.009           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.772      0.021     uTsu  pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[25\] " "    46.772      0.021     uTsu  pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[25\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|program_count:PC|pccount[25] } "NODE_NAME" } } { "../source/program_count.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/program_count.sv" 22 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    43.891 " "Data Arrival Time  :    43.891" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    46.772 " "Data Required Time :    46.772" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.881  " "Slack              :     2.881 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782754 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 43.093 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 43.093" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782760 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782760 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782760 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 43.093  " "Path #1: Setup slack is 43.093 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] " "From Node    : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo " "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.772      4.772  R        clock network delay " "     4.772      4.772  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.033      0.261     uTco  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] " "     5.033      0.261     uTco  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.033      0.000 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\|q " "     5.033      0.000 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.035      2.002 RR    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~0\|datab " "     7.035      2.002 RR    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~0\|datab" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~0 } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.490      0.455 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~0\|combout " "     7.490      0.455 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~0\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~0 } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.770      0.280 RR    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~1\|dataa " "     7.770      0.280 RR    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~1\|dataa" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.241      0.471 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~1\|combout " "     8.241      0.471 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~1\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.353      1.112 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~1\|datac " "     9.353      1.112 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~1\|datac" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.677      0.324 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~1\|combout " "     9.677      0.324 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~1\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.966      0.289 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~3\|dataa " "     9.966      0.289 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~3\|dataa" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.398      0.432 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~3\|combout " "    10.398      0.432 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~3\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.634      0.236 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~4\|datac " "    10.634      0.236 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~4\|datac" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.961      0.327 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~4\|combout " "    10.961      0.327 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~4\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.240      0.279 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~5\|dataa " "    11.240      0.279 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~5\|dataa" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.688      0.448 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~5\|combout " "    11.688      0.448 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~5\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.688      0.000 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo\|d " "    11.688      0.000 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo\|d" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.787      0.099 RR  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo " "    11.787      0.099 RR  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.792      4.792  F        clock network delay " "    54.792      4.792  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.859      0.067           clock pessimism " "    54.859      0.067           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.880      0.021     uTsu  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo " "    54.880      0.021     uTsu  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.787 " "Data Arrival Time  :    11.787" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    54.880 " "Data Required Time :    54.880" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    43.093  " "Slack              :    43.093 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782761 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.427 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.427" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.427  " "Path #1: Hold slack is 0.427 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ram:RAM\|lcount\[1\] " "From Node    : ram:RAM\|lcount\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram:RAM\|lcount\[1\] " "To Node      : ram:RAM\|lcount\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK (INVERTED) " "Launch Clock : CLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK (INVERTED) " "Latch Clock  : CLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.744      3.744  F        clock network delay " "    13.744      3.744  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.005      0.261     uTco  ram:RAM\|lcount\[1\] " "    14.005      0.261     uTco  ram:RAM\|lcount\[1\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|lcount[1] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.005      0.000 FF  CELL  RAM\|lcount\[1\]\|q " "    14.005      0.000 FF  CELL  RAM\|lcount\[1\]\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|lcount[1] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.005      0.000 FF    IC  RAM\|lcount~3\|datac " "    14.005      0.000 FF    IC  RAM\|lcount~3\|datac" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|lcount~3 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.407      0.402 FF  CELL  RAM\|lcount~3\|combout " "    14.407      0.402 FF  CELL  RAM\|lcount~3\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|lcount~3 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.407      0.000 FF    IC  RAM\|lcount\[1\]\|d " "    14.407      0.000 FF    IC  RAM\|lcount\[1\]\|d" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|lcount[1] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.490      0.083 FF  CELL  ram:RAM\|lcount\[1\] " "    14.490      0.083 FF  CELL  ram:RAM\|lcount\[1\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|lcount[1] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.888      3.888  F        clock network delay " "    13.888      3.888  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.851     -0.037           clock pessimism " "    13.851     -0.037           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.063      0.212      uTh  ram:RAM\|lcount\[1\] " "    14.063      0.212      uTh  ram:RAM\|lcount\[1\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|lcount[1] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.490 " "Data Arrival Time  :    14.490" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.063 " "Data Required Time :    14.063" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.427  " "Slack              :     0.427 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782775 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.444 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.444" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782783 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782783 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.444  " "Path #1: Hold slack is 0.444 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[1\] " "From Node    : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[1\] " "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.567      4.567  R        clock network delay " "     4.567      4.567  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.828      0.261     uTco  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[1\] " "     4.828      0.261     uTco  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[1\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1] } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.828      0.000 FF  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\]\|q " "     4.828      0.000 FF  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\]\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1] } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.828      0.000 FF    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt~2\|datac " "     4.828      0.000 FF    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt~2\|datac" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~2 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1128 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.230      0.402 FF  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt~2\|combout " "     5.230      0.402 FF  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt~2\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~2 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1128 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.230      0.000 FF    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\]\|d " "     5.230      0.000 FF    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\]\|d" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1] } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.313      0.083 FF  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[1\] " "     5.313      0.083 FF  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[1\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1] } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.750      4.750  R        clock network delay " "     4.750      4.750  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.657     -0.093           clock pessimism " "     4.657     -0.093           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.869      0.212      uTh  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[1\] " "     4.869      0.212      uTh  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[1\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1] } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.313 " "Data Arrival Time  :     5.313" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.869 " "Data Required Time :     4.869" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.444  " "Slack              :     0.444 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782784 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.490 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.490" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CPUCLK\}\] " "-to_clock \[get_clocks \{CPUCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782811 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782811 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.490  " "Path #1: Hold slack is 0.490 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_NPC_output\[16\] " "From Node    : pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_NPC_output\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[16\] " "To Node      : pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CPUCLK " "Launch Clock : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CPUCLK " "Latch Clock  : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.743      6.743  R        clock network delay " "     6.743      6.743  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.004      0.261     uTco  pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_NPC_output\[16\] " "     7.004      0.261     uTco  pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_NPC_output\[16\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_NPC_output[16] } "NODE_NAME" } } { "../source/id_ex_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" 99 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.004      0.000 RR  CELL  CPU\|DP\|IDEX\|temp_NPC_output\[16\]\|q " "     7.004      0.000 RR  CELL  CPU\|DP\|IDEX\|temp_NPC_output\[16\]\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_NPC_output[16] } "NODE_NAME" } } { "../source/id_ex_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" 99 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.287      0.283 RR    IC  CPU\|DP\|EXMEM\|temp_npc~17\|datad " "     7.287      0.283 RR    IC  CPU\|DP\|EXMEM\|temp_npc~17\|datad" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_npc~17 } "NODE_NAME" } } { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 53 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.457      0.170 RR  CELL  CPU\|DP\|EXMEM\|temp_npc~17\|combout " "     7.457      0.170 RR  CELL  CPU\|DP\|EXMEM\|temp_npc~17\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_npc~17 } "NODE_NAME" } } { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 53 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.457      0.000 RR    IC  CPU\|DP\|EXMEM\|temp_npc\[16\]\|d " "     7.457      0.000 RR    IC  CPU\|DP\|EXMEM\|temp_npc\[16\]\|d" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_npc[16] } "NODE_NAME" } } { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.536      0.079 RR  CELL  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[16\] " "     7.536      0.079 RR  CELL  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[16\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_npc[16] } "NODE_NAME" } } { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.027      7.027  R        clock network delay " "     7.027      7.027  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.834     -0.193           clock pessimism " "     6.834     -0.193           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.046      0.212      uTh  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[16\] " "     7.046      0.212      uTh  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[16\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_npc[16] } "NODE_NAME" } } { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.536 " "Data Arrival Time  :     7.536" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.046 " "Data Required Time :     7.046" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.490  " "Slack              :     0.490 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782812 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.331 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.331" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782816 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782816 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 47.331  " "Path #1: Recovery slack is 47.331 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "From Node    : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo " "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.751      4.751  R        clock network delay " "     4.751      4.751  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.012      0.261     uTco  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "     5.012      0.261     uTco  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.012      0.000 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|state\[8\]\|q " "     5.012      0.000 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|state\[8\]\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.726      1.714 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo\|clrn " "     6.726      1.714 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo\|clrn" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.575      0.849 RF  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo " "     7.575      0.849 RF  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.792      4.792  F        clock network delay " "    54.792      4.792  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.885      0.093           clock pessimism " "    54.885      0.093           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.906      0.021     uTsu  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo " "    54.906      0.021     uTsu  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.575 " "Data Arrival Time  :     7.575" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    54.906 " "Data Required Time :    54.906" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.331  " "Slack              :    47.331 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782817 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.363 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.363" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.363  " "Path #1: Removal slack is 1.363 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " "From Node    : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0 " "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.568      4.568  R        clock network delay " "     4.568      4.568  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.829      0.261     uTco  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " "     4.829      0.261     uTco  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.829      0.000 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg\|q " "     4.829      0.000 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.426      0.597 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0\|clrn " "     5.426      0.597 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0\|clrn" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 993 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.232      0.806 RF  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0 " "     6.232      0.806 RF  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 993 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.750      4.750  R        clock network delay " "     4.750      4.750  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.657     -0.093           clock pessimism " "     4.657     -0.093           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.869      0.212      uTh  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0 " "     4.869      0.212      uTh  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 993 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.232 " "Data Arrival Time  :     6.232" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.869 " "Data Required Time :     4.869" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.363  " "Slack              :     1.363 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782821 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.694 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.694" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK\}\] " "Targets: \[get_clocks \{CLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782824 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782824 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782824 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.694  " "Path #1: slack is 9.694 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a1~porta_address_reg0 " "Node             : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a1~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK " "Clock            : CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLK " "    10.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLK~input\|i " "    10.000      0.000 FF    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.862      0.862 FF  CELL  CLK~input\|o " "    10.862      0.862 FF  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.055      0.193 FF    IC  CLK~inputclkctrl\|inclk\[0\] " "    11.055      0.193 FF    IC  CLK~inputclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.055      0.000 FF  CELL  CLK~inputclkctrl\|outclk " "    11.055      0.000 FF  CELL  CLK~inputclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.774      1.719 FF    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\|clk0 " "    12.774      1.719 FF    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.880      1.106 FF  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a1~porta_address_reg0 " "    13.880      1.106 FF  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a1~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLK " "    20.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLK~input\|i " "    20.000      0.000 RR    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.816      0.816 RR  CELL  CLK~input\|o " "    20.816      0.816 RR  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.013      0.197 RR    IC  CLK~inputclkctrl\|inclk\[0\] " "    21.013      0.197 RR    IC  CLK~inputclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.013      0.000 RR  CELL  CLK~inputclkctrl\|outclk " "    21.013      0.000 RR  CELL  CLK~inputclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.672      1.659 RR    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\|clk0 " "    22.672      1.659 RR    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.685      1.013 RR  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a1~porta_address_reg0 " "    23.685      1.013 RR  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a1~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.809      0.124           clock pessimism " "    23.809      0.124           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.235 " "Required Width   :     0.235" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.929 " "Actual Width     :     9.929" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.694 " "Slack            :     9.694" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782825 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.685 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.685" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CPUCLK\}\] " "Targets: \[get_clocks \{CPUCLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.685  " "Path #1: slack is 19.685 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[10\] " "Node             : pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CPUCLK " "Clock            : CPUCLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK " "     0.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLK~input\|i " "     0.000      0.000 RR    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.816      0.816 RR  CELL  CLK~input\|o " "     0.816      0.816 RR  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.021      0.205 RR    IC  CLK~inputclkctrl\|inclk\[0\] " "     1.021      0.205 RR    IC  CLK~inputclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.021      0.000 RR  CELL  CLK~inputclkctrl\|outclk " "     1.021      0.000 RR  CELL  CLK~inputclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.752      1.731 RR    IC  CPUCLK\|clk " "     2.752      1.731 RR    IC  CPUCLK\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.419      0.667 RR  CELL  CPUCLK " "     3.419      0.667 RR  CELL  CPUCLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.419      0.000 RR  CELL  CPUCLK\|q " "     3.419      0.000 RR  CELL  CPUCLK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.411      0.992 RR    IC  CPUCLK~clkctrl\|inclk\[0\] " "     4.411      0.992 RR    IC  CPUCLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.411      0.000 RR  CELL  CPUCLK~clkctrl\|outclk " "     4.411      0.000 RR  CELL  CPUCLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.093      1.682 RR    IC  CPU\|DP\|EXMEM\|temp_npc\[10\]\|clk " "     6.093      1.682 RR    IC  CPU\|DP\|EXMEM\|temp_npc\[10\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.760      0.667 RR  CELL  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[10\] " "     6.760      0.667 RR  CELL  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLK " "    20.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLK~input\|i " "    20.000      0.000 RR    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.816      0.816 RR  CELL  CLK~input\|o " "    20.816      0.816 RR  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.013      0.197 RR    IC  CLK~inputclkctrl\|inclk\[0\] " "    21.013      0.197 RR    IC  CLK~inputclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.013      0.000 RR  CELL  CLK~inputclkctrl\|outclk " "    21.013      0.000 RR  CELL  CLK~inputclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.674      1.661 RR    IC  CPUCLK\|clk " "    22.674      1.661 RR    IC  CPUCLK\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.292      0.618 RR  CELL  CPUCLK " "    23.292      0.618 RR  CELL  CPUCLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.292      0.000 FF  CELL  CPUCLK\|q " "    23.292      0.000 FF  CELL  CPUCLK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.226      0.934 FF    IC  CPUCLK~clkctrl\|inclk\[0\] " "    24.226      0.934 FF    IC  CPUCLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.226      0.000 FF  CELL  CPUCLK~clkctrl\|outclk " "    24.226      0.000 FF  CELL  CPUCLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.815      1.589 FF    IC  CPU\|DP\|EXMEM\|temp_npc\[10\]\|clk " "    25.815      1.589 FF    IC  CPU\|DP\|EXMEM\|temp_npc\[10\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.385      0.570 FF  CELL  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[10\] " "    26.385      0.570 FF  CELL  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.665      0.280           clock pessimism " "    26.665      0.280           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.220 " "Required Width   :     0.220" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.905 " "Actual Width     :    19.905" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.685 " "Slack            :    19.685" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782832 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782832 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782832 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782831 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.488 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.488" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782834 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782834 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782834 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782834 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.488  " "Path #1: slack is 49.488 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a10~portb_address_reg0 " "Node             : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a10~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           altera_reserved_tck " "    50.000      0.000           altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000 FF    IC  altera_reserved_tck~input\|i " "    50.000      0.000 FF    IC  altera_reserved_tck~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.772      0.772 FF  CELL  altera_reserved_tck~input\|o " "    50.772      0.772 FF  CELL  altera_reserved_tck~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.772      0.000 FF    IC  altera_internal_jtag\|tck " "    50.772      0.000 FF    IC  altera_internal_jtag\|tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.772      0.000 FF  CELL  altera_internal_jtag\|tckutap " "    50.772      0.000 FF  CELL  altera_internal_jtag\|tckutap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.638      1.866 FF    IC  altera_internal_jtag~TCKUTAPclkctrl\|inclk\[0\] " "    52.638      1.866 FF    IC  altera_internal_jtag~TCKUTAPclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.638      0.000 FF  CELL  altera_internal_jtag~TCKUTAPclkctrl\|outclk " "    52.638      0.000 FF  CELL  altera_internal_jtag~TCKUTAPclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.348      1.710 FF    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\|clk1 " "    54.348      1.710 FF    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    55.358      1.010 FF  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a10~portb_address_reg0 " "    55.358      1.010 FF  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a10~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           altera_reserved_tck " "   100.000      0.000           altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000 RR    IC  altera_reserved_tck~input\|i " "   100.000      0.000 RR    IC  altera_reserved_tck~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.726      0.726 RR  CELL  altera_reserved_tck~input\|o " "   100.726      0.726 RR  CELL  altera_reserved_tck~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.726      0.000 RR    IC  altera_internal_jtag\|tck " "   100.726      0.000 RR    IC  altera_internal_jtag\|tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.726      0.000 RR  CELL  altera_internal_jtag\|tckutap " "   100.726      0.000 RR  CELL  altera_internal_jtag\|tckutap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.312      1.586 RR    IC  altera_internal_jtag~TCKUTAPclkctrl\|inclk\[0\] " "   102.312      1.586 RR    IC  altera_internal_jtag~TCKUTAPclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.312      0.000 RR  CELL  altera_internal_jtag~TCKUTAPclkctrl\|outclk " "   102.312      0.000 RR  CELL  altera_internal_jtag~TCKUTAPclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   103.964      1.652 RR    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\|clk1 " "   103.964      1.652 RR    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.902      0.938 RR  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a10~portb_address_reg0 " "   104.902      0.938 RR  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a10~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   105.081      0.179           clock pessimism " "   105.081      0.179           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.235 " "Required Width   :     0.235" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.723 " "Actual Width     :    49.723" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.488 " "Slack            :    49.488" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124782835 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1394124782837 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1394124782884 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1394124784581 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124785127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124785127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124785127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Fall) CLK (Rise) setup and hold " "From CLK (Fall) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124785127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CLK (Rise) setup and hold " "From CPUCLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124785127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Fall) CLK (Rise) setup and hold " "From CPUCLK (Fall) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124785127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Fall) CLK (Fall) setup and hold " "From CLK (Fall) to CLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124785127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CLK (Fall) setup and hold " "From CPUCLK (Rise) to CLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124785127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CPUCLK (Rise) setup and hold " "From CLK (Rise) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124785127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Fall) CPUCLK (Rise) setup and hold " "From CLK (Fall) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124785127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CPUCLK (Rise) setup and hold " "From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124785127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Fall) CPUCLK (Rise) setup and hold " "From CPUCLK (Fall) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124785127 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CPUCLK (Fall) setup and hold " "From CPUCLK (Rise) to CPUCLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124785127 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1394124785127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.616 " "Worst-case setup slack is 0.616" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124785312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124785312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.616         0.000 CLK  " "    0.616         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124785312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.143         0.000 CPUCLK  " "    3.143         0.000 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124785312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.556         0.000 altera_reserved_tck  " "   43.556         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124785312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394124785312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.380 " "Worst-case hold slack is 0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124785385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124785385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380         0.000 CLK  " "    0.380         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124785385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393         0.000 altera_reserved_tck  " "    0.393         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124785385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459         0.000 CPUCLK  " "    0.459         0.000 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124785385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394124785385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.633 " "Worst-case recovery slack is 47.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124785412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124785412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.633         0.000 altera_reserved_tck  " "   47.633         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124785412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394124785412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.254 " "Worst-case removal slack is 1.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124785452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124785452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.254         0.000 altera_reserved_tck  " "    1.254         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124785452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394124785452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.704 " "Worst-case minimum pulse width slack is 9.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124785490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124785490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.704         0.000 CLK  " "    9.704         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124785490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.650         0.000 CPUCLK  " "   19.650         0.000 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124785490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.339         0.000 altera_reserved_tck  " "   49.339         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124785490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394124785490 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.616 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.616" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786551 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786551 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.616  " "Path #1: Setup slack is 0.616 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_dmemREN " "From Node    : pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_dmemREN" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram:RAM\|addr\[21\] " "To Node      : ram:RAM\|addr\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CPUCLK " "Launch Clock : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK (INVERTED) " "Latch Clock  : CLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.412      6.412  R        clock network delay " "     6.412      6.412  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.652      0.240     uTco  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_dmemREN " "     6.652      0.240     uTco  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_dmemREN" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_dmemREN } "NODE_NAME" } } { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.652      0.000 RR  CELL  CPU\|DP\|EXMEM\|temp_dmemREN\|q " "     6.652      0.000 RR  CELL  CPU\|DP\|EXMEM\|temp_dmemREN\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_dmemREN } "NODE_NAME" } } { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.690      1.038 RR    IC  ramaddr~16\|dataa " "     7.690      1.038 RR    IC  ramaddr~16\|dataa" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ramaddr~16 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.098      0.408 RR  CELL  ramaddr~16\|combout " "     8.098      0.408 RR  CELL  ramaddr~16\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ramaddr~16 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.324      0.226 RR    IC  ramaddr~17\|datad " "     8.324      0.226 RR    IC  ramaddr~17\|datad" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ramaddr~17 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.491      0.167 RR  CELL  ramaddr~17\|combout " "     8.491      0.167 RR  CELL  ramaddr~17\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ramaddr~17 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.738      0.247 RR    IC  RAM\|Equal2~10\|datac " "     8.738      0.247 RR    IC  RAM\|Equal2~10\|datac" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~10 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.043      0.305 RR  CELL  RAM\|Equal2~10\|combout " "     9.043      0.305 RR  CELL  RAM\|Equal2~10\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~10 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.111      1.068 RR    IC  RAM\|Equal2~13\|datad " "    10.111      1.068 RR    IC  RAM\|Equal2~13\|datad" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~13 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.278      0.167 RR  CELL  RAM\|Equal2~13\|combout " "    10.278      0.167 RR  CELL  RAM\|Equal2~13\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~13 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.548      0.270 RR    IC  RAM\|Equal2~28\|dataa " "    10.548      0.270 RR    IC  RAM\|Equal2~28\|dataa" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~28 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.899      0.351 RR  CELL  RAM\|Equal2~28\|combout " "    10.899      0.351 RR  CELL  RAM\|Equal2~28\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~28 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.208      0.309 RR    IC  RAM\|always0~3\|datad " "    11.208      0.309 RR    IC  RAM\|always0~3\|datad" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|always0~3 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.351      0.143 RF  CELL  RAM\|always0~3\|combout " "    11.351      0.143 RF  CELL  RAM\|always0~3\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|always0~3 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.073      0.722 FF    IC  RAM\|addr\[21\]\|ena " "    12.073      0.722 FF    IC  RAM\|addr\[21\]\|ena" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|addr[21] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.777      0.704 FF  CELL  ram:RAM\|addr\[21\] " "    12.777      0.704 FF  CELL  ram:RAM\|addr\[21\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|addr[21] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.363      3.363  F        clock network delay " "    13.363      3.363  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.371      0.008           clock pessimism " "    13.371      0.008           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.393      0.022     uTsu  ram:RAM\|addr\[21\] " "    13.393      0.022     uTsu  ram:RAM\|addr\[21\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|addr[21] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.777 " "Data Arrival Time  :    12.777" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.393 " "Data Required Time :    13.393" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.616  " "Slack              :     0.616 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786553 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.143 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CPUCLK\}\] " "-to_clock \[get_clocks \{CPUCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786591 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786591 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.143  " "Path #1: Setup slack is 3.143 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ram:RAM\|addr\[12\] " "From Node    : ram:RAM\|addr\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[25\] " "To Node      : pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK (INVERTED) " "Launch Clock : CLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CPUCLK " "Latch Clock  : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.488      3.488  F        clock network delay " "    33.488      3.488  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.728      0.240     uTco  ram:RAM\|addr\[12\] " "    33.728      0.240     uTco  ram:RAM\|addr\[12\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|addr[12] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.728      0.000 RR  CELL  RAM\|addr\[12\]\|q " "    33.728      0.000 RR  CELL  RAM\|addr\[12\]\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|addr[12] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.293      1.565 RR    IC  RAM\|Equal2~11\|datab " "    35.293      1.565 RR    IC  RAM\|Equal2~11\|datab" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~11 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.716      0.423 RR  CELL  RAM\|Equal2~11\|combout " "    35.716      0.423 RR  CELL  RAM\|Equal2~11\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~11 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.464      0.748 RR    IC  RAM\|Equal2~13\|datab " "    36.464      0.748 RR    IC  RAM\|Equal2~13\|datab" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~13 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.821      0.357 RR  CELL  RAM\|Equal2~13\|combout " "    36.821      0.357 RR  CELL  RAM\|Equal2~13\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~13 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.091      0.270 RR    IC  RAM\|Equal2~28\|dataa " "    37.091      0.270 RR    IC  RAM\|Equal2~28\|dataa" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~28 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.442      0.351 RR  CELL  RAM\|Equal2~28\|combout " "    37.442      0.351 RR  CELL  RAM\|Equal2~28\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~28 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.303      0.861 RR    IC  RAM\|always1~2\|datad " "    38.303      0.861 RR    IC  RAM\|always1~2\|datad" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|always1~2 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.470      0.167 RR  CELL  RAM\|always1~2\|combout " "    38.470      0.167 RR  CELL  RAM\|always1~2\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|always1~2 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.990      0.520 RR    IC  CPU\|CC\|ccif.iwait\[0\]~0\|datab " "    38.990      0.520 RR    IC  CPU\|CC\|ccif.iwait\[0\]~0\|datab" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|memory_control:CC|ccif.iwait[0]~0 } "NODE_NAME" } } { "../source/memory_control.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/memory_control.sv" 18 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.443      0.453 RF  CELL  CPU\|CC\|ccif.iwait\[0\]~0\|combout " "    39.443      0.453 RF  CELL  CPU\|CC\|ccif.iwait\[0\]~0\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|memory_control:CC|ccif.iwait[0]~0 } "NODE_NAME" } } { "../source/memory_control.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/memory_control.sv" 18 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.908      0.465 FF    IC  CPU\|DP\|HAZARDUNIT\|pc_wen~2\|datac " "    39.908      0.465 FF    IC  CPU\|DP\|HAZARDUNIT\|pc_wen~2\|datac" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|hazard_unit:HAZARDUNIT|pc_wen~2 } "NODE_NAME" } } { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 16 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.178      0.270 FR  CELL  CPU\|DP\|HAZARDUNIT\|pc_wen~2\|combout " "    40.178      0.270 FR  CELL  CPU\|DP\|HAZARDUNIT\|pc_wen~2\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|hazard_unit:HAZARDUNIT|pc_wen~2 } "NODE_NAME" } } { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 16 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.290      2.112 RR    IC  CPU\|DP\|PC\|pccount\[25\]\|ena " "    42.290      2.112 RR    IC  CPU\|DP\|PC\|pccount\[25\]\|ena" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|program_count:PC|pccount[25] } "NODE_NAME" } } { "../source/program_count.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/program_count.sv" 22 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.031      0.741 RR  CELL  pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[25\] " "    43.031      0.741 RR  CELL  pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[25\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|program_count:PC|pccount[25] } "NODE_NAME" } } { "../source/program_count.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/program_count.sv" 22 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.144      6.144  R        clock network delay " "    46.144      6.144  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.152      0.008           clock pessimism " "    46.152      0.008           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.174      0.022     uTsu  pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[25\] " "    46.174      0.022     uTsu  pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[25\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|program_count:PC|pccount[25] } "NODE_NAME" } } { "../source/program_count.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/program_count.sv" 22 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    43.031 " "Data Arrival Time  :    43.031" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    46.174 " "Data Required Time :    46.174" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.143  " "Slack              :     3.143 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786592 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 43.556 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 43.556" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786598 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786598 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 43.556  " "Path #1: Setup slack is 43.556 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] " "From Node    : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo " "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.307      4.307  R        clock network delay " "     4.307      4.307  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.547      0.240     uTco  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] " "     4.547      0.240     uTco  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.547      0.000 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\|q " "     4.547      0.000 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.502      1.955 RR    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~0\|datab " "     6.502      1.955 RR    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~0\|datab" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~0 } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.925      0.423 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~0\|combout " "     6.925      0.423 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~0\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~0 } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.195      0.270 RR    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~1\|dataa " "     7.195      0.270 RR    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~1\|dataa" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.630      0.435 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~1\|combout " "     7.630      0.435 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~1\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.727      1.097 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~1\|datac " "     8.727      1.097 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~1\|datac" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.028      0.301 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~1\|combout " "     9.028      0.301 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~1\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.309      0.281 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~3\|dataa " "     9.309      0.281 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~3\|dataa" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.703      0.394 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~3\|combout " "     9.703      0.394 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~3\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.928      0.225 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~4\|datac " "     9.928      0.225 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~4\|datac" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.233      0.305 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~4\|combout " "    10.233      0.305 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~4\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.503      0.270 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~5\|dataa " "    10.503      0.270 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~5\|dataa" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.911      0.408 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~5\|combout " "    10.911      0.408 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~5\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.911      0.000 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo\|d " "    10.911      0.000 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo\|d" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.001      0.090 RR  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo " "    11.001      0.090 RR  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.475      4.475  F        clock network delay " "    54.475      4.475  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.535      0.060           clock pessimism " "    54.535      0.060           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.557      0.022     uTsu  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo " "    54.557      0.022     uTsu  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.001 " "Data Arrival Time  :    11.001" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    54.557 " "Data Required Time :    54.557" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    43.556  " "Slack              :    43.556 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786599 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.380 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.380" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786608 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786608 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.380  " "Path #1: Hold slack is 0.380 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ram:RAM\|lcount\[1\] " "From Node    : ram:RAM\|lcount\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram:RAM\|lcount\[1\] " "To Node      : ram:RAM\|lcount\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK (INVERTED) " "Launch Clock : CLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK (INVERTED) " "Latch Clock  : CLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.376      3.376  F        clock network delay " "    13.376      3.376  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.616      0.240     uTco  ram:RAM\|lcount\[1\] " "    13.616      0.240     uTco  ram:RAM\|lcount\[1\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|lcount[1] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.616      0.000 FF  CELL  RAM\|lcount\[1\]\|q " "    13.616      0.000 FF  CELL  RAM\|lcount\[1\]\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|lcount[1] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.616      0.000 FF    IC  RAM\|lcount~3\|datac " "    13.616      0.000 FF    IC  RAM\|lcount~3\|datac" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|lcount~3 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.973      0.357 FF  CELL  RAM\|lcount~3\|combout " "    13.973      0.357 FF  CELL  RAM\|lcount~3\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|lcount~3 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.973      0.000 FF    IC  RAM\|lcount\[1\]\|d " "    13.973      0.000 FF    IC  RAM\|lcount\[1\]\|d" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|lcount[1] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.045      0.072 FF  CELL  ram:RAM\|lcount\[1\] " "    14.045      0.072 FF  CELL  ram:RAM\|lcount\[1\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|lcount[1] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.501      3.501  F        clock network delay " "    13.501      3.501  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.470     -0.031           clock pessimism " "    13.470     -0.031           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.665      0.195      uTh  ram:RAM\|lcount\[1\] " "    13.665      0.195      uTh  ram:RAM\|lcount\[1\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|lcount[1] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.045 " "Data Arrival Time  :    14.045" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.665 " "Data Required Time :    13.665" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.380  " "Slack              :     0.380 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786609 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.393 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.393" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786618 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786618 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.393  " "Path #1: Hold slack is 0.393 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[1\] " "From Node    : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[1\] " "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.125      4.125  R        clock network delay " "     4.125      4.125  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.365      0.240     uTco  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[1\] " "     4.365      0.240     uTco  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[1\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1] } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.365      0.000 FF  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\]\|q " "     4.365      0.000 FF  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\]\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1] } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.365      0.000 FF    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt~2\|datac " "     4.365      0.000 FF    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt~2\|datac" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~2 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1128 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.722      0.357 FF  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt~2\|combout " "     4.722      0.357 FF  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt~2\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~2 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1128 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.722      0.000 FF    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\]\|d " "     4.722      0.000 FF    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\]\|d" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1] } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.794      0.072 FF  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[1\] " "     4.794      0.072 FF  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[1\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1] } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.288      4.288  R        clock network delay " "     4.288      4.288  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.206     -0.082           clock pessimism " "     4.206     -0.082           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.401      0.195      uTh  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[1\] " "     4.401      0.195      uTh  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[1\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1] } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.794 " "Data Arrival Time  :     4.794" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.401 " "Data Required Time :     4.401" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.393  " "Slack              :     0.393 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786619 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.459 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.459" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CPUCLK\}\] " "-to_clock \[get_clocks \{CPUCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786652 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786652 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.459  " "Path #1: Hold slack is 0.459 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_NPC_output\[16\] " "From Node    : pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_NPC_output\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[16\] " "To Node      : pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CPUCLK " "Launch Clock : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CPUCLK " "Latch Clock  : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.143      6.143  R        clock network delay " "     6.143      6.143  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.383      0.240     uTco  pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_NPC_output\[16\] " "     6.383      0.240     uTco  pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_NPC_output\[16\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_NPC_output[16] } "NODE_NAME" } } { "../source/id_ex_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" 99 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.383      0.000 RR  CELL  CPU\|DP\|IDEX\|temp_NPC_output\[16\]\|q " "     6.383      0.000 RR  CELL  CPU\|DP\|IDEX\|temp_NPC_output\[16\]\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_NPC_output[16] } "NODE_NAME" } } { "../source/id_ex_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" 99 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.648      0.265 RR    IC  CPU\|DP\|EXMEM\|temp_npc~17\|datad " "     6.648      0.265 RR    IC  CPU\|DP\|EXMEM\|temp_npc~17\|datad" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_npc~17 } "NODE_NAME" } } { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 53 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.809      0.161 RR  CELL  CPU\|DP\|EXMEM\|temp_npc~17\|combout " "     6.809      0.161 RR  CELL  CPU\|DP\|EXMEM\|temp_npc~17\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_npc~17 } "NODE_NAME" } } { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 53 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.809      0.000 RR    IC  CPU\|DP\|EXMEM\|temp_npc\[16\]\|d " "     6.809      0.000 RR    IC  CPU\|DP\|EXMEM\|temp_npc\[16\]\|d" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_npc[16] } "NODE_NAME" } } { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.879      0.070 RR  CELL  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[16\] " "     6.879      0.070 RR  CELL  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[16\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_npc[16] } "NODE_NAME" } } { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.397      6.397  R        clock network delay " "     6.397      6.397  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.225     -0.172           clock pessimism " "     6.225     -0.172           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.420      0.195      uTh  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[16\] " "     6.420      0.195      uTh  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[16\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_npc[16] } "NODE_NAME" } } { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.879 " "Data Arrival Time  :     6.879" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.420 " "Data Required Time :     6.420" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.459  " "Slack              :     0.459 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786653 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.633 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.633" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786659 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786659 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 47.633  " "Path #1: Recovery slack is 47.633 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "From Node    : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo " "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.288      4.288  R        clock network delay " "     4.288      4.288  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.528      0.240     uTco  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "     4.528      0.240     uTco  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.528      0.000 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|state\[8\]\|q " "     4.528      0.000 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|state\[8\]\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.179      1.651 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo\|clrn " "     6.179      1.651 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo\|clrn" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.946      0.767 RF  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo " "     6.946      0.767 RF  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.475      4.475  F        clock network delay " "    54.475      4.475  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.557      0.082           clock pessimism " "    54.557      0.082           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.579      0.022     uTsu  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo " "    54.579      0.022     uTsu  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.946 " "Data Arrival Time  :     6.946" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    54.579 " "Data Required Time :    54.579" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.633  " "Slack              :    47.633 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786660 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786659 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.254 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.254" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.254  " "Path #1: Removal slack is 1.254 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " "From Node    : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0 " "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.125      4.125  R        clock network delay " "     4.125      4.125  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.365      0.240     uTco  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " "     4.365      0.240     uTco  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.365      0.000 FF  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg\|q " "     4.365      0.000 FF  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.918      0.553 FF    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0\|clrn " "     4.918      0.553 FF    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0\|clrn" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 993 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.655      0.737 FR  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0 " "     5.655      0.737 FR  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 993 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.288      4.288  R        clock network delay " "     4.288      4.288  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.206     -0.082           clock pessimism " "     4.206     -0.082           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.401      0.195      uTh  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0 " "     4.401      0.195      uTh  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 993 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.655 " "Data Arrival Time  :     5.655" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.401 " "Data Required Time :     4.401" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.254  " "Slack              :     1.254 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786664 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.704 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.704" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK\}\] " "Targets: \[get_clocks \{CLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.704  " "Path #1: slack is 9.704 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a11~porta_address_reg0 " "Node             : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a11~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK " "Clock            : CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLK " "    10.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLK~input\|i " "    10.000      0.000 FF    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.823      0.823 FF  CELL  CLK~input\|o " "    10.823      0.823 FF  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.998      0.175 FF    IC  CLK~inputclkctrl\|inclk\[0\] " "    10.998      0.175 FF    IC  CLK~inputclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.998      0.000 FF  CELL  CLK~inputclkctrl\|outclk " "    10.998      0.000 FF  CELL  CLK~inputclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.520      1.522 FF    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\|clk0 " "    12.520      1.522 FF    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.533      1.013 FF  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a11~porta_address_reg0 " "    13.533      1.013 FF  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a11~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLK " "    20.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLK~input\|i " "    20.000      0.000 RR    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.798      0.798 RR  CELL  CLK~input\|o " "    20.798      0.798 RR  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.969      0.171 RR    IC  CLK~inputclkctrl\|inclk\[0\] " "    20.969      0.171 RR    IC  CLK~inputclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.969      0.000 RR  CELL  CLK~inputclkctrl\|outclk " "    20.969      0.000 RR  CELL  CLK~inputclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.441      1.472 RR    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\|clk0 " "    22.441      1.472 RR    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.359      0.918 RR  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a11~porta_address_reg0 " "    23.359      0.918 RR  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a11~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.467      0.108           clock pessimism " "    23.467      0.108           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.934 " "Actual Width     :     9.934" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.704 " "Slack            :     9.704" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786667 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.650 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.650" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CPUCLK\}\] " "Targets: \[get_clocks \{CPUCLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786672 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786672 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.650  " "Path #1: slack is 19.650 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_branchSelect " "Node             : pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_branchSelect" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CPUCLK " "Clock            : CPUCLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK " "     0.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLK~input\|i " "     0.000      0.000 RR    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.798      0.798 RR  CELL  CLK~input\|o " "     0.798      0.798 RR  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.976      0.178 RR    IC  CLK~inputclkctrl\|inclk\[0\] " "     0.976      0.178 RR    IC  CLK~inputclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.976      0.000 RR  CELL  CLK~inputclkctrl\|outclk " "     0.976      0.000 RR  CELL  CLK~inputclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.501      1.525 RR    IC  CPUCLK\|clk " "     2.501      1.525 RR    IC  CPUCLK\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.113      0.612 RR  CELL  CPUCLK " "     3.113      0.612 RR  CELL  CPUCLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.113      0.000 RR  CELL  CPUCLK\|q " "     3.113      0.000 RR  CELL  CPUCLK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.058      0.945 RR    IC  CPUCLK~clkctrl\|inclk\[0\] " "     4.058      0.945 RR    IC  CPUCLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.058      0.000 RR  CELL  CPUCLK~clkctrl\|outclk " "     4.058      0.000 RR  CELL  CPUCLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.552      1.494 RR    IC  CPU\|DP\|EXMEM\|temp_branchSelect\|clk " "     5.552      1.494 RR    IC  CPU\|DP\|EXMEM\|temp_branchSelect\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.164      0.612 RR  CELL  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_branchSelect " "     6.164      0.612 RR  CELL  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_branchSelect" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLK " "    20.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLK~input\|i " "    20.000      0.000 RR    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.798      0.798 RR  CELL  CLK~input\|o " "    20.798      0.798 RR  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.969      0.171 RR    IC  CLK~inputclkctrl\|inclk\[0\] " "    20.969      0.171 RR    IC  CLK~inputclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.969      0.000 RR  CELL  CLK~inputclkctrl\|outclk " "    20.969      0.000 RR  CELL  CLK~inputclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.433      1.464 RR    IC  CPUCLK\|clk " "    22.433      1.464 RR    IC  CPUCLK\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.001      0.568 RR  CELL  CPUCLK " "    23.001      0.568 RR  CELL  CPUCLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.001      0.000 FF  CELL  CPUCLK\|q " "    23.001      0.000 FF  CELL  CPUCLK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.850      0.849 FF    IC  CPUCLK~clkctrl\|inclk\[0\] " "    23.850      0.849 FF    IC  CPUCLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.850      0.000 FF  CELL  CPUCLK~clkctrl\|outclk " "    23.850      0.000 FF  CELL  CPUCLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.265      1.415 FF    IC  CPU\|DP\|EXMEM\|temp_branchSelect\|clk " "    25.265      1.415 FF    IC  CPU\|DP\|EXMEM\|temp_branchSelect\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.782      0.517 FF  CELL  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_branchSelect " "    25.782      0.517 FF  CELL  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_branchSelect" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.030      0.248           clock pessimism " "    26.030      0.248           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.866 " "Actual Width     :    19.866" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.650 " "Slack            :    19.650" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786673 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.339 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.339" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.339  " "Path #1: slack is 49.339 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a40~portb_address_reg0 " "Node             : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a40~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           altera_reserved_tck " "    50.000      0.000           altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000 FF    IC  altera_reserved_tck~input\|i " "    50.000      0.000 FF    IC  altera_reserved_tck~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.733      0.733 FF  CELL  altera_reserved_tck~input\|o " "    50.733      0.733 FF  CELL  altera_reserved_tck~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.733      0.000 FF    IC  altera_internal_jtag\|tck " "    50.733      0.000 FF    IC  altera_internal_jtag\|tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.733      0.000 FF  CELL  altera_internal_jtag\|tckutap " "    50.733      0.000 FF  CELL  altera_internal_jtag\|tckutap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.578      1.845 FF    IC  altera_internal_jtag~TCKUTAPclkctrl\|inclk\[0\] " "    52.578      1.845 FF    IC  altera_internal_jtag~TCKUTAPclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.578      0.000 FF  CELL  altera_internal_jtag~TCKUTAPclkctrl\|outclk " "    52.578      0.000 FF  CELL  altera_internal_jtag~TCKUTAPclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.078      1.500 FF    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\|clk1 " "    54.078      1.500 FF    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    55.002      0.924 FF  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a40~portb_address_reg0 " "    55.002      0.924 FF  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a40~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           altera_reserved_tck " "   100.000      0.000           altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000 RR    IC  altera_reserved_tck~input\|i " "   100.000      0.000 RR    IC  altera_reserved_tck~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.708      0.708 RR  CELL  altera_reserved_tck~input\|o " "   100.708      0.708 RR  CELL  altera_reserved_tck~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.708      0.000 RR    IC  altera_internal_jtag\|tck " "   100.708      0.000 RR    IC  altera_internal_jtag\|tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.708      0.000 RR  CELL  altera_internal_jtag\|tckutap " "   100.708      0.000 RR  CELL  altera_internal_jtag\|tckutap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.115      1.407 RR    IC  altera_internal_jtag~TCKUTAPclkctrl\|inclk\[0\] " "   102.115      1.407 RR    IC  altera_internal_jtag~TCKUTAPclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.115      0.000 RR  CELL  altera_internal_jtag~TCKUTAPclkctrl\|outclk " "   102.115      0.000 RR  CELL  altera_internal_jtag~TCKUTAPclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   103.565      1.450 RR    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\|clk1 " "   103.565      1.450 RR    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.416      0.851 RR  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a40~portb_address_reg0 " "   104.416      0.851 RR  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a40~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.571      0.155           clock pessimism " "   104.571      0.155           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.569 " "Actual Width     :    49.569" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.339 " "Slack            :    49.339" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124786676 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1394124786678 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124787261 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124787261 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124787261 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Fall) CLK (Rise) setup and hold " "From CLK (Fall) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124787261 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CLK (Rise) setup and hold " "From CPUCLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124787261 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Fall) CLK (Rise) setup and hold " "From CPUCLK (Fall) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124787261 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Fall) CLK (Fall) setup and hold " "From CLK (Fall) to CLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124787261 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CLK (Fall) setup and hold " "From CPUCLK (Rise) to CLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124787261 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CPUCLK (Rise) setup and hold " "From CLK (Rise) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124787261 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Fall) CPUCLK (Rise) setup and hold " "From CLK (Fall) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124787261 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CPUCLK (Rise) setup and hold " "From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124787261 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Fall) CPUCLK (Rise) setup and hold " "From CPUCLK (Fall) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124787261 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CPUCLK (Fall) setup and hold " "From CPUCLK (Rise) to CPUCLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1394124787261 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1394124787261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.344 " "Worst-case setup slack is 5.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124787352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124787352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.344         0.000 CLK  " "    5.344         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124787352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.508         0.000 CPUCLK  " "    6.508         0.000 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124787352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.060         0.000 altera_reserved_tck  " "   47.060         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124787352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394124787352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124787435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124787435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170         0.000 CLK  " "    0.170         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124787435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 altera_reserved_tck  " "    0.181         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124787435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 CPUCLK  " "    0.187         0.000 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124787435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394124787435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.963 " "Worst-case recovery slack is 48.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124787473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124787473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.963         0.000 altera_reserved_tck  " "   48.963         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124787473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394124787473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.570 " "Worst-case removal slack is 0.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124787522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124787522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.570         0.000 altera_reserved_tck  " "    0.570         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124787522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394124787522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.368 " "Worst-case minimum pulse width slack is 9.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124787592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124787592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.368         0.000 CLK  " "    9.368         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124787592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.732         0.000 CPUCLK  " "   19.732         0.000 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124787592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.454         0.000 altera_reserved_tck  " "   49.454         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394124787592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394124787592 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.344 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.344" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788687 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788687 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.344  " "Path #1: Setup slack is 5.344 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ram:RAM\|addr\[12\] " "From Node    : ram:RAM\|addr\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a26~porta_we_reg " "To Node      : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a26~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK (INVERTED) " "Launch Clock : CLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.260      2.260  F        clock network delay " "    12.260      2.260  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.365      0.105     uTco  ram:RAM\|addr\[12\] " "    12.365      0.105     uTco  ram:RAM\|addr\[12\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|addr[12] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.365      0.000 FF  CELL  RAM\|addr\[12\]\|q " "    12.365      0.000 FF  CELL  RAM\|addr\[12\]\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|addr[12] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.119      0.754 FF    IC  RAM\|Equal2~11\|datab " "    13.119      0.754 FF    IC  RAM\|Equal2~11\|datab" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~11 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.296      0.177 FF  CELL  RAM\|Equal2~11\|combout " "    13.296      0.177 FF  CELL  RAM\|Equal2~11\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~11 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.617      0.321 FF    IC  RAM\|Equal2~13\|datab " "    13.617      0.321 FF    IC  RAM\|Equal2~13\|datab" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~13 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.791      0.174 FF  CELL  RAM\|Equal2~13\|combout " "    13.791      0.174 FF  CELL  RAM\|Equal2~13\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~13 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.927      0.136 FF    IC  RAM\|Equal2~28\|dataa " "    13.927      0.136 FF    IC  RAM\|Equal2~28\|dataa" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~28 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.100      0.173 FF  CELL  RAM\|Equal2~28\|combout " "    14.100      0.173 FF  CELL  RAM\|Equal2~28\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~28 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.499      0.399 FF    IC  RAM\|always1~2\|datad " "    14.499      0.399 FF    IC  RAM\|always1~2\|datad" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|always1~2 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.562      0.063 FF  CELL  RAM\|always1~2\|combout " "    14.562      0.063 FF  CELL  RAM\|always1~2\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|always1~2 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.760      0.198 FF    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|eq_node\[0\]~1\|dataa " "    14.760      0.198 FF    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|eq_node\[0\]~1\|dataa" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode4|eq_node[0]~1 } "NODE_NAME" } } { "db/decode_jsa.tdf" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system/db/decode_jsa.tdf" 29 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.933      0.173 FF  CELL  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|eq_node\[0\]~1\|combout " "    14.933      0.173 FF  CELL  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|decode4\|eq_node\[0\]~1\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode4|eq_node[0]~1 } "NODE_NAME" } } { "db/decode_jsa.tdf" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system/db/decode_jsa.tdf" 29 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.216      1.283 FF    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\|portawe " "    16.216      1.283 FF    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\|portawe" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a26 } "NODE_NAME" } } { "db/altsyncram_fta2.tdf" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system/db/altsyncram_fta2.tdf" 991 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.439      0.223 FF  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a26~porta_we_reg " "    16.439      0.223 FF  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a26~porta_we_reg" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a26~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fta2.tdf" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system/db/altsyncram_fta2.tdf" 991 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.750      1.750  R        clock network delay " "    21.750      1.750  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.754      0.004           clock pessimism " "    21.754      0.004           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.783      0.029     uTsu  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a26~porta_we_reg " "    21.783      0.029     uTsu  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a26~porta_we_reg" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ram_block3a26~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fta2.tdf" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system/db/altsyncram_fta2.tdf" 991 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.439 " "Data Arrival Time  :    16.439" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.783 " "Data Required Time :    21.783" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.344  " "Slack              :     5.344 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788688 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.508 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.508" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CPUCLK\}\] " "-to_clock \[get_clocks \{CPUCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788723 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788723 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.508  " "Path #1: Setup slack is 6.508 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ram:RAM\|addr\[12\] " "From Node    : ram:RAM\|addr\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[20\] " "To Node      : pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK (INVERTED) " "Launch Clock : CLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CPUCLK " "Latch Clock  : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.260      2.260  F        clock network delay " "    32.260      2.260  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.365      0.105     uTco  ram:RAM\|addr\[12\] " "    32.365      0.105     uTco  ram:RAM\|addr\[12\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|addr[12] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.365      0.000 FF  CELL  RAM\|addr\[12\]\|q " "    32.365      0.000 FF  CELL  RAM\|addr\[12\]\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|addr[12] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.119      0.754 FF    IC  RAM\|Equal2~11\|datab " "    33.119      0.754 FF    IC  RAM\|Equal2~11\|datab" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~11 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.296      0.177 FF  CELL  RAM\|Equal2~11\|combout " "    33.296      0.177 FF  CELL  RAM\|Equal2~11\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~11 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.617      0.321 FF    IC  RAM\|Equal2~13\|datab " "    33.617      0.321 FF    IC  RAM\|Equal2~13\|datab" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~13 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.791      0.174 FF  CELL  RAM\|Equal2~13\|combout " "    33.791      0.174 FF  CELL  RAM\|Equal2~13\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~13 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.927      0.136 FF    IC  RAM\|Equal2~28\|dataa " "    33.927      0.136 FF    IC  RAM\|Equal2~28\|dataa" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~28 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.100      0.173 FF  CELL  RAM\|Equal2~28\|combout " "    34.100      0.173 FF  CELL  RAM\|Equal2~28\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|Equal2~28 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 97 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.499      0.399 FF    IC  RAM\|always1~2\|datad " "    34.499      0.399 FF    IC  RAM\|always1~2\|datad" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|always1~2 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.562      0.063 FF  CELL  RAM\|always1~2\|combout " "    34.562      0.063 FF  CELL  RAM\|always1~2\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|always1~2 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.332      0.770 FF    IC  RAM\|ramif.ramload\[20\]~20\|datac " "    35.332      0.770 FF    IC  RAM\|ramif.ramload\[20\]~20\|datac" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|ramif.ramload[20]~20 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.452      0.120 FR  CELL  RAM\|ramif.ramload\[20\]~20\|combout " "    35.452      0.120 FR  CELL  RAM\|ramif.ramload\[20\]~20\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|ramif.ramload[20]~20 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.449      0.997 RR    IC  CPU\|DP\|IFID\|temp_imemload_output~4\|datab " "    36.449      0.997 RR    IC  CPU\|DP\|IFID\|temp_imemload_output~4\|datab" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|if_id_latch:IFID|temp_imemload_output~4 } "NODE_NAME" } } { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 18 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.645      0.196 RR  CELL  CPU\|DP\|IFID\|temp_imemload_output~4\|combout " "    36.645      0.196 RR  CELL  CPU\|DP\|IFID\|temp_imemload_output~4\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|if_id_latch:IFID|temp_imemload_output~4 } "NODE_NAME" } } { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 18 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.645      0.000 RR    IC  CPU\|DP\|IFID\|temp_imemload_output\[20\]\|d " "    36.645      0.000 RR    IC  CPU\|DP\|IFID\|temp_imemload_output\[20\]\|d" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|if_id_latch:IFID|temp_imemload_output[20] } "NODE_NAME" } } { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 28 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.682      0.037 RR  CELL  pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[20\] " "    36.682      0.037 RR  CELL  pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[20\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|if_id_latch:IFID|temp_imemload_output[20] } "NODE_NAME" } } { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 28 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.179      3.179  R        clock network delay " "    43.179      3.179  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.183      0.004           clock pessimism " "    43.183      0.004           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.190      0.007     uTsu  pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[20\] " "    43.190      0.007     uTsu  pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[20\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|if_id_latch:IFID|temp_imemload_output[20] } "NODE_NAME" } } { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 28 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    36.682 " "Data Arrival Time  :    36.682" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    43.190 " "Data Required Time :    43.190" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.508  " "Slack              :     6.508 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788724 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 47.060 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 47.060" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788731 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788731 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 47.060  " "Path #1: Setup slack is 47.060 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] " "From Node    : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo " "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.285      2.285  R        clock network delay " "     2.285      2.285  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.390      0.105     uTco  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] " "     2.390      0.105     uTco  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.390      0.000 FF  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\|q " "     2.390      0.000 FF  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.349      0.959 FF    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~0\|datab " "     3.349      0.959 FF    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~0\|datab" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~0 } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.542      0.193 FF  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~0\|combout " "     3.542      0.193 FF  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~0\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~0 } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.678      0.136 FF    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~1\|dataa " "     3.678      0.136 FF    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~1\|dataa" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.882      0.204 FF  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~1\|combout " "     3.882      0.204 FF  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo~1\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.369      0.487 FF    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~1\|datac " "     4.369      0.487 FF    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~1\|datac" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.502      0.133 FF  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~1\|combout " "     4.502      0.133 FF  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~1\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.647      0.145 FF    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~3\|dataa " "     4.647      0.145 FF    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~3\|dataa" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.840      0.193 FF  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~3\|combout " "     4.840      0.193 FF  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~3\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.953      0.113 FF    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~4\|datac " "     4.953      0.113 FF    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~4\|datac" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.086      0.133 FF  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~4\|combout " "     5.086      0.133 FF  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~4\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.221      0.135 FF    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~5\|dataa " "     5.221      0.135 FF    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~5\|dataa" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.425      0.204 FF  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~5\|combout " "     5.425      0.204 FF  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo~5\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.425      0.000 FF    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo\|d " "     5.425      0.000 FF    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo\|d" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.475      0.050 FF  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo " "     5.475      0.050 FF  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.498      2.498  F        clock network delay " "    52.498      2.498  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.528      0.030           clock pessimism " "    52.528      0.030           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.535      0.007     uTsu  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo " "    52.535      0.007     uTsu  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.475 " "Data Arrival Time  :     5.475" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.535 " "Data Required Time :    52.535" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.060  " "Slack              :    47.060 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788732 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.170 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.170" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788743 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788743 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.170  " "Path #1: Hold slack is 0.170 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ram:RAM\|lcount\[1\] " "From Node    : ram:RAM\|lcount\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram:RAM\|lcount\[1\] " "To Node      : ram:RAM\|lcount\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK (INVERTED) " "Launch Clock : CLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK (INVERTED) " "Latch Clock  : CLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.196      2.196  F        clock network delay " "    12.196      2.196  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.301      0.105     uTco  ram:RAM\|lcount\[1\] " "    12.301      0.105     uTco  ram:RAM\|lcount\[1\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|lcount[1] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.301      0.000 RR  CELL  RAM\|lcount\[1\]\|q " "    12.301      0.000 RR  CELL  RAM\|lcount\[1\]\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|lcount[1] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.301      0.000 RR    IC  RAM\|lcount~3\|datac " "    12.301      0.000 RR    IC  RAM\|lcount~3\|datac" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|lcount~3 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.472      0.171 RR  CELL  RAM\|lcount~3\|combout " "    12.472      0.171 RR  CELL  RAM\|lcount~3\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|lcount~3 } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.472      0.000 RR    IC  RAM\|lcount\[1\]\|d " "    12.472      0.000 RR    IC  RAM\|lcount\[1\]\|d" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|lcount[1] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.503      0.031 RR  CELL  ram:RAM\|lcount\[1\] " "    12.503      0.031 RR  CELL  ram:RAM\|lcount\[1\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|lcount[1] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.268      2.268  F        clock network delay " "    12.268      2.268  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.249     -0.019           clock pessimism " "    12.249     -0.019           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.333      0.084      uTh  ram:RAM\|lcount\[1\] " "    12.333      0.084      uTh  ram:RAM\|lcount\[1\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram:RAM|lcount[1] } "NODE_NAME" } } { "../source/ram.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv" 79 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.503 " "Data Arrival Time  :    12.503" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.333 " "Data Required Time :    12.333" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.170  " "Slack              :     0.170 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788744 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.181 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.181" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.181  " "Path #1: Hold slack is 0.181 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\] " "From Node    : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\] " "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.185      2.185  R        clock network delay " "     2.185      2.185  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.290      0.105     uTco  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\] " "     2.290      0.105     uTco  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1] } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.290      0.000 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|state\[1\]\|q " "     2.290      0.000 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|state\[1\]\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1] } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.290      0.000 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|state~1\|datac " "     2.290      0.000 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|state~1\|datac" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.461      0.171 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|state~1\|combout " "     2.461      0.171 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|state~1\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.461      0.000 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|state\[1\]\|d " "     2.461      0.000 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|state\[1\]\|d" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1] } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.492      0.031 RR  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\] " "     2.492      0.031 RR  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1] } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.276      2.276  R        clock network delay " "     2.276      2.276  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.227     -0.049           clock pessimism " "     2.227     -0.049           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.311      0.084      uTh  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\] " "     2.311      0.084      uTh  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1] } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.492 " "Data Arrival Time  :     2.492" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.311 " "Data Required Time :     2.311" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.181  " "Slack              :     0.181 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788753 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.187 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.187" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CPUCLK\}\] " "-to_clock \[get_clocks \{CPUCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.187  " "Path #1: Hold slack is 0.187 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_NPC_output\[0\] " "From Node    : pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_NPC_output\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[0\] " "To Node      : pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CPUCLK " "Launch Clock : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CPUCLK " "Latch Clock  : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.191      3.191  R        clock network delay " "     3.191      3.191  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.296      0.105     uTco  pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_NPC_output\[0\] " "     3.296      0.105     uTco  pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_NPC_output\[0\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_NPC_output[0] } "NODE_NAME" } } { "../source/id_ex_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" 99 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.296      0.000 RR  CELL  CPU\|DP\|IDEX\|temp_NPC_output\[0\]\|q " "     3.296      0.000 RR  CELL  CPU\|DP\|IDEX\|temp_NPC_output\[0\]\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|id_ex_latch:IDEX|temp_NPC_output[0] } "NODE_NAME" } } { "../source/id_ex_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" 99 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.408      0.112 RR    IC  CPU\|DP\|EXMEM\|temp_npc~1\|datad " "     3.408      0.112 RR    IC  CPU\|DP\|EXMEM\|temp_npc~1\|datad" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_npc~1 } "NODE_NAME" } } { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 53 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.473      0.065 RR  CELL  CPU\|DP\|EXMEM\|temp_npc~1\|combout " "     3.473      0.065 RR  CELL  CPU\|DP\|EXMEM\|temp_npc~1\|combout" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_npc~1 } "NODE_NAME" } } { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 53 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.473      0.000 RR    IC  CPU\|DP\|EXMEM\|temp_npc\[0\]\|d " "     3.473      0.000 RR    IC  CPU\|DP\|EXMEM\|temp_npc\[0\]\|d" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_npc[0] } "NODE_NAME" } } { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.504      0.031 RR  CELL  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[0\] " "     3.504      0.031 RR  CELL  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[0\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_npc[0] } "NODE_NAME" } } { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.326      3.326  R        clock network delay " "     3.326      3.326  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.233     -0.093           clock pessimism " "     3.233     -0.093           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.317      0.084      uTh  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[0\] " "     3.317      0.084      uTh  pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_npc\[0\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pipeline:CPU|datapath:DP|ex_mem_latch:EXMEM|temp_npc[0] } "NODE_NAME" } } { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.504 " "Data Arrival Time  :     3.504" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.317 " "Data Required Time :     3.317" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.187  " "Slack              :     0.187 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788778 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.963 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.963" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 48.963  " "Path #1: Recovery slack is 48.963 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "From Node    : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo " "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.276      2.276  R        clock network delay " "     2.276      2.276  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.381      0.105     uTco  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "     2.381      0.105     uTco  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.381      0.000 FF  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|state\[8\]\|q " "     2.381      0.000 FF  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_jsm\|state\[8\]\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.196      0.815 FF    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo\|clrn " "     3.196      0.815 FF    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|tdo\|clrn" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.587      0.391 FR  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo " "     3.587      0.391 FR  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.498      2.498  F        clock network delay " "    52.498      2.498  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.543      0.045           clock pessimism " "    52.543      0.045           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.550      0.007     uTsu  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo " "    52.550      0.007     uTsu  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.587 " "Data Arrival Time  :     3.587" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.550 " "Data Required Time :    52.550" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.963  " "Slack              :    48.963 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788782 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.570 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.570" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788785 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788785 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.570  " "Path #1: Removal slack is 0.570 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " "From Node    : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0 " "To Node      : sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.185      2.185  R        clock network delay " "     2.185      2.185  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.290      0.105     uTco  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " "     2.290      0.105     uTco  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.290      0.000 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg\|q " "     2.290      0.000 RR  CELL  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg\|q" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.513      0.223 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0\|clrn " "     2.513      0.223 RR    IC  auto_hub\|\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0\|clrn" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 993 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.879      0.366 RF  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0 " "     2.879      0.366 RF  CELL  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 993 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.274      2.274  R        clock network delay " "     2.274      2.274  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.225     -0.049           clock pessimism " "     2.225     -0.049           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.309      0.084      uTh  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0 " "     2.309      0.084      uTh  sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|node_ena\[1\]~reg0" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 } "NODE_NAME" } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 993 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.879 " "Data Arrival Time  :     2.879" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.309 " "Data Required Time :     2.309" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.570  " "Slack              :     0.570 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788786 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.368 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.368" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK\}\] " "Targets: \[get_clocks \{CLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788788 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788788 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.368  " "Path #1: slack is 9.368 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram:RAM\|addr\[14\] " "Node             : ram:RAM\|addr\[14\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK (INVERTED) " "Clock            : CLK (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLK " "    10.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLK~input\|i " "    10.000      0.000 FF    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.748      0.748 FF  CELL  CLK~input\|o " "    10.748      0.748 FF  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.833      0.085 FF    IC  CLK~inputclkctrl\|inclk\[0\] " "    10.833      0.085 FF    IC  CLK~inputclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.833      0.000 FF  CELL  CLK~inputclkctrl\|outclk " "    10.833      0.000 FF  CELL  CLK~inputclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.985      1.152 FF    IC  RAM\|addr\[14\]\|clk " "    11.985      1.152 FF    IC  RAM\|addr\[14\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.294      0.309 FR  CELL  ram:RAM\|addr\[14\] " "    12.294      0.309 FR  CELL  ram:RAM\|addr\[14\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLK " "    20.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLK~input\|i " "    20.000      0.000 RR    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.368      0.368 RR  CELL  CLK~input\|o " "    20.368      0.368 RR  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.463      0.095 RR    IC  CLK~inputclkctrl\|inclk\[0\] " "    20.463      0.095 RR    IC  CLK~inputclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.463      0.000 RR  CELL  CLK~inputclkctrl\|outclk " "    20.463      0.000 RR  CELL  CLK~inputclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.526      1.063 RR    IC  RAM\|addr\[14\]\|clk " "    21.526      1.063 RR    IC  RAM\|addr\[14\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.805      0.279 RF  CELL  ram:RAM\|addr\[14\] " "    21.805      0.279 RF  CELL  ram:RAM\|addr\[14\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.878      0.073           clock pessimism " "    21.878      0.073           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.584 " "Actual Width     :     9.584" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.368 " "Slack            :     9.368" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788789 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.732 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.732" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CPUCLK\}\] " "Targets: \[get_clocks \{CPUCLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.732  " "Path #1: slack is 19.732 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : pipeline:CPU\|datapath:DP\|register_file:REGISTER\|storeregister\[14\]\[12\] " "Node             : pipeline:CPU\|datapath:DP\|register_file:REGISTER\|storeregister\[14\]\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CPUCLK (INVERTED) " "Clock            : CPUCLK (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLK " "    20.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLK~input\|i " "    20.000      0.000 RR    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.368      0.368 RR  CELL  CLK~input\|o " "    20.368      0.368 RR  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.467      0.099 RR    IC  CLK~inputclkctrl\|inclk\[0\] " "    20.467      0.099 RR    IC  CLK~inputclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.467      0.000 RR  CELL  CLK~inputclkctrl\|outclk " "    20.467      0.000 RR  CELL  CLK~inputclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.363      0.896 RR    IC  CPUCLK\|clk " "    21.363      0.896 RR    IC  CPUCLK\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.658      0.295 RR  CELL  CPUCLK " "    21.658      0.295 RR  CELL  CPUCLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.658      0.000 FF  CELL  CPUCLK\|q " "    21.658      0.000 FF  CELL  CPUCLK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.085      0.427 FF    IC  CPUCLK~clkctrl\|inclk\[0\] " "    22.085      0.427 FF    IC  CPUCLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.085      0.000 FF  CELL  CPUCLK~clkctrl\|outclk " "    22.085      0.000 FF  CELL  CPUCLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.965      0.880 FF    IC  CPU\|DP\|REGISTER\|storeregister\[14\]\[12\]\|clk " "    22.965      0.880 FF    IC  CPU\|DP\|REGISTER\|storeregister\[14\]\[12\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.274      0.309 FR  CELL  pipeline:CPU\|datapath:DP\|register_file:REGISTER\|storeregister\[14\]\[12\] " "    23.274      0.309 FR  CELL  pipeline:CPU\|datapath:DP\|register_file:REGISTER\|storeregister\[14\]\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           CLK " "    40.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR    IC  CLK~input\|i " "    40.000      0.000 RR    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.368      0.368 RR  CELL  CLK~input\|o " "    40.368      0.368 RR  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.463      0.095 RR    IC  CLK~inputclkctrl\|inclk\[0\] " "    40.463      0.095 RR    IC  CLK~inputclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.463      0.000 RR  CELL  CLK~inputclkctrl\|outclk " "    40.463      0.000 RR  CELL  CLK~inputclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.323      0.860 RR    IC  CPUCLK\|clk " "    41.323      0.860 RR    IC  CPUCLK\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.596      0.273 RR  CELL  CPUCLK " "    41.596      0.273 RR  CELL  CPUCLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.596      0.000 RR  CELL  CPUCLK\|q " "    41.596      0.000 RR  CELL  CPUCLK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.974      0.378 RR    IC  CPUCLK~clkctrl\|inclk\[0\] " "    41.974      0.378 RR    IC  CPUCLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.974      0.000 RR  CELL  CPUCLK~clkctrl\|outclk " "    41.974      0.000 RR  CELL  CPUCLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.806      0.832 RR    IC  CPU\|DP\|REGISTER\|storeregister\[14\]\[12\]\|clk " "    42.806      0.832 RR    IC  CPU\|DP\|REGISTER\|storeregister\[14\]\[12\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    43.085      0.279 RF  CELL  pipeline:CPU\|datapath:DP\|register_file:REGISTER\|storeregister\[14\]\[12\] " "    43.085      0.279 RF  CELL  pipeline:CPU\|datapath:DP\|register_file:REGISTER\|storeregister\[14\]\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    43.222      0.137           clock pessimism " "    43.222      0.137           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.948 " "Actual Width     :    19.948" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.732 " "Slack            :    19.732" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788795 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.454 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.454" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788798 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788798 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788798 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788798 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.454  " "Path #1: slack is 49.454 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a10~portb_address_reg0 " "Node             : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a10~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           altera_reserved_tck " "    50.000      0.000           altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000 FF    IC  altera_reserved_tck~input\|i " "    50.000      0.000 FF    IC  altera_reserved_tck~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.658      0.658 FF  CELL  altera_reserved_tck~input\|o " "    50.658      0.658 FF  CELL  altera_reserved_tck~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.658      0.000 FF    IC  altera_internal_jtag\|tck " "    50.658      0.000 FF    IC  altera_internal_jtag\|tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.658      0.000 FF  CELL  altera_internal_jtag\|tckutap " "    50.658      0.000 FF  CELL  altera_internal_jtag\|tckutap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.385      0.727 FF    IC  altera_internal_jtag~TCKUTAPclkctrl\|inclk\[0\] " "    51.385      0.727 FF    IC  altera_internal_jtag~TCKUTAPclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.385      0.000 FF  CELL  altera_internal_jtag~TCKUTAPclkctrl\|outclk " "    51.385      0.000 FF  CELL  altera_internal_jtag~TCKUTAPclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.296      0.911 FF    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\|clk1 " "    52.296      0.911 FF    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.744      0.448 FF  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a10~portb_address_reg0 " "    52.744      0.448 FF  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a10~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           altera_reserved_tck " "   100.000      0.000           altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000 RR    IC  altera_reserved_tck~input\|i " "   100.000      0.000 RR    IC  altera_reserved_tck~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.278      0.278 RR  CELL  altera_reserved_tck~input\|o " "   100.278      0.278 RR  CELL  altera_reserved_tck~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.278      0.000 RR    IC  altera_internal_jtag\|tck " "   100.278      0.000 RR    IC  altera_internal_jtag\|tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.278      0.000 RR  CELL  altera_internal_jtag\|tckutap " "   100.278      0.000 RR  CELL  altera_internal_jtag\|tckutap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.066      0.788 RR    IC  altera_internal_jtag~TCKUTAPclkctrl\|inclk\[0\] " "   101.066      0.788 RR    IC  altera_internal_jtag~TCKUTAPclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.066      0.000 RR  CELL  altera_internal_jtag~TCKUTAPclkctrl\|outclk " "   101.066      0.000 RR  CELL  altera_internal_jtag~TCKUTAPclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.923      0.857 RR    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\|clk1 " "   101.923      0.857 RR    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.339      0.416 RR  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a10~portb_address_reg0 " "   102.339      0.416 RR  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a10~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.428      0.089           clock pessimism " "   102.428      0.089           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.684 " "Actual Width     :    49.684" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.454 " "Slack            :    49.454" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1394124788799 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1394124789846 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1394124789894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 45 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "504 " "Peak virtual memory: 504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394124790511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  6 11:53:10 2014 " "Processing ended: Thu Mar  6 11:53:10 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394124790511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394124790511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394124790511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1394124790511 ""}
