$date
	Tue Sep 20 00:21:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fulladder $end
$var wire 1 ! a $end
$upscope $end
$scope module fulladder $end
$var wire 1 " b $end
$upscope $end
$scope module fulladder $end
$var wire 1 # cin $end
$upscope $end
$scope module fulladder $end
$var reg 1 $ p $end
$upscope $end
$scope module fulladder $end
$var reg 1 % g $end
$upscope $end
$scope module fulladder $end
$var reg 1 & s $end
$upscope $end
$scope module fulladder $end
$var reg 1 ' cout $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#1000
1&
1#
#2000
1$
1"
0#
#3000
1'
0&
1#
#4000
0'
1&
1!
0"
0#
#5000
1'
0&
1#
#6000
1%
0$
1"
0#
#7000
1&
1#
#8001
