{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562352323663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562352323665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul  5 15:45:23 2019 " "Processing started: Fri Jul  5 15:45:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562352323665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562352323665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tx_serial -c tx_serial " "Command: quartus_map --read_settings_files=on --write_settings_files=off tx_serial -c tx_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562352323666 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1562352323904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_baudrate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_baudrate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_baudrate-ifsc " "Found design unit 1: gera_baudrate-ifsc" {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562352324416 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_baudrate " "Found entity 1: gera_baudrate" {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562352324416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562352324416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entrada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada-ifsc " "Found design unit 1: entrada-ifsc" {  } { { "entrada.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/entrada.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562352324417 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada " "Found entity 1: entrada" {  } { { "entrada.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/entrada.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562352324417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562352324417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_paralelo_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_paralelo_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_paralelo_serial-ifsc " "Found design unit 1: conv_paralelo_serial-ifsc" {  } { { "conv_paralelo_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/conv_paralelo_serial.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562352324418 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_paralelo_serial " "Found entity 1: conv_paralelo_serial" {  } { { "conv_paralelo_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/conv_paralelo_serial.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562352324418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562352324418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial-ifsc " "Found design unit 1: tx_serial-ifsc" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562352324419 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial " "Found entity 1: tx_serial" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562352324419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562352324419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_paridade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_paridade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador_paridade-gerador_paridade_v1 " "Found design unit 1: gerador_paridade-gerador_paridade_v1" {  } { { "gerador_paridade.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562352324420 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador_paridade " "Found entity 1: gerador_paridade" {  } { { "gerador_paridade.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562352324420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562352324420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register-v1 " "Found design unit 1: shift_register-v1" {  } { { "shift_register.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/shift_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562352324421 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/shift_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562352324421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562352324421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tx_serial " "Elaborating entity \"tx_serial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1562352324481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada entrada:ent " "Elaborating entity \"entrada\" for hierarchy \"entrada:ent\"" {  } { { "tx_serial.vhd" "ent" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562352324485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_paralelo_serial conv_paralelo_serial:conv " "Elaborating entity \"conv_paralelo_serial\" for hierarchy \"conv_paralelo_serial:conv\"" {  } { { "tx_serial.vhd" "conv" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562352324491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador_paridade conv_paralelo_serial:conv\|gerador_paridade:paridade " "Elaborating entity \"gerador_paridade\" for hierarchy \"conv_paralelo_serial:conv\|gerador_paridade:paridade\"" {  } { { "conv_paralelo_serial.vhd" "paridade" { Text "/home/aluno/Projeto_Final_DLP1/conv_paralelo_serial.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562352324492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register conv_paralelo_serial:conv\|shift_register:shift " "Elaborating entity \"shift_register\" for hierarchy \"conv_paralelo_serial:conv\|shift_register:shift\"" {  } { { "conv_paralelo_serial.vhd" "shift" { Text "/home/aluno/Projeto_Final_DLP1/conv_paralelo_serial.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562352324493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_baudrate gera_baudrate:gdb " "Elaborating entity \"gera_baudrate\" for hierarchy \"gera_baudrate:gdb\"" {  } { { "tx_serial.vhd" "gdb" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562352324494 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "gera_baudrate:gdb\|Mux0 " "Found clock multiplexer gera_baudrate:gdb\|Mux0" {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 104 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1562352324685 "|tx_serial|gera_baudrate:gdb|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1562352324685 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "shift_register.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/shift_register.vhd" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1562352325094 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1562352325094 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1_tx\[0\] VCC " "Pin \"ssd1_tx\[0\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd1_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1_tx\[1\] GND " "Pin \"ssd1_tx\[1\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd1_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1_tx\[2\] GND " "Pin \"ssd1_tx\[2\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd1_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1_tx\[3\] GND " "Pin \"ssd1_tx\[3\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd1_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1_tx\[4\] GND " "Pin \"ssd1_tx\[4\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd1_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1_tx\[5\] VCC " "Pin \"ssd1_tx\[5\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd1_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1_tx\[6\] GND " "Pin \"ssd1_tx\[6\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd1_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2_tx\[0\] VCC " "Pin \"ssd2_tx\[0\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd2_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2_tx\[1\] VCC " "Pin \"ssd2_tx\[1\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd2_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2_tx\[2\] VCC " "Pin \"ssd2_tx\[2\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd2_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2_tx\[3\] GND " "Pin \"ssd2_tx\[3\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd2_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2_tx\[4\] GND " "Pin \"ssd2_tx\[4\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd2_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2_tx\[5\] GND " "Pin \"ssd2_tx\[5\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd2_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2_tx\[6\] VCC " "Pin \"ssd2_tx\[6\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd2_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3_tx\[0\] GND " "Pin \"ssd3_tx\[0\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd3_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3_tx\[1\] GND " "Pin \"ssd3_tx\[1\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd3_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3_tx\[2\] VCC " "Pin \"ssd3_tx\[2\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd3_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3_tx\[3\] VCC " "Pin \"ssd3_tx\[3\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd3_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3_tx\[4\] GND " "Pin \"ssd3_tx\[4\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd3_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3_tx\[5\] GND " "Pin \"ssd3_tx\[5\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd3_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3_tx\[6\] GND " "Pin \"ssd3_tx\[6\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd3_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4_tx\[0\] VCC " "Pin \"ssd4_tx\[0\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd4_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4_tx\[1\] GND " "Pin \"ssd4_tx\[1\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd4_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4_tx\[2\] GND " "Pin \"ssd4_tx\[2\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd4_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4_tx\[3\] VCC " "Pin \"ssd4_tx\[3\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd4_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4_tx\[4\] VCC " "Pin \"ssd4_tx\[4\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd4_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4_tx\[5\] VCC " "Pin \"ssd4_tx\[5\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd4_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4_tx\[6\] VCC " "Pin \"ssd4_tx\[6\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd4_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd5_tx\[0\] GND " "Pin \"ssd5_tx\[0\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd5_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd5_tx\[1\] GND " "Pin \"ssd5_tx\[1\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd5_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd5_tx\[2\] VCC " "Pin \"ssd5_tx\[2\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd5_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd5_tx\[3\] GND " "Pin \"ssd5_tx\[3\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd5_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd5_tx\[4\] GND " "Pin \"ssd5_tx\[4\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd5_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd5_tx\[5\] VCC " "Pin \"ssd5_tx\[5\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd5_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd5_tx\[6\] GND " "Pin \"ssd5_tx\[6\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd5_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd6_tx\[0\] GND " "Pin \"ssd6_tx\[0\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd6_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd6_tx\[1\] GND " "Pin \"ssd6_tx\[1\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd6_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd6_tx\[2\] GND " "Pin \"ssd6_tx\[2\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd6_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd6_tx\[3\] GND " "Pin \"ssd6_tx\[3\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd6_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd6_tx\[4\] VCC " "Pin \"ssd6_tx\[4\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd6_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd6_tx\[5\] VCC " "Pin \"ssd6_tx\[5\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd6_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd6_tx\[6\] GND " "Pin \"ssd6_tx\[6\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd6_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd7_tx\[0\] VCC " "Pin \"ssd7_tx\[0\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd7_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd7_tx\[1\] GND " "Pin \"ssd7_tx\[1\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd7_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd7_tx\[2\] GND " "Pin \"ssd7_tx\[2\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd7_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd7_tx\[3\] VCC " "Pin \"ssd7_tx\[3\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd7_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd7_tx\[4\] VCC " "Pin \"ssd7_tx\[4\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd7_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd7_tx\[5\] GND " "Pin \"ssd7_tx\[5\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd7_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd7_tx\[6\] GND " "Pin \"ssd7_tx\[6\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd7_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd8_tx\[0\] GND " "Pin \"ssd8_tx\[0\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd8_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd8_tx\[1\] VCC " "Pin \"ssd8_tx\[1\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd8_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd8_tx\[2\] GND " "Pin \"ssd8_tx\[2\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd8_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd8_tx\[3\] GND " "Pin \"ssd8_tx\[3\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd8_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd8_tx\[4\] VCC " "Pin \"ssd8_tx\[4\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd8_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd8_tx\[5\] GND " "Pin \"ssd8_tx\[5\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd8_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd8_tx\[6\] GND " "Pin \"ssd8_tx\[6\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562352325134 "|tx_serial|ssd8_tx[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1562352325134 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1562352325267 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1562352325531 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562352325531 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "237 " "Implemented 237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1562352325589 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1562352325589 ""} { "Info" "ICUT_CUT_TM_LCELLS" "166 " "Implemented 166 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1562352325589 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1562352325589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "396 " "Peak virtual memory: 396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562352325598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul  5 15:45:25 2019 " "Processing ended: Fri Jul  5 15:45:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562352325598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562352325598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562352325598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562352325598 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562352327168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562352327169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul  5 15:45:26 2019 " "Processing started: Fri Jul  5 15:45:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562352327169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1562352327169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tx_serial -c tx_serial " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tx_serial -c tx_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1562352327169 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1562352327205 ""}
{ "Info" "0" "" "Project  = tx_serial" {  } {  } 0 0 "Project  = tx_serial" 0 0 "Fitter" 0 0 1562352327206 ""}
{ "Info" "0" "" "Revision = tx_serial" {  } {  } 0 0 "Revision = tx_serial" 0 0 "Fitter" 0 0 1562352327207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1562352327276 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tx_serial EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"tx_serial\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1562352327343 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562352327445 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562352327446 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1562352327701 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1562352328199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1562352328199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1562352328199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1562352328199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1562352328199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1562352328199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1562352328199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1562352328199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1562352328199 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1562352328199 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Projeto_Final_DLP1/" { { 0 { 0 ""} 0 565 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562352328206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Projeto_Final_DLP1/" { { 0 { 0 ""} 0 567 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562352328206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Projeto_Final_DLP1/" { { 0 { 0 ""} 0 569 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562352328206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Projeto_Final_DLP1/" { { 0 { 0 ""} 0 571 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562352328206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Projeto_Final_DLP1/" { { 0 { 0 ""} 0 573 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562352328206 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1562352328206 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1562352328209 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tx_serial.sdc " "Synopsys Design Constraints File file not found: 'tx_serial.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1562352330254 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1562352330255 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gdb\|Mux0~0  from: datac  to: combout " "Cell: gdb\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1562352330258 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gdb\|Mux0~1  from: datac  to: combout " "Cell: gdb\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1562352330258 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1562352330258 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1562352330259 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1562352330259 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1562352330260 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_tx~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_tx~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1562352330282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gera_baudrate:gdb\|clk_025 " "Destination node gera_baudrate:gdb\|clk_025" {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 27 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gera_baudrate:gdb|clk_025 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Projeto_Final_DLP1/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1562352330282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gera_baudrate:gdb\|clk_05 " "Destination node gera_baudrate:gdb\|clk_05" {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 26 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gera_baudrate:gdb|clk_05 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Projeto_Final_DLP1/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1562352330282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gera_baudrate:gdb\|clk_1 " "Destination node gera_baudrate:gdb\|clk_1" {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 25 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gera_baudrate:gdb|clk_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Projeto_Final_DLP1/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1562352330282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gera_baudrate:gdb\|clk_9600 " "Destination node gera_baudrate:gdb\|clk_9600" {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 24 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gera_baudrate:gdb|clk_9600 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Projeto_Final_DLP1/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1562352330282 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1562352330282 ""}  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 11 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_tx~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Projeto_Final_DLP1/" { { 0 { 0 ""} 0 557 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562352330282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gera_baudrate:gdb\|Mux0  " "Automatically promoted node gera_baudrate:gdb\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1562352330282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudrate_tx~output " "Destination node baudrate_tx~output" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 27 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { baudrate_tx~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Projeto_Final_DLP1/" { { 0 { 0 ""} 0 547 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1562352330282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_pisca_baud_tx~output " "Destination node led_pisca_baud_tx~output" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 32 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { led_pisca_baud_tx~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Projeto_Final_DLP1/" { { 0 { 0 ""} 0 552 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1562352330282 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1562352330282 ""}  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 104 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { gera_baudrate:gdb|Mux0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aluno/Projeto_Final_DLP1/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562352330282 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1562352330640 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562352330641 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562352330641 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562352330642 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562352330643 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1562352330644 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1562352330644 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1562352330645 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1562352330988 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1562352330989 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1562352330989 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562352331042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1562352333458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562352333741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1562352333755 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1562352336507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562352336507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1562352336968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X34_Y49 X45_Y60 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X34_Y49 to location X45_Y60" {  } { { "loc" "" { Generic "/home/aluno/Projeto_Final_DLP1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X34_Y49 to location X45_Y60"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X34_Y49 to location X45_Y60"} 34 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1562352339264 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1562352339264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562352341012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1562352341014 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1562352341014 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.46 " "Total time spent on timing analysis during the Fitter is 0.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1562352341035 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562352341099 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562352341583 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562352341669 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562352342127 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562352342843 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Projeto_Final_DLP1/output_files/tx_serial.fit.smsg " "Generated suppressed messages file /home/aluno/Projeto_Final_DLP1/output_files/tx_serial.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1562352344123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "764 " "Peak virtual memory: 764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562352344380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul  5 15:45:44 2019 " "Processing ended: Fri Jul  5 15:45:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562352344380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562352344380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562352344380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1562352344380 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1562352345815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562352345817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul  5 15:45:45 2019 " "Processing started: Fri Jul  5 15:45:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562352345817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1562352345817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tx_serial -c tx_serial " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tx_serial -c tx_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1562352345818 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1562352349551 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1562352349668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562352350935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul  5 15:45:50 2019 " "Processing ended: Fri Jul  5 15:45:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562352350935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562352350935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562352350935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1562352350935 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1562352351041 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1562352352286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562352352287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul  5 15:45:51 2019 " "Processing started: Fri Jul  5 15:45:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562352352287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562352352287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tx_serial -c tx_serial " "Command: quartus_sta tx_serial -c tx_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562352352288 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1562352352327 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1562352352456 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1562352352571 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1562352352571 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tx_serial.sdc " "Synopsys Design Constraints File file not found: 'tx_serial.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1562352352912 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1562352352912 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_tx clk_tx " "create_clock -period 1.000 -name clk_tx clk_tx" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1562352352914 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sel_baudrate_tx\[0\] sel_baudrate_tx\[0\] " "create_clock -period 1.000 -name sel_baudrate_tx\[0\] sel_baudrate_tx\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1562352352914 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1562352352914 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gdb\|Mux0~0  from: datac  to: combout " "Cell: gdb\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1562352353306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gdb\|Mux0~1  from: dataa  to: combout " "Cell: gdb\|Mux0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1562352353306 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1562352353306 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1562352353307 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1562352353308 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1562352353309 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1562352353316 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1562352353341 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1562352353341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.235 " "Worst-case setup slack is -3.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352353341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352353341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.235      -251.986 clk_tx  " "   -3.235      -251.986 clk_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352353341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.858       -24.139 sel_baudrate_tx\[0\]  " "   -1.858       -24.139 sel_baudrate_tx\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352353341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562352353341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.197 " "Worst-case hold slack is -0.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352353344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352353344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.197        -0.533 clk_tx  " "   -0.197        -0.533 clk_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352353344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 sel_baudrate_tx\[0\]  " "    0.403         0.000 sel_baudrate_tx\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352353344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562352353344 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562352353345 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562352353346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352353346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352353346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -128.930 clk_tx  " "   -3.000      -128.930 clk_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352353346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -41.554 sel_baudrate_tx\[0\]  " "   -3.000       -41.554 sel_baudrate_tx\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352353346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562352353346 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1562352353413 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1562352353440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1562352354052 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gdb\|Mux0~0  from: datac  to: combout " "Cell: gdb\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gdb\|Mux0~1  from: dataa  to: combout " "Cell: gdb\|Mux0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354116 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1562352354116 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354117 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1562352354126 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1562352354126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.856 " "Worst-case setup slack is -2.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.856      -221.752 clk_tx  " "   -2.856      -221.752 clk_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.628       -19.693 sel_baudrate_tx\[0\]  " "   -1.628       -19.693 sel_baudrate_tx\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562352354130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.083 " "Worst-case hold slack is -0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083        -0.155 clk_tx  " "   -0.083        -0.155 clk_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 sel_baudrate_tx\[0\]  " "    0.354         0.000 sel_baudrate_tx\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562352354135 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562352354139 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562352354143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -128.930 clk_tx  " "   -3.000      -128.930 clk_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -38.204 sel_baudrate_tx\[0\]  " "   -3.000       -38.204 sel_baudrate_tx\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562352354146 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1562352354228 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gdb\|Mux0~0  from: datac  to: combout " "Cell: gdb\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354404 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gdb\|Mux0~1  from: dataa  to: combout " "Cell: gdb\|Mux0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354404 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1562352354404 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354405 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1562352354407 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1562352354407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.051 " "Worst-case setup slack is -1.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.051       -71.577 clk_tx  " "   -1.051       -71.577 clk_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.361        -1.865 sel_baudrate_tx\[0\]  " "   -0.361        -1.865 sel_baudrate_tx\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562352354410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.299 " "Worst-case hold slack is -0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.299        -1.024 clk_tx  " "   -0.299        -1.024 clk_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 sel_baudrate_tx\[0\]  " "    0.182         0.000 sel_baudrate_tx\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562352354415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562352354418 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562352354422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -107.040 clk_tx  " "   -3.000      -107.040 clk_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -44.625 sel_baudrate_tx\[0\]  " "   -3.000       -44.625 sel_baudrate_tx\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562352354425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562352354425 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1562352354896 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1562352354896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "429 " "Peak virtual memory: 429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562352354964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul  5 15:45:54 2019 " "Processing ended: Fri Jul  5 15:45:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562352354964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562352354964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562352354964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562352354964 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562352356928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562352356930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul  5 15:45:56 2019 " "Processing started: Fri Jul  5 15:45:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562352356930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562352356930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tx_serial -c tx_serial " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tx_serial -c tx_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562352356931 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tx_serial.vo /home/aluno/Projeto_Final_DLP1/simulation/modelsim/ simulation " "Generated file tx_serial.vo in folder \"/home/aluno/Projeto_Final_DLP1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562352357419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562352357464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul  5 15:45:57 2019 " "Processing ended: Fri Jul  5 15:45:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562352357464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562352357464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562352357464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562352357464 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Quartus II Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562352357563 ""}
