$date
	Sun Oct 23 00:58:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1045591
b111 !
1"
#1045594
b111 &
b111 %
1$
#1045595
0"
#1045598
b10110 &
b10110 %
#1045602
b1011 &
b1011 %
#1045606
b100010 &
b100010 %
#1045610
b10001 &
b10001 %
#1045614
b110100 &
b110100 %
#1045618
b11010 &
b11010 %
#1045622
b1101 &
b1101 %
#1045626
b101000 &
b101000 %
#1045630
b10100 &
b10100 %
#1045634
b1010 &
b1010 %
#1045638
b101 &
b101 %
#1045642
b10000 &
b10000 %
#1045646
b1000 &
b1000 %
#1045650
b100 &
b100 %
#1045654
b10 &
b10 %
#1045658
b1 &
b1 %
1#
#1045662
b0 &
0#
b0 %
0$
#2044138
b11010 &
b11010 %
1$
b11010 !
1"
#2044139
0"
#2044142
b1101 &
b1101 %
#2044146
b101000 &
b101000 %
#2044150
b10100 &
b10100 %
#2044154
b1010 &
b1010 %
#2044158
b101 &
b101 %
#2044162
b10000 &
b10000 %
#2044166
b1000 &
b1000 %
#2044170
b100 &
b100 %
#2044174
b10 &
b10 %
#2044178
b1 &
b1 %
1#
#2044182
b0 &
0#
b0 %
0$
#3043741
b1 !
1"
#3043742
b1 &
b1 %
1$
#3043743
0"
#3043746
1#
#3043750
b0 &
0#
b0 %
0$
#4500012
