# UART_Protocol-UVM_Verification
+--------------------------------------------------------------------------------+
|                                  UVM TESTBENCH                                 |
|                                                                                |
|  +-------------------+     +-----------------+     +-----------------------+   |
|  |      Test         | --> |    Environment  | --> |        Scoreboard     |   |
|  | (uart_base_test)  |     |  (uart_env)     |     |  (uart_scoreboard)    |   |
|  +-------------------+     +-----------------+     +-----------------------+   |
|                              |             |                    |              |
|                  +-----------+             +--------+           |              |
|                  |                                  |           |              |
|          +-------v------+                   +-------v------+    |              |
|          |   Agent      |                   |   Agent      |    |              |
|          |  (TX)        |                   |  (RX)        |    |              |
|          +--------------+                   +--------------+    |              |
|           |          |                         |          |     |              |
|   +-------v----+  +--v-------------+  +--------v----+  +-v----------------+    |
|   | Sequencer  |  | Driver | Monitor|  | Sequencer  |  | Driver | Monitor |    |
|   | (tx_seqr)  |  | (tx_drv)        |  | (rx_seqr)  |  | (rx_drv)         |    |
|   +------------+  +----------------+  +------------+  +------------------+     |
|                                    |                             |             |
|                           +--------v-----------------------------v--------+    |
|                           |                  Interface                    |    |
|                           |         (uart_if - Virtual Interface)         |    |
|                           +----------------------------------------------+     |
|                                               |                                |
+--------------------------------------------------------------------------------
                                               |
                                               | (Signals: clk, rst_n, tx, rx, ...)
                                               v
                                     +---------------------+
                                     |        DUT          |
                                     |    (UART Core)      |
                                     +---------------------+
