Determining the location of the ModelSim executable...

Using: d:/intelfpga_lite/18.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Hummingbird -c Hummingbird --vector_source="D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/Waveform1.vwf" --testbench_file="D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/simulation/qsim/Waveform1.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat May 30 19:02:32 2020
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Hummingbird -c Hummingbird --vector_source=D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/Waveform1.vwf --testbench_file=D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/simulation/qsim/Waveform1.vwf.vt
Info (119006): Selected device 5CSEMA5F31C6 for design "Hummingbird"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

le when writing test bench files

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/simulation/qsim/" Hummingbird -c Hummingbird

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat May 30 19:02:39 2020
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/simulation/qsim/ Hummingbird -c Hummingbird
Info (119006): Selected device 5CSEMA5F31C6 for design "Hummingbird"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Hummingbird.vo in folder "D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4740 megabytes
    Info: Processing ended: Sat May 30 19:02:46 2020
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/simulation/qsim/Hummingbird.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

d:/intelfpga_lite/18.1/modelsim_ase/win32aloem//vsim -c -do Hummingbird.do

Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do Hummingbird.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:51 on May 30,2020
# vlog -work work Hummingbird.vo 
# -- Compiling module final_humming

# 
# Top level modules:
# 	final_humming
# End time: 19:02:54 on May 30,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:54 on May 30,2020
# vlog -work work Waveform1.vwf.vt 

# -- Compiling module final_humming_vlg_vec_tst
# 
# Top level modules:
# 	final_humming_vlg_vec_tst
# End time: 19:02:54 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.final_humming_vlg_vec_tst 
# Start time: 19:02:54 on May 30,2020
# Loading work.final_humming_vlg_vec_tst
# Loading work.final_humming
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 15617 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 140000 ps

# Simulation time: 140000 ps

# Simulation time: 140000 ps

# Simulation time: 140000 ps

# Simulation time: 140000 ps

# Simulation time: 140000 ps

# Simulation time: 140000 ps

# Simulation time: 140000 ps

# Simulation time: 300000 ps

# Simulation time: 300000 ps

# Simulation time: 300000 ps

# Simulation time: 300000 ps

# Simulation time: 300000 ps

# Simulation time: 300000 ps

# Simulation time: 300000 ps

# Simulation time: 300000 ps

# Simulation time: 420000 ps

# Simulation time: 420000 ps

# Simulation time: 420000 ps

# Simulation time: 420000 ps

# Simulation time: 420000 ps

# Simulation time: 420000 ps

# Simulation time: 420000 ps

# Simulation time: 420000 ps

# Simulation time: 540000 ps

# Simulation time: 540000 ps

# Simulation time: 540000 ps

# Simulation time: 540000 ps

# Simulation time: 540000 ps

# Simulation time: 540000 ps

# Simulation time: 540000 ps

# Simulation time: 540000 ps

# Simulation time: 660000 ps

# Simulation time: 660000 ps

# Simulation time: 660000 ps

# Simulation time: 660000 ps

# Simulation time: 660000 ps

# Simulation time: 660000 ps

# Simulation time: 660000 ps

# Simulation time: 660000 ps

# Simulation time: 780000 ps

# Simulation time: 780000 ps

# Simulation time: 780000 ps

# Simulation time: 780000 ps

# Simulation time: 780000 ps

# Simulation time: 780000 ps

# Simulation time: 780000 ps

# Simulation time: 780000 ps

# Simulation time: 900000 ps

# Simulation time: 900000 ps

# Simulation time: 900000 ps

# Simulation time: 900000 ps

# Simulation time: 900000 ps

# Simulation time: 900000 ps

# ** Note: $finish    : Waveform1.vwf.vt(67)
#    Time: 1 us  Iteration: 0  Instance: /final_humming_vlg_vec_tst
# End time: 19:05:33 on May 30,2020, Elapsed time: 0:02:39
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/Waveform1.vwf...

Reading D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/simulation/qsim/Hummingbird.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/intelFPGA_lite/18.1/Projects/VKR_Hummingbird_tr1/simulation/qsim/Hummingbird_20200530190533.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.