#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000013290a32620 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000013290ab1e20_0 .net "PC", 31 0, v0000013290aa8d90_0;  1 drivers
v0000013290ab1880_0 .var "clk", 0 0;
v0000013290ab12e0_0 .net "clkout", 0 0, L_0000013290ab2d20;  1 drivers
v0000013290ab1380_0 .net "cycles_consumed", 31 0, v0000013290ab0ca0_0;  1 drivers
v0000013290ab26e0_0 .var "rst", 0 0;
S_00000132909d4520 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000013290a32620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000013290a4f6e0 .param/l "RType" 0 4 2, C4<000000>;
P_0000013290a4f718 .param/l "add" 0 4 5, C4<100000>;
P_0000013290a4f750 .param/l "addi" 0 4 8, C4<001000>;
P_0000013290a4f788 .param/l "addu" 0 4 5, C4<100001>;
P_0000013290a4f7c0 .param/l "and_" 0 4 5, C4<100100>;
P_0000013290a4f7f8 .param/l "andi" 0 4 8, C4<001100>;
P_0000013290a4f830 .param/l "beq" 0 4 10, C4<000100>;
P_0000013290a4f868 .param/l "bne" 0 4 10, C4<000101>;
P_0000013290a4f8a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000013290a4f8d8 .param/l "j" 0 4 12, C4<000010>;
P_0000013290a4f910 .param/l "jal" 0 4 12, C4<000011>;
P_0000013290a4f948 .param/l "jr" 0 4 6, C4<001000>;
P_0000013290a4f980 .param/l "lw" 0 4 8, C4<100011>;
P_0000013290a4f9b8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000013290a4f9f0 .param/l "or_" 0 4 5, C4<100101>;
P_0000013290a4fa28 .param/l "ori" 0 4 8, C4<001101>;
P_0000013290a4fa60 .param/l "sgt" 0 4 6, C4<101011>;
P_0000013290a4fa98 .param/l "sll" 0 4 6, C4<000000>;
P_0000013290a4fad0 .param/l "slt" 0 4 5, C4<101010>;
P_0000013290a4fb08 .param/l "slti" 0 4 8, C4<101010>;
P_0000013290a4fb40 .param/l "srl" 0 4 6, C4<000010>;
P_0000013290a4fb78 .param/l "sub" 0 4 5, C4<100010>;
P_0000013290a4fbb0 .param/l "subu" 0 4 5, C4<100011>;
P_0000013290a4fbe8 .param/l "sw" 0 4 8, C4<101011>;
P_0000013290a4fc20 .param/l "xor_" 0 4 5, C4<100110>;
P_0000013290a4fc58 .param/l "xori" 0 4 8, C4<001110>;
L_0000013290ab3b90 .functor NOT 1, v0000013290ab26e0_0, C4<0>, C4<0>, C4<0>;
L_0000013290ab2e00 .functor NOT 1, v0000013290ab26e0_0, C4<0>, C4<0>, C4<0>;
L_0000013290ab35e0 .functor NOT 1, v0000013290ab26e0_0, C4<0>, C4<0>, C4<0>;
L_0000013290ab3650 .functor NOT 1, v0000013290ab26e0_0, C4<0>, C4<0>, C4<0>;
L_0000013290ab2e70 .functor NOT 1, v0000013290ab26e0_0, C4<0>, C4<0>, C4<0>;
L_0000013290ab3260 .functor NOT 1, v0000013290ab26e0_0, C4<0>, C4<0>, C4<0>;
L_0000013290ab3570 .functor NOT 1, v0000013290ab26e0_0, C4<0>, C4<0>, C4<0>;
L_0000013290ab36c0 .functor NOT 1, v0000013290ab26e0_0, C4<0>, C4<0>, C4<0>;
L_0000013290ab2d20 .functor OR 1, v0000013290ab1880_0, v0000013290a39f70_0, C4<0>, C4<0>;
L_0000013290ab2d90 .functor OR 1, L_0000013290afbeb0, L_0000013290afc4f0, C4<0>, C4<0>;
L_0000013290ab3730 .functor AND 1, L_0000013290afbd70, L_0000013290afc090, C4<1>, C4<1>;
L_0000013290ab2f50 .functor NOT 1, v0000013290ab26e0_0, C4<0>, C4<0>, C4<0>;
L_0000013290ab3b20 .functor OR 1, L_0000013290afc6d0, L_0000013290afc770, C4<0>, C4<0>;
L_0000013290ab2fc0 .functor OR 1, L_0000013290ab3b20, L_0000013290afd530, C4<0>, C4<0>;
L_0000013290ab3880 .functor OR 1, L_0000013290afd8f0, L_0000013290b0e5b0, C4<0>, C4<0>;
L_0000013290ab38f0 .functor AND 1, L_0000013290afd7b0, L_0000013290ab3880, C4<1>, C4<1>;
L_0000013290ab39d0 .functor OR 1, L_0000013290b0edd0, L_0000013290b0e510, C4<0>, C4<0>;
L_0000013290ab3110 .functor AND 1, L_0000013290b0ec90, L_0000013290ab39d0, C4<1>, C4<1>;
L_0000013290ab3a40 .functor NOT 1, L_0000013290ab2d20, C4<0>, C4<0>, C4<0>;
v0000013290aa90b0_0 .net "ALUOp", 3 0, v0000013290a3a1f0_0;  1 drivers
v0000013290aaa410_0 .net "ALUResult", 31 0, v0000013290aa9970_0;  1 drivers
v0000013290aa9150_0 .net "ALUSrc", 0 0, v0000013290a3b410_0;  1 drivers
v0000013290a6c460_0 .net "ALUin2", 31 0, L_0000013290b0f9b0;  1 drivers
v0000013290a6c0a0_0 .net "MemReadEn", 0 0, v0000013290a3b230_0;  1 drivers
v0000013290a6c1e0_0 .net "MemWriteEn", 0 0, v0000013290a3abf0_0;  1 drivers
v0000013290a6d180_0 .net "MemtoReg", 0 0, v0000013290a3ad30_0;  1 drivers
v0000013290a6c320_0 .net "PC", 31 0, v0000013290aa8d90_0;  alias, 1 drivers
v0000013290a6caa0_0 .net "PCPlus1", 31 0, L_0000013290afc630;  1 drivers
v0000013290a6c640_0 .net "PCsrc", 0 0, v0000013290aa8b10_0;  1 drivers
v0000013290a6d0e0_0 .net "RegDst", 0 0, v0000013290a3a3d0_0;  1 drivers
v0000013290a6d860_0 .net "RegWriteEn", 0 0, v0000013290a39750_0;  1 drivers
v0000013290a6cfa0_0 .net "WriteRegister", 4 0, L_0000013290afd0d0;  1 drivers
v0000013290a6d220_0 .net *"_ivl_0", 0 0, L_0000013290ab3b90;  1 drivers
L_0000013290ab3cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000013290a6c820_0 .net/2u *"_ivl_10", 4 0, L_0000013290ab3cc0;  1 drivers
L_0000013290ab40b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013290a6c140_0 .net *"_ivl_101", 15 0, L_0000013290ab40b0;  1 drivers
v0000013290a6cc80_0 .net *"_ivl_102", 31 0, L_0000013290afd350;  1 drivers
L_0000013290ab40f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013290a6c8c0_0 .net *"_ivl_105", 25 0, L_0000013290ab40f8;  1 drivers
L_0000013290ab4140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013290a6d4a0_0 .net/2u *"_ivl_106", 31 0, L_0000013290ab4140;  1 drivers
v0000013290a6db80_0 .net *"_ivl_108", 0 0, L_0000013290afbd70;  1 drivers
L_0000013290ab4188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000013290a6d360_0 .net/2u *"_ivl_110", 5 0, L_0000013290ab4188;  1 drivers
v0000013290a6c960_0 .net *"_ivl_112", 0 0, L_0000013290afc090;  1 drivers
v0000013290a6cd20_0 .net *"_ivl_115", 0 0, L_0000013290ab3730;  1 drivers
v0000013290a6d2c0_0 .net *"_ivl_116", 47 0, L_0000013290afcf90;  1 drivers
L_0000013290ab41d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013290a6d540_0 .net *"_ivl_119", 15 0, L_0000013290ab41d0;  1 drivers
L_0000013290ab3d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000013290a6cb40_0 .net/2u *"_ivl_12", 5 0, L_0000013290ab3d08;  1 drivers
v0000013290a6ca00_0 .net *"_ivl_120", 47 0, L_0000013290afd490;  1 drivers
L_0000013290ab4218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013290a6c000_0 .net *"_ivl_123", 15 0, L_0000013290ab4218;  1 drivers
v0000013290a6cbe0_0 .net *"_ivl_125", 0 0, L_0000013290afce50;  1 drivers
v0000013290a6ce60_0 .net *"_ivl_126", 31 0, L_0000013290afd170;  1 drivers
v0000013290a6cdc0_0 .net *"_ivl_128", 47 0, L_0000013290afc590;  1 drivers
v0000013290a6cf00_0 .net *"_ivl_130", 47 0, L_0000013290afcc70;  1 drivers
v0000013290a6d5e0_0 .net *"_ivl_132", 47 0, L_0000013290afcbd0;  1 drivers
v0000013290a6bf60_0 .net *"_ivl_134", 47 0, L_0000013290afd990;  1 drivers
v0000013290a6d400_0 .net *"_ivl_14", 0 0, L_0000013290ab1f60;  1 drivers
v0000013290a6c5a0_0 .net *"_ivl_140", 0 0, L_0000013290ab2f50;  1 drivers
L_0000013290ab42a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013290a6d040_0 .net/2u *"_ivl_142", 31 0, L_0000013290ab42a8;  1 drivers
L_0000013290ab4380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000013290a6d680_0 .net/2u *"_ivl_146", 5 0, L_0000013290ab4380;  1 drivers
v0000013290a6d720_0 .net *"_ivl_148", 0 0, L_0000013290afc6d0;  1 drivers
L_0000013290ab43c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000013290a6c6e0_0 .net/2u *"_ivl_150", 5 0, L_0000013290ab43c8;  1 drivers
v0000013290a6bd80_0 .net *"_ivl_152", 0 0, L_0000013290afc770;  1 drivers
v0000013290a6dc20_0 .net *"_ivl_155", 0 0, L_0000013290ab3b20;  1 drivers
L_0000013290ab4410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000013290a6d7c0_0 .net/2u *"_ivl_156", 5 0, L_0000013290ab4410;  1 drivers
v0000013290a6c3c0_0 .net *"_ivl_158", 0 0, L_0000013290afd530;  1 drivers
L_0000013290ab3d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000013290a6d900_0 .net/2u *"_ivl_16", 4 0, L_0000013290ab3d50;  1 drivers
v0000013290a6c780_0 .net *"_ivl_161", 0 0, L_0000013290ab2fc0;  1 drivers
L_0000013290ab4458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013290a6be20_0 .net/2u *"_ivl_162", 15 0, L_0000013290ab4458;  1 drivers
v0000013290a6d9a0_0 .net *"_ivl_164", 31 0, L_0000013290afd5d0;  1 drivers
v0000013290a6da40_0 .net *"_ivl_167", 0 0, L_0000013290afd850;  1 drivers
v0000013290a6dae0_0 .net *"_ivl_168", 15 0, L_0000013290afd670;  1 drivers
v0000013290a6bec0_0 .net *"_ivl_170", 31 0, L_0000013290afdad0;  1 drivers
v0000013290a6c500_0 .net *"_ivl_174", 31 0, L_0000013290afc9f0;  1 drivers
L_0000013290ab44a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013290a6c280_0 .net *"_ivl_177", 25 0, L_0000013290ab44a0;  1 drivers
L_0000013290ab44e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013290aaf9b0_0 .net/2u *"_ivl_178", 31 0, L_0000013290ab44e8;  1 drivers
v0000013290aaf410_0 .net *"_ivl_180", 0 0, L_0000013290afd7b0;  1 drivers
L_0000013290ab4530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000013290aaefb0_0 .net/2u *"_ivl_182", 5 0, L_0000013290ab4530;  1 drivers
v0000013290aaf050_0 .net *"_ivl_184", 0 0, L_0000013290afd8f0;  1 drivers
L_0000013290ab4578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000013290aaff50_0 .net/2u *"_ivl_186", 5 0, L_0000013290ab4578;  1 drivers
v0000013290aafff0_0 .net *"_ivl_188", 0 0, L_0000013290b0e5b0;  1 drivers
v0000013290aafcd0_0 .net *"_ivl_19", 4 0, L_0000013290ab16a0;  1 drivers
v0000013290ab0770_0 .net *"_ivl_191", 0 0, L_0000013290ab3880;  1 drivers
v0000013290aaf4b0_0 .net *"_ivl_193", 0 0, L_0000013290ab38f0;  1 drivers
L_0000013290ab45c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000013290ab06d0_0 .net/2u *"_ivl_194", 5 0, L_0000013290ab45c0;  1 drivers
v0000013290aaf230_0 .net *"_ivl_196", 0 0, L_0000013290b0f050;  1 drivers
L_0000013290ab4608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000013290ab0090_0 .net/2u *"_ivl_198", 31 0, L_0000013290ab4608;  1 drivers
L_0000013290ab3c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000013290aaed30_0 .net/2u *"_ivl_2", 5 0, L_0000013290ab3c78;  1 drivers
v0000013290ab0950_0 .net *"_ivl_20", 4 0, L_0000013290ab1ec0;  1 drivers
v0000013290aafc30_0 .net *"_ivl_200", 31 0, L_0000013290b0e650;  1 drivers
v0000013290aaf0f0_0 .net *"_ivl_204", 31 0, L_0000013290b0e6f0;  1 drivers
L_0000013290ab4650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013290aaf550_0 .net *"_ivl_207", 25 0, L_0000013290ab4650;  1 drivers
L_0000013290ab4698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013290ab0590_0 .net/2u *"_ivl_208", 31 0, L_0000013290ab4698;  1 drivers
v0000013290aaf190_0 .net *"_ivl_210", 0 0, L_0000013290b0ec90;  1 drivers
L_0000013290ab46e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000013290aaedd0_0 .net/2u *"_ivl_212", 5 0, L_0000013290ab46e0;  1 drivers
v0000013290aaf5f0_0 .net *"_ivl_214", 0 0, L_0000013290b0edd0;  1 drivers
L_0000013290ab4728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000013290aaf690_0 .net/2u *"_ivl_216", 5 0, L_0000013290ab4728;  1 drivers
v0000013290aafd70_0 .net *"_ivl_218", 0 0, L_0000013290b0e510;  1 drivers
v0000013290ab0a90_0 .net *"_ivl_221", 0 0, L_0000013290ab39d0;  1 drivers
v0000013290ab0130_0 .net *"_ivl_223", 0 0, L_0000013290ab3110;  1 drivers
L_0000013290ab4770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000013290aaf370_0 .net/2u *"_ivl_224", 5 0, L_0000013290ab4770;  1 drivers
v0000013290aaf2d0_0 .net *"_ivl_226", 0 0, L_0000013290b0e150;  1 drivers
v0000013290aaf7d0_0 .net *"_ivl_228", 31 0, L_0000013290b0e470;  1 drivers
v0000013290ab01d0_0 .net *"_ivl_24", 0 0, L_0000013290ab35e0;  1 drivers
L_0000013290ab3d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000013290ab0450_0 .net/2u *"_ivl_26", 4 0, L_0000013290ab3d98;  1 drivers
v0000013290aaf730_0 .net *"_ivl_29", 4 0, L_0000013290ab2960;  1 drivers
v0000013290aaf870_0 .net *"_ivl_32", 0 0, L_0000013290ab3650;  1 drivers
L_0000013290ab3de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000013290ab0270_0 .net/2u *"_ivl_34", 4 0, L_0000013290ab3de0;  1 drivers
v0000013290aafeb0_0 .net *"_ivl_37", 4 0, L_0000013290ab1740;  1 drivers
v0000013290ab0310_0 .net *"_ivl_40", 0 0, L_0000013290ab2e70;  1 drivers
L_0000013290ab3e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013290aaf910_0 .net/2u *"_ivl_42", 15 0, L_0000013290ab3e28;  1 drivers
v0000013290aafa50_0 .net *"_ivl_45", 15 0, L_0000013290afcdb0;  1 drivers
v0000013290aafb90_0 .net *"_ivl_48", 0 0, L_0000013290ab3260;  1 drivers
v0000013290ab04f0_0 .net *"_ivl_5", 5 0, L_0000013290ab1a60;  1 drivers
L_0000013290ab3e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013290aafaf0_0 .net/2u *"_ivl_50", 36 0, L_0000013290ab3e70;  1 drivers
L_0000013290ab3eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013290aaee70_0 .net/2u *"_ivl_52", 31 0, L_0000013290ab3eb8;  1 drivers
v0000013290ab03b0_0 .net *"_ivl_55", 4 0, L_0000013290afbff0;  1 drivers
v0000013290aafe10_0 .net *"_ivl_56", 36 0, L_0000013290afc130;  1 drivers
v0000013290ab0630_0 .net *"_ivl_58", 36 0, L_0000013290afbe10;  1 drivers
v0000013290ab0810_0 .net *"_ivl_62", 0 0, L_0000013290ab3570;  1 drivers
L_0000013290ab3f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000013290ab08b0_0 .net/2u *"_ivl_64", 5 0, L_0000013290ab3f00;  1 drivers
v0000013290ab09f0_0 .net *"_ivl_67", 5 0, L_0000013290afc950;  1 drivers
v0000013290ab0b30_0 .net *"_ivl_70", 0 0, L_0000013290ab36c0;  1 drivers
L_0000013290ab3f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013290aaec90_0 .net/2u *"_ivl_72", 57 0, L_0000013290ab3f48;  1 drivers
L_0000013290ab3f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013290aaef10_0 .net/2u *"_ivl_74", 31 0, L_0000013290ab3f90;  1 drivers
v0000013290ab19c0_0 .net *"_ivl_77", 25 0, L_0000013290afbf50;  1 drivers
v0000013290ab1920_0 .net *"_ivl_78", 57 0, L_0000013290afc810;  1 drivers
v0000013290ab1420_0 .net *"_ivl_8", 0 0, L_0000013290ab2e00;  1 drivers
v0000013290ab0e80_0 .net *"_ivl_80", 57 0, L_0000013290afd2b0;  1 drivers
L_0000013290ab3fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000013290ab2000_0 .net/2u *"_ivl_84", 31 0, L_0000013290ab3fd8;  1 drivers
L_0000013290ab4020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000013290ab1060_0 .net/2u *"_ivl_88", 5 0, L_0000013290ab4020;  1 drivers
v0000013290ab2780_0 .net *"_ivl_90", 0 0, L_0000013290afbeb0;  1 drivers
L_0000013290ab4068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000013290ab1ba0_0 .net/2u *"_ivl_92", 5 0, L_0000013290ab4068;  1 drivers
v0000013290ab25a0_0 .net *"_ivl_94", 0 0, L_0000013290afc4f0;  1 drivers
v0000013290ab14c0_0 .net *"_ivl_97", 0 0, L_0000013290ab2d90;  1 drivers
v0000013290ab0d40_0 .net *"_ivl_98", 47 0, L_0000013290afc1d0;  1 drivers
v0000013290ab2aa0_0 .net "adderResult", 31 0, L_0000013290afcd10;  1 drivers
v0000013290ab2b40_0 .net "address", 31 0, L_0000013290afdb70;  1 drivers
v0000013290ab0f20_0 .net "clk", 0 0, L_0000013290ab2d20;  alias, 1 drivers
v0000013290ab0ca0_0 .var "cycles_consumed", 31 0;
v0000013290ab21e0_0 .net "extImm", 31 0, L_0000013290afd710;  1 drivers
v0000013290ab0fc0_0 .net "funct", 5 0, L_0000013290afbcd0;  1 drivers
v0000013290ab2280_0 .net "hlt", 0 0, v0000013290a39f70_0;  1 drivers
v0000013290ab1560_0 .net "imm", 15 0, L_0000013290afca90;  1 drivers
v0000013290ab1240_0 .net "immediate", 31 0, L_0000013290b0e830;  1 drivers
v0000013290ab0de0_0 .net "input_clk", 0 0, v0000013290ab1880_0;  1 drivers
v0000013290ab1c40_0 .net "instruction", 31 0, L_0000013290afcef0;  1 drivers
v0000013290ab1100_0 .net "memoryReadData", 31 0, v0000013290aa98d0_0;  1 drivers
v0000013290ab1b00_0 .net "nextPC", 31 0, L_0000013290afcb30;  1 drivers
v0000013290ab1ce0_0 .net "opcode", 5 0, L_0000013290ab28c0;  1 drivers
v0000013290ab2140_0 .net "rd", 4 0, L_0000013290ab2820;  1 drivers
v0000013290ab17e0_0 .net "readData1", 31 0, L_0000013290ab3810;  1 drivers
v0000013290ab2320_0 .net "readData1_w", 31 0, L_0000013290b0ea10;  1 drivers
v0000013290ab2460_0 .net "readData2", 31 0, L_0000013290ab2ee0;  1 drivers
v0000013290ab20a0_0 .net "rs", 4 0, L_0000013290ab2a00;  1 drivers
v0000013290ab1d80_0 .net "rst", 0 0, v0000013290ab26e0_0;  1 drivers
v0000013290ab1600_0 .net "rt", 4 0, L_0000013290afc8b0;  1 drivers
v0000013290ab23c0_0 .net "shamt", 31 0, L_0000013290afd030;  1 drivers
v0000013290ab2500_0 .net "wire_instruction", 31 0, L_0000013290ab30a0;  1 drivers
v0000013290ab2640_0 .net "writeData", 31 0, L_0000013290b0e010;  1 drivers
v0000013290ab11a0_0 .net "zero", 0 0, L_0000013290b0f0f0;  1 drivers
L_0000013290ab1a60 .part L_0000013290afcef0, 26, 6;
L_0000013290ab28c0 .functor MUXZ 6, L_0000013290ab1a60, L_0000013290ab3c78, L_0000013290ab3b90, C4<>;
L_0000013290ab1f60 .cmp/eq 6, L_0000013290ab28c0, L_0000013290ab3d08;
L_0000013290ab16a0 .part L_0000013290afcef0, 11, 5;
L_0000013290ab1ec0 .functor MUXZ 5, L_0000013290ab16a0, L_0000013290ab3d50, L_0000013290ab1f60, C4<>;
L_0000013290ab2820 .functor MUXZ 5, L_0000013290ab1ec0, L_0000013290ab3cc0, L_0000013290ab2e00, C4<>;
L_0000013290ab2960 .part L_0000013290afcef0, 21, 5;
L_0000013290ab2a00 .functor MUXZ 5, L_0000013290ab2960, L_0000013290ab3d98, L_0000013290ab35e0, C4<>;
L_0000013290ab1740 .part L_0000013290afcef0, 16, 5;
L_0000013290afc8b0 .functor MUXZ 5, L_0000013290ab1740, L_0000013290ab3de0, L_0000013290ab3650, C4<>;
L_0000013290afcdb0 .part L_0000013290afcef0, 0, 16;
L_0000013290afca90 .functor MUXZ 16, L_0000013290afcdb0, L_0000013290ab3e28, L_0000013290ab2e70, C4<>;
L_0000013290afbff0 .part L_0000013290afcef0, 6, 5;
L_0000013290afc130 .concat [ 5 32 0 0], L_0000013290afbff0, L_0000013290ab3eb8;
L_0000013290afbe10 .functor MUXZ 37, L_0000013290afc130, L_0000013290ab3e70, L_0000013290ab3260, C4<>;
L_0000013290afd030 .part L_0000013290afbe10, 0, 32;
L_0000013290afc950 .part L_0000013290afcef0, 0, 6;
L_0000013290afbcd0 .functor MUXZ 6, L_0000013290afc950, L_0000013290ab3f00, L_0000013290ab3570, C4<>;
L_0000013290afbf50 .part L_0000013290afcef0, 0, 26;
L_0000013290afc810 .concat [ 26 32 0 0], L_0000013290afbf50, L_0000013290ab3f90;
L_0000013290afd2b0 .functor MUXZ 58, L_0000013290afc810, L_0000013290ab3f48, L_0000013290ab36c0, C4<>;
L_0000013290afdb70 .part L_0000013290afd2b0, 0, 32;
L_0000013290afc630 .arith/sum 32, v0000013290aa8d90_0, L_0000013290ab3fd8;
L_0000013290afbeb0 .cmp/eq 6, L_0000013290ab28c0, L_0000013290ab4020;
L_0000013290afc4f0 .cmp/eq 6, L_0000013290ab28c0, L_0000013290ab4068;
L_0000013290afc1d0 .concat [ 32 16 0 0], L_0000013290afdb70, L_0000013290ab40b0;
L_0000013290afd350 .concat [ 6 26 0 0], L_0000013290ab28c0, L_0000013290ab40f8;
L_0000013290afbd70 .cmp/eq 32, L_0000013290afd350, L_0000013290ab4140;
L_0000013290afc090 .cmp/eq 6, L_0000013290afbcd0, L_0000013290ab4188;
L_0000013290afcf90 .concat [ 32 16 0 0], L_0000013290ab3810, L_0000013290ab41d0;
L_0000013290afd490 .concat [ 32 16 0 0], v0000013290aa8d90_0, L_0000013290ab4218;
L_0000013290afce50 .part L_0000013290afca90, 15, 1;
LS_0000013290afd170_0_0 .concat [ 1 1 1 1], L_0000013290afce50, L_0000013290afce50, L_0000013290afce50, L_0000013290afce50;
LS_0000013290afd170_0_4 .concat [ 1 1 1 1], L_0000013290afce50, L_0000013290afce50, L_0000013290afce50, L_0000013290afce50;
LS_0000013290afd170_0_8 .concat [ 1 1 1 1], L_0000013290afce50, L_0000013290afce50, L_0000013290afce50, L_0000013290afce50;
LS_0000013290afd170_0_12 .concat [ 1 1 1 1], L_0000013290afce50, L_0000013290afce50, L_0000013290afce50, L_0000013290afce50;
LS_0000013290afd170_0_16 .concat [ 1 1 1 1], L_0000013290afce50, L_0000013290afce50, L_0000013290afce50, L_0000013290afce50;
LS_0000013290afd170_0_20 .concat [ 1 1 1 1], L_0000013290afce50, L_0000013290afce50, L_0000013290afce50, L_0000013290afce50;
LS_0000013290afd170_0_24 .concat [ 1 1 1 1], L_0000013290afce50, L_0000013290afce50, L_0000013290afce50, L_0000013290afce50;
LS_0000013290afd170_0_28 .concat [ 1 1 1 1], L_0000013290afce50, L_0000013290afce50, L_0000013290afce50, L_0000013290afce50;
LS_0000013290afd170_1_0 .concat [ 4 4 4 4], LS_0000013290afd170_0_0, LS_0000013290afd170_0_4, LS_0000013290afd170_0_8, LS_0000013290afd170_0_12;
LS_0000013290afd170_1_4 .concat [ 4 4 4 4], LS_0000013290afd170_0_16, LS_0000013290afd170_0_20, LS_0000013290afd170_0_24, LS_0000013290afd170_0_28;
L_0000013290afd170 .concat [ 16 16 0 0], LS_0000013290afd170_1_0, LS_0000013290afd170_1_4;
L_0000013290afc590 .concat [ 16 32 0 0], L_0000013290afca90, L_0000013290afd170;
L_0000013290afcc70 .arith/sum 48, L_0000013290afd490, L_0000013290afc590;
L_0000013290afcbd0 .functor MUXZ 48, L_0000013290afcc70, L_0000013290afcf90, L_0000013290ab3730, C4<>;
L_0000013290afd990 .functor MUXZ 48, L_0000013290afcbd0, L_0000013290afc1d0, L_0000013290ab2d90, C4<>;
L_0000013290afcd10 .part L_0000013290afd990, 0, 32;
L_0000013290afcb30 .functor MUXZ 32, L_0000013290afc630, L_0000013290afcd10, v0000013290aa8b10_0, C4<>;
L_0000013290afcef0 .functor MUXZ 32, L_0000013290ab30a0, L_0000013290ab42a8, L_0000013290ab2f50, C4<>;
L_0000013290afc6d0 .cmp/eq 6, L_0000013290ab28c0, L_0000013290ab4380;
L_0000013290afc770 .cmp/eq 6, L_0000013290ab28c0, L_0000013290ab43c8;
L_0000013290afd530 .cmp/eq 6, L_0000013290ab28c0, L_0000013290ab4410;
L_0000013290afd5d0 .concat [ 16 16 0 0], L_0000013290afca90, L_0000013290ab4458;
L_0000013290afd850 .part L_0000013290afca90, 15, 1;
LS_0000013290afd670_0_0 .concat [ 1 1 1 1], L_0000013290afd850, L_0000013290afd850, L_0000013290afd850, L_0000013290afd850;
LS_0000013290afd670_0_4 .concat [ 1 1 1 1], L_0000013290afd850, L_0000013290afd850, L_0000013290afd850, L_0000013290afd850;
LS_0000013290afd670_0_8 .concat [ 1 1 1 1], L_0000013290afd850, L_0000013290afd850, L_0000013290afd850, L_0000013290afd850;
LS_0000013290afd670_0_12 .concat [ 1 1 1 1], L_0000013290afd850, L_0000013290afd850, L_0000013290afd850, L_0000013290afd850;
L_0000013290afd670 .concat [ 4 4 4 4], LS_0000013290afd670_0_0, LS_0000013290afd670_0_4, LS_0000013290afd670_0_8, LS_0000013290afd670_0_12;
L_0000013290afdad0 .concat [ 16 16 0 0], L_0000013290afca90, L_0000013290afd670;
L_0000013290afd710 .functor MUXZ 32, L_0000013290afdad0, L_0000013290afd5d0, L_0000013290ab2fc0, C4<>;
L_0000013290afc9f0 .concat [ 6 26 0 0], L_0000013290ab28c0, L_0000013290ab44a0;
L_0000013290afd7b0 .cmp/eq 32, L_0000013290afc9f0, L_0000013290ab44e8;
L_0000013290afd8f0 .cmp/eq 6, L_0000013290afbcd0, L_0000013290ab4530;
L_0000013290b0e5b0 .cmp/eq 6, L_0000013290afbcd0, L_0000013290ab4578;
L_0000013290b0f050 .cmp/eq 6, L_0000013290ab28c0, L_0000013290ab45c0;
L_0000013290b0e650 .functor MUXZ 32, L_0000013290afd710, L_0000013290ab4608, L_0000013290b0f050, C4<>;
L_0000013290b0e830 .functor MUXZ 32, L_0000013290b0e650, L_0000013290afd030, L_0000013290ab38f0, C4<>;
L_0000013290b0e6f0 .concat [ 6 26 0 0], L_0000013290ab28c0, L_0000013290ab4650;
L_0000013290b0ec90 .cmp/eq 32, L_0000013290b0e6f0, L_0000013290ab4698;
L_0000013290b0edd0 .cmp/eq 6, L_0000013290afbcd0, L_0000013290ab46e0;
L_0000013290b0e510 .cmp/eq 6, L_0000013290afbcd0, L_0000013290ab4728;
L_0000013290b0e150 .cmp/eq 6, L_0000013290ab28c0, L_0000013290ab4770;
L_0000013290b0e470 .functor MUXZ 32, L_0000013290ab3810, v0000013290aa8d90_0, L_0000013290b0e150, C4<>;
L_0000013290b0ea10 .functor MUXZ 32, L_0000013290b0e470, L_0000013290ab2ee0, L_0000013290ab3110, C4<>;
S_00000132909d46b0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000132909d4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000013290a41950 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000013290ab3960 .functor NOT 1, v0000013290a3b410_0, C4<0>, C4<0>, C4<0>;
v0000013290a3ac90_0 .net *"_ivl_0", 0 0, L_0000013290ab3960;  1 drivers
v0000013290a3a010_0 .net "in1", 31 0, L_0000013290ab2ee0;  alias, 1 drivers
v0000013290a39ed0_0 .net "in2", 31 0, L_0000013290b0e830;  alias, 1 drivers
v0000013290a3a0b0_0 .net "out", 31 0, L_0000013290b0f9b0;  alias, 1 drivers
v0000013290a3a150_0 .net "s", 0 0, v0000013290a3b410_0;  alias, 1 drivers
L_0000013290b0f9b0 .functor MUXZ 32, L_0000013290b0e830, L_0000013290ab2ee0, L_0000013290ab3960, C4<>;
S_00000132909669c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000132909d4520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000013290aa80a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000013290aa80d8 .param/l "add" 0 4 5, C4<100000>;
P_0000013290aa8110 .param/l "addi" 0 4 8, C4<001000>;
P_0000013290aa8148 .param/l "addu" 0 4 5, C4<100001>;
P_0000013290aa8180 .param/l "and_" 0 4 5, C4<100100>;
P_0000013290aa81b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000013290aa81f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000013290aa8228 .param/l "bne" 0 4 10, C4<000101>;
P_0000013290aa8260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000013290aa8298 .param/l "j" 0 4 12, C4<000010>;
P_0000013290aa82d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000013290aa8308 .param/l "jr" 0 4 6, C4<001000>;
P_0000013290aa8340 .param/l "lw" 0 4 8, C4<100011>;
P_0000013290aa8378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000013290aa83b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000013290aa83e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000013290aa8420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000013290aa8458 .param/l "sll" 0 4 6, C4<000000>;
P_0000013290aa8490 .param/l "slt" 0 4 5, C4<101010>;
P_0000013290aa84c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000013290aa8500 .param/l "srl" 0 4 6, C4<000010>;
P_0000013290aa8538 .param/l "sub" 0 4 5, C4<100010>;
P_0000013290aa8570 .param/l "subu" 0 4 5, C4<100011>;
P_0000013290aa85a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000013290aa85e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000013290aa8618 .param/l "xori" 0 4 8, C4<001110>;
v0000013290a3a1f0_0 .var "ALUOp", 3 0;
v0000013290a3b410_0 .var "ALUSrc", 0 0;
v0000013290a3b230_0 .var "MemReadEn", 0 0;
v0000013290a3abf0_0 .var "MemWriteEn", 0 0;
v0000013290a3ad30_0 .var "MemtoReg", 0 0;
v0000013290a3a3d0_0 .var "RegDst", 0 0;
v0000013290a39750_0 .var "RegWriteEn", 0 0;
v0000013290a397f0_0 .net "funct", 5 0, L_0000013290afbcd0;  alias, 1 drivers
v0000013290a39f70_0 .var "hlt", 0 0;
v0000013290a3a470_0 .net "opcode", 5 0, L_0000013290ab28c0;  alias, 1 drivers
v0000013290a39cf0_0 .net "rst", 0 0, v0000013290ab26e0_0;  alias, 1 drivers
E_0000013290a42450 .event anyedge, v0000013290a39cf0_0, v0000013290a3a470_0, v0000013290a397f0_0;
S_0000013290966b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000132909d4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000013290a41f10 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000013290ab30a0 .functor BUFZ 32, L_0000013290afda30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000013290a39d90_0 .net "Data_Out", 31 0, L_0000013290ab30a0;  alias, 1 drivers
v0000013290a3a8d0 .array "InstMem", 0 1023, 31 0;
v0000013290a3a510_0 .net *"_ivl_0", 31 0, L_0000013290afda30;  1 drivers
v0000013290a3a5b0_0 .net *"_ivl_3", 9 0, L_0000013290afc270;  1 drivers
v0000013290a3a650_0 .net *"_ivl_4", 11 0, L_0000013290afc450;  1 drivers
L_0000013290ab4260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013290a3add0_0 .net *"_ivl_7", 1 0, L_0000013290ab4260;  1 drivers
v0000013290a3ae70_0 .net "addr", 31 0, v0000013290aa8d90_0;  alias, 1 drivers
v0000013290a39930_0 .var/i "i", 31 0;
L_0000013290afda30 .array/port v0000013290a3a8d0, L_0000013290afc450;
L_0000013290afc270 .part v0000013290aa8d90_0, 0, 10;
L_0000013290afc450 .concat [ 10 2 0 0], L_0000013290afc270, L_0000013290ab4260;
S_00000132909d1bc0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000132909d4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000013290ab3810 .functor BUFZ 32, L_0000013290afd3f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000013290ab2ee0 .functor BUFZ 32, L_0000013290afd210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000013290a3b2d0_0 .net *"_ivl_0", 31 0, L_0000013290afd3f0;  1 drivers
v0000013290a3b370_0 .net *"_ivl_10", 6 0, L_0000013290afc3b0;  1 drivers
L_0000013290ab4338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013290a169e0_0 .net *"_ivl_13", 1 0, L_0000013290ab4338;  1 drivers
v0000013290a15900_0 .net *"_ivl_2", 6 0, L_0000013290afc310;  1 drivers
L_0000013290ab42f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000013290aa95b0_0 .net *"_ivl_5", 1 0, L_0000013290ab42f0;  1 drivers
v0000013290aa91f0_0 .net *"_ivl_8", 31 0, L_0000013290afd210;  1 drivers
v0000013290aa9dd0_0 .net "clk", 0 0, L_0000013290ab2d20;  alias, 1 drivers
v0000013290aa8890_0 .var/i "i", 31 0;
v0000013290aa9c90_0 .net "readData1", 31 0, L_0000013290ab3810;  alias, 1 drivers
v0000013290aa8ed0_0 .net "readData2", 31 0, L_0000013290ab2ee0;  alias, 1 drivers
v0000013290aa9bf0_0 .net "readRegister1", 4 0, L_0000013290ab2a00;  alias, 1 drivers
v0000013290aa9e70_0 .net "readRegister2", 4 0, L_0000013290afc8b0;  alias, 1 drivers
v0000013290aa93d0 .array "registers", 31 0, 31 0;
v0000013290aa9650_0 .net "rst", 0 0, v0000013290ab26e0_0;  alias, 1 drivers
v0000013290aa87f0_0 .net "we", 0 0, v0000013290a39750_0;  alias, 1 drivers
v0000013290aa8930_0 .net "writeData", 31 0, L_0000013290b0e010;  alias, 1 drivers
v0000013290aa9290_0 .net "writeRegister", 4 0, L_0000013290afd0d0;  alias, 1 drivers
E_0000013290a42490/0 .event negedge, v0000013290a39cf0_0;
E_0000013290a42490/1 .event posedge, v0000013290aa9dd0_0;
E_0000013290a42490 .event/or E_0000013290a42490/0, E_0000013290a42490/1;
L_0000013290afd3f0 .array/port v0000013290aa93d0, L_0000013290afc310;
L_0000013290afc310 .concat [ 5 2 0 0], L_0000013290ab2a00, L_0000013290ab42f0;
L_0000013290afd210 .array/port v0000013290aa93d0, L_0000013290afc3b0;
L_0000013290afc3b0 .concat [ 5 2 0 0], L_0000013290afc8b0, L_0000013290ab4338;
S_00000132909d1d50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000132909d1bc0;
 .timescale 0 0;
v0000013290a3b050_0 .var/i "i", 31 0;
S_00000132909bdd60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000132909d4520;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000013290a42150 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000013290ab37a0 .functor NOT 1, v0000013290a3a3d0_0, C4<0>, C4<0>, C4<0>;
v0000013290aa96f0_0 .net *"_ivl_0", 0 0, L_0000013290ab37a0;  1 drivers
v0000013290aa9790_0 .net "in1", 4 0, L_0000013290afc8b0;  alias, 1 drivers
v0000013290aa9010_0 .net "in2", 4 0, L_0000013290ab2820;  alias, 1 drivers
v0000013290aa86b0_0 .net "out", 4 0, L_0000013290afd0d0;  alias, 1 drivers
v0000013290aaa370_0 .net "s", 0 0, v0000013290a3a3d0_0;  alias, 1 drivers
L_0000013290afd0d0 .functor MUXZ 5, L_0000013290ab2820, L_0000013290afc8b0, L_0000013290ab37a0, C4<>;
S_00000132909bdef0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000132909d4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000013290a41f50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000013290ab32d0 .functor NOT 1, v0000013290a3ad30_0, C4<0>, C4<0>, C4<0>;
v0000013290aa9330_0 .net *"_ivl_0", 0 0, L_0000013290ab32d0;  1 drivers
v0000013290aaa550_0 .net "in1", 31 0, v0000013290aa9970_0;  alias, 1 drivers
v0000013290aa9a10_0 .net "in2", 31 0, v0000013290aa98d0_0;  alias, 1 drivers
v0000013290aaa4b0_0 .net "out", 31 0, L_0000013290b0e010;  alias, 1 drivers
v0000013290aaa230_0 .net "s", 0 0, v0000013290a3ad30_0;  alias, 1 drivers
L_0000013290b0e010 .functor MUXZ 32, v0000013290aa98d0_0, v0000013290aa9970_0, L_0000013290ab32d0, C4<>;
S_0000013290a04a30 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000132909d4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000013290a04bc0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000013290a04bf8 .param/l "AND" 0 9 12, C4<0010>;
P_0000013290a04c30 .param/l "NOR" 0 9 12, C4<0101>;
P_0000013290a04c68 .param/l "OR" 0 9 12, C4<0011>;
P_0000013290a04ca0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000013290a04cd8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000013290a04d10 .param/l "SLT" 0 9 12, C4<0110>;
P_0000013290a04d48 .param/l "SRL" 0 9 12, C4<1001>;
P_0000013290a04d80 .param/l "SUB" 0 9 12, C4<0001>;
P_0000013290a04db8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000013290a04df0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000013290a04e28 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000013290ab47b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013290aa8750_0 .net/2u *"_ivl_0", 31 0, L_0000013290ab47b8;  1 drivers
v0000013290aa89d0_0 .net "opSel", 3 0, v0000013290a3a1f0_0;  alias, 1 drivers
v0000013290aa8a70_0 .net "operand1", 31 0, L_0000013290b0ea10;  alias, 1 drivers
v0000013290aa9f10_0 .net "operand2", 31 0, L_0000013290b0f9b0;  alias, 1 drivers
v0000013290aa9970_0 .var "result", 31 0;
v0000013290aa9fb0_0 .net "zero", 0 0, L_0000013290b0f0f0;  alias, 1 drivers
E_0000013290a42010 .event anyedge, v0000013290a3a1f0_0, v0000013290aa8a70_0, v0000013290a3a0b0_0;
L_0000013290b0f0f0 .cmp/eq 32, v0000013290aa9970_0, L_0000013290ab47b8;
S_00000132909f0210 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000132909d4520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000013290aaa670 .param/l "RType" 0 4 2, C4<000000>;
P_0000013290aaa6a8 .param/l "add" 0 4 5, C4<100000>;
P_0000013290aaa6e0 .param/l "addi" 0 4 8, C4<001000>;
P_0000013290aaa718 .param/l "addu" 0 4 5, C4<100001>;
P_0000013290aaa750 .param/l "and_" 0 4 5, C4<100100>;
P_0000013290aaa788 .param/l "andi" 0 4 8, C4<001100>;
P_0000013290aaa7c0 .param/l "beq" 0 4 10, C4<000100>;
P_0000013290aaa7f8 .param/l "bne" 0 4 10, C4<000101>;
P_0000013290aaa830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000013290aaa868 .param/l "j" 0 4 12, C4<000010>;
P_0000013290aaa8a0 .param/l "jal" 0 4 12, C4<000011>;
P_0000013290aaa8d8 .param/l "jr" 0 4 6, C4<001000>;
P_0000013290aaa910 .param/l "lw" 0 4 8, C4<100011>;
P_0000013290aaa948 .param/l "nor_" 0 4 5, C4<100111>;
P_0000013290aaa980 .param/l "or_" 0 4 5, C4<100101>;
P_0000013290aaa9b8 .param/l "ori" 0 4 8, C4<001101>;
P_0000013290aaa9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000013290aaaa28 .param/l "sll" 0 4 6, C4<000000>;
P_0000013290aaaa60 .param/l "slt" 0 4 5, C4<101010>;
P_0000013290aaaa98 .param/l "slti" 0 4 8, C4<101010>;
P_0000013290aaaad0 .param/l "srl" 0 4 6, C4<000010>;
P_0000013290aaab08 .param/l "sub" 0 4 5, C4<100010>;
P_0000013290aaab40 .param/l "subu" 0 4 5, C4<100011>;
P_0000013290aaab78 .param/l "sw" 0 4 8, C4<101011>;
P_0000013290aaabb0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000013290aaabe8 .param/l "xori" 0 4 8, C4<001110>;
v0000013290aa8b10_0 .var "PCsrc", 0 0;
v0000013290aa9830_0 .net "funct", 5 0, L_0000013290afbcd0;  alias, 1 drivers
v0000013290aa9d30_0 .net "opcode", 5 0, L_0000013290ab28c0;  alias, 1 drivers
v0000013290aa9470_0 .net "operand1", 31 0, L_0000013290ab3810;  alias, 1 drivers
v0000013290aa8e30_0 .net "operand2", 31 0, L_0000013290b0f9b0;  alias, 1 drivers
v0000013290aaa050_0 .net "rst", 0 0, v0000013290ab26e0_0;  alias, 1 drivers
E_0000013290a42250/0 .event anyedge, v0000013290a39cf0_0, v0000013290a3a470_0, v0000013290aa9c90_0, v0000013290a3a0b0_0;
E_0000013290a42250/1 .event anyedge, v0000013290a397f0_0;
E_0000013290a42250 .event/or E_0000013290a42250/0, E_0000013290a42250/1;
S_00000132909f03a0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000132909d4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000013290aa8cf0 .array "DataMem", 0 1023, 31 0;
v0000013290aa8bb0_0 .net "address", 31 0, v0000013290aa9970_0;  alias, 1 drivers
v0000013290aaa0f0_0 .net "clock", 0 0, L_0000013290ab3a40;  1 drivers
v0000013290aa9ab0_0 .net "data", 31 0, L_0000013290ab2ee0;  alias, 1 drivers
v0000013290aa9510_0 .var/i "i", 31 0;
v0000013290aa98d0_0 .var "q", 31 0;
v0000013290aa9b50_0 .net "rden", 0 0, v0000013290a3b230_0;  alias, 1 drivers
v0000013290aa8c50_0 .net "wren", 0 0, v0000013290a3abf0_0;  alias, 1 drivers
E_0000013290a42290 .event posedge, v0000013290aaa0f0_0;
S_00000132909b6a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000132909d4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000013290a426d0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000013290aaa2d0_0 .net "PCin", 31 0, L_0000013290afcb30;  alias, 1 drivers
v0000013290aa8d90_0 .var "PCout", 31 0;
v0000013290aa8f70_0 .net "clk", 0 0, L_0000013290ab2d20;  alias, 1 drivers
v0000013290aaa190_0 .net "rst", 0 0, v0000013290ab26e0_0;  alias, 1 drivers
    .scope S_00000132909f0210;
T_0 ;
    %wait E_0000013290a42250;
    %load/vec4 v0000013290aaa050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013290aa8b10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000013290aa9d30_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000013290aa9470_0;
    %load/vec4 v0000013290aa8e30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000013290aa9d30_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000013290aa9470_0;
    %load/vec4 v0000013290aa8e30_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000013290aa9d30_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000013290aa9d30_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000013290aa9d30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000013290aa9830_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000013290aa8b10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000132909b6a80;
T_1 ;
    %wait E_0000013290a42490;
    %load/vec4 v0000013290aaa190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000013290aa8d90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000013290aaa2d0_0;
    %assign/vec4 v0000013290aa8d90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000013290966b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013290a39930_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000013290a39930_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000013290a39930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %load/vec4 v0000013290a39930_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013290a39930_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537722900, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 22560, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 23111718, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 24608, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 25210918, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 2393374720, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 2395537408, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 17387562, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 289406982, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 16783392, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 18890784, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 6309920, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 2930245632, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 2932408320, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 26038314, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 356581364, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 23941162, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 356581359, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290a3a8d0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000132909669c0;
T_3 ;
    %wait E_0000013290a42450;
    %load/vec4 v0000013290a39cf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000013290a39f70_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000013290a3a1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013290a3b410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013290a39750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013290a3abf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013290a3ad30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013290a3b230_0, 0;
    %assign/vec4 v0000013290a3a3d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000013290a39f70_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000013290a3a1f0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000013290a3b410_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000013290a39750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000013290a3abf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000013290a3ad30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000013290a3b230_0, 0, 1;
    %store/vec4 v0000013290a3a3d0_0, 0, 1;
    %load/vec4 v0000013290a3a470_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a39f70_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a3a3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a39750_0, 0;
    %load/vec4 v0000013290a397f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000013290a3a1f0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000013290a3a1f0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000013290a3a1f0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000013290a3a1f0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000013290a3a1f0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000013290a3a1f0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000013290a3a1f0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000013290a3a1f0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000013290a3a1f0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000013290a3a1f0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a3b410_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000013290a3a1f0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a3b410_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000013290a3a1f0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000013290a3a1f0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a39750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a3a3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a3b410_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a39750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013290a3a3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a3b410_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000013290a3a1f0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a39750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a3b410_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000013290a3a1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a39750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a3b410_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000013290a3a1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a39750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a3b410_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000013290a3a1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a39750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a3b410_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a3b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a39750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a3b410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a3ad30_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a3abf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013290a3b410_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000013290a3a1f0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000013290a3a1f0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000132909d1bc0;
T_4 ;
    %wait E_0000013290a42490;
    %fork t_1, S_00000132909d1d50;
    %jmp t_0;
    .scope S_00000132909d1d50;
t_1 ;
    %load/vec4 v0000013290aa9650_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013290a3b050_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000013290a3b050_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000013290a3b050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa93d0, 0, 4;
    %load/vec4 v0000013290a3b050_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013290a3b050_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000013290aa87f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000013290aa8930_0;
    %load/vec4 v0000013290aa9290_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa93d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa93d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000132909d1bc0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000132909d1bc0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013290aa8890_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000013290aa8890_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000013290aa8890_0;
    %ix/getv/s 4, v0000013290aa8890_0;
    %load/vec4a v0000013290aa93d0, 4;
    %ix/getv/s 4, v0000013290aa8890_0;
    %load/vec4a v0000013290aa93d0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000013290aa8890_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013290aa8890_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000013290a04a30;
T_6 ;
    %wait E_0000013290a42010;
    %load/vec4 v0000013290aa89d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000013290aa9970_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000013290aa8a70_0;
    %load/vec4 v0000013290aa9f10_0;
    %add;
    %assign/vec4 v0000013290aa9970_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000013290aa8a70_0;
    %load/vec4 v0000013290aa9f10_0;
    %sub;
    %assign/vec4 v0000013290aa9970_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000013290aa8a70_0;
    %load/vec4 v0000013290aa9f10_0;
    %and;
    %assign/vec4 v0000013290aa9970_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000013290aa8a70_0;
    %load/vec4 v0000013290aa9f10_0;
    %or;
    %assign/vec4 v0000013290aa9970_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000013290aa8a70_0;
    %load/vec4 v0000013290aa9f10_0;
    %xor;
    %assign/vec4 v0000013290aa9970_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000013290aa8a70_0;
    %load/vec4 v0000013290aa9f10_0;
    %or;
    %inv;
    %assign/vec4 v0000013290aa9970_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000013290aa8a70_0;
    %load/vec4 v0000013290aa9f10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000013290aa9970_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000013290aa9f10_0;
    %load/vec4 v0000013290aa8a70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000013290aa9970_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000013290aa8a70_0;
    %ix/getv 4, v0000013290aa9f10_0;
    %shiftl 4;
    %assign/vec4 v0000013290aa9970_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000013290aa8a70_0;
    %ix/getv 4, v0000013290aa9f10_0;
    %shiftr 4;
    %assign/vec4 v0000013290aa9970_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000132909f03a0;
T_7 ;
    %wait E_0000013290a42290;
    %load/vec4 v0000013290aa9b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000013290aa8bb0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000013290aa8cf0, 4;
    %assign/vec4 v0000013290aa98d0_0, 0;
T_7.0 ;
    %load/vec4 v0000013290aa8c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000013290aa9ab0_0;
    %ix/getv 3, v0000013290aa8bb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa8cf0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000132909f03a0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013290aa9510_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000013290aa9510_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000013290aa9510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa8cf0, 0, 4;
    %load/vec4 v0000013290aa9510_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013290aa9510_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa8cf0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa8cf0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa8cf0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa8cf0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa8cf0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa8cf0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa8cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa8cf0, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa8cf0, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa8cf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa8cf0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa8cf0, 0, 4;
    %pushi/vec4 171, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa8cf0, 0, 4;
    %pushi/vec4 173, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa8cf0, 0, 4;
    %pushi/vec4 153, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa8cf0, 0, 4;
    %pushi/vec4 51, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa8cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa8cf0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa8cf0, 0, 4;
    %pushi/vec4 34, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa8cf0, 0, 4;
    %pushi/vec4 121, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013290aa8cf0, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000132909f03a0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013290aa9510_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000013290aa9510_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000013290aa9510_0;
    %load/vec4a v0000013290aa8cf0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000013290aa9510_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000013290aa9510_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013290aa9510_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000132909d4520;
T_10 ;
    %wait E_0000013290a42490;
    %load/vec4 v0000013290ab1d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013290ab0ca0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000013290ab0ca0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000013290ab0ca0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000013290a32620;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013290ab1880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013290ab26e0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000013290a32620;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000013290ab1880_0;
    %inv;
    %assign/vec4 v0000013290ab1880_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000013290a32620;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SelectionSort/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013290ab26e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013290ab26e0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000013290ab1380_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
