#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 27 21:09:21 2020
# Process ID: 15120
# Current directory: C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.runs/design_1_NIMInput_DACControl_0_0_synth_1
# Command line: vivado.exe -log design_1_NIMInput_DACControl_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_NIMInput_DACControl_0_0.tcl
# Log file: C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.runs/design_1_NIMInput_DACControl_0_0_synth_1/design_1_NIMInput_DACControl_0_0.vds
# Journal file: C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.runs/design_1_NIMInput_DACControl_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_NIMInput_DACControl_0_0.tcl -notrace
Command: synth_design -top design_1_NIMInput_DACControl_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_NIMInput_DACControl_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15492 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 810.676 ; gain = 177.719
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_NIMInput_DACControl_0_0' [c:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/synth/design_1_NIMInput_DACControl_0_0.vhd:105]
INFO: [Synth 8-3491] module 'NIMInput_DACControl' declared at 'C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:34' bound to instance 'U0' of component 'NIMInput_DACControl' [c:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/synth/design_1_NIMInput_DACControl_0_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'NIMInput_DACControl' [C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:90]
WARNING: [Synth 8-614] signal 'dac_num' is read in the process but is not in the sensitivity list [C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:123]
WARNING: [Synth 8-614] signal 'dacsignal1' is read in the process but is not in the sensitivity list [C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:123]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:123]
WARNING: [Synth 8-614] signal 'dacsignal2' is read in the process but is not in the sensitivity list [C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:123]
WARNING: [Synth 8-614] signal 'dacsignal3' is read in the process but is not in the sensitivity list [C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:123]
WARNING: [Synth 8-614] signal 'dacsignal4' is read in the process but is not in the sensitivity list [C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:123]
WARNING: [Synth 8-614] signal 'dacsignal5' is read in the process but is not in the sensitivity list [C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:123]
WARNING: [Synth 8-614] signal 'dacsignal6' is read in the process but is not in the sensitivity list [C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:123]
WARNING: [Synth 8-614] signal 'dacsignal7' is read in the process but is not in the sensitivity list [C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:123]
WARNING: [Synth 8-614] signal 'dacsignal8' is read in the process but is not in the sensitivity list [C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:123]
WARNING: [Synth 8-614] signal 'syncout' is read in the process but is not in the sensitivity list [C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:123]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_CHAN1' to cell 'IBUFDS' [C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:170]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_CHAN2' to cell 'IBUFDS' [C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:180]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_CHAN3' to cell 'IBUFDS' [C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:190]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_CHAN4' to cell 'IBUFDS' [C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:200]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_CHAN5' to cell 'IBUFDS' [C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:210]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_CHAN6' to cell 'IBUFDS' [C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:220]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_CHAN7' to cell 'IBUFDS' [C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:230]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_CHAN8' to cell 'IBUFDS' [C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'NIMInput_DACControl' (1#1) [C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'design_1_NIMInput_DACControl_0_0' (2#1) [c:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/bd/design_1/ip/design_1_NIMInput_DACControl_0_0/synth/design_1_NIMInput_DACControl_0_0.vhd:105]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 877.949 ; gain = 244.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 877.949 ; gain = 244.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 877.949 ; gain = 244.992
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 986.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 987.969 ; gain = 1.020
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 987.969 ; gain = 355.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 987.969 ; gain = 355.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 987.969 ; gain = 355.012
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'FMC_LA17_CC_P_reg' [C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.srcs/sources_1/new/NIMInput_DacControl.vhd:127]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 987.969 ; gain = 355.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NIMInput_DACControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_NIMInput_DACControl_0_0 has port FMC_LA19_P driven by constant 1
INFO: [Synth 8-3917] design design_1_NIMInput_DACControl_0_0 has port FMC_LA19_N driven by constant 1
INFO: [Synth 8-3917] design design_1_NIMInput_DACControl_0_0 has port FMC_LA20_P driven by constant 1
INFO: [Synth 8-3917] design design_1_NIMInput_DACControl_0_0 has port FMC_LA20_N driven by constant 1
INFO: [Synth 8-3917] design design_1_NIMInput_DACControl_0_0 has port FMC_LA22_P driven by constant 1
INFO: [Synth 8-3917] design design_1_NIMInput_DACControl_0_0 has port FMC_LA22_N driven by constant 1
INFO: [Synth 8-3917] design design_1_NIMInput_DACControl_0_0 has port FMC_LA23_P driven by constant 1
INFO: [Synth 8-3917] design design_1_NIMInput_DACControl_0_0 has port FMC_LA23_N driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 987.969 ; gain = 355.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 987.969 ; gain = 355.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 987.969 ; gain = 355.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 989.328 ; gain = 356.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 994.078 ; gain = 361.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 994.078 ; gain = 361.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 994.078 ; gain = 361.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 994.078 ; gain = 361.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 994.078 ; gain = 361.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 994.078 ; gain = 361.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    30|
|2     |LUT1   |     5|
|3     |LUT2   |    32|
|4     |LUT3   |     9|
|5     |LUT4   |     9|
|6     |LUT5   |    11|
|7     |LUT6   |    54|
|8     |MUXF7  |    18|
|9     |MUXF8  |     9|
|10    |FDRE   |    97|
|11    |LD     |     1|
|12    |IBUFDS |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------------+------+
|      |Instance |Module              |Cells |
+------+---------+--------------------+------+
|1     |top      |                    |   283|
|2     |  U0     |NIMInput_DACControl |   282|
+------+---------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 994.078 ; gain = 361.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 994.078 ; gain = 251.102
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 994.078 ; gain = 361.121
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1015.367 ; gain = 651.730
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.367 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.runs/design_1_NIMInput_DACControl_0_0_synth_1/design_1_NIMInput_DACControl_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1015.367 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/songw/Dropbox/NIM+/Projects/HGCal_NIM+/HGCal_NIM+.runs/design_1_NIMInput_DACControl_0_0_synth_1/design_1_NIMInput_DACControl_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_NIMInput_DACControl_0_0_utilization_synth.rpt -pb design_1_NIMInput_DACControl_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 27 21:10:08 2020...
