#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 15 06:36:58 2020
# Process ID: 10255
# Current directory: /home/rsaradhy/Work/trenz/vivado/project_2_bram
# Command line: vivado project_2_bram.xpr
# Log file: /home/rsaradhy/Work/trenz/vivado/project_2_bram/vivado.log
# Journal file: /home/rsaradhy/Work/trenz/vivado/project_2_bram/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_2_bram.xpr
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file /home/rsaradhy/Work/trenz/vivado/project_2_bram/main.xsa
startgroup
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP0 {0} CONFIG.PSU__USE__M_AXI_GP2 {1}] [get_bd_cells zynq_ultra_ps_e_0]
delete_bd_objs [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_FPD]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (200 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (200 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_LPD]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (200 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz/reset]
endgroup
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_cells clk_wiz]
startgroup
set_property -dict [list CONFIG.NUM_CLKS {1}] [get_bd_cells axi_smc]
delete_bd_objs [get_bd_nets clk_wiz_clk_out1]
endgroup
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_lpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
validate_bd_design
startgroup
set_property -dict [list CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {300}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
validate_bd_design
delete_bd_objs [get_bd_ports reset_rtl]
save_bd_design
reset_run synth_1
reset_run design_1_zynq_ultra_ps_e_0_1_synth_1
reset_run design_1_axi_smc_1_synth_1
reset_run design_1_axi_bram_ctrl_0_11_synth_1
reset_run design_1_axi_bram_ctrl_0_12_synth_1
reset_run design_1_axi_bram_ctrl_1_0_synth_1
reset_run design_1_rst_ps8_0_200M_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
reset_run design_1_axi_smc_1_synth_1
