{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 16:04:36 2024 " "Info: Processing started: Fri Nov 22 16:04:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ram_mem -c ram_mem --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ram_mem -c ram_mem --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register mem0~24 register dbus_out\[0\]~reg0 135.03 MHz 7.406 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 135.03 MHz between source register \"mem0~24\" and destination register \"dbus_out\[0\]~reg0\" (period= 7.406 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.164 ns + Longest register register " "Info: + Longest register to register delay is 7.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem0~24 1 REG LCFF_X28_Y16_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y16_N1; Fanout = 1; REG Node = 'mem0~24'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem0~24 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.150 ns) 0.644 ns mem0~689 2 COMB LCCOMB_X28_Y17_N10 1 " "Info: 2: + IC(0.494 ns) + CELL(0.150 ns) = 0.644 ns; Loc. = LCCOMB_X28_Y17_N10; Fanout = 1; COMB Node = 'mem0~689'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { mem0~24 mem0~689 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.438 ns) 1.343 ns mem0~690 3 COMB LCCOMB_X28_Y17_N16 1 " "Info: 3: + IC(0.261 ns) + CELL(0.438 ns) = 1.343 ns; Loc. = LCCOMB_X28_Y17_N16; Fanout = 1; COMB Node = 'mem0~690'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { mem0~689 mem0~690 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.275 ns) 2.318 ns mem0~693 4 COMB LCCOMB_X32_Y16_N28 1 " "Info: 4: + IC(0.700 ns) + CELL(0.275 ns) = 2.318 ns; Loc. = LCCOMB_X32_Y16_N28; Fanout = 1; COMB Node = 'mem0~693'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { mem0~690 mem0~693 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.271 ns) 4.024 ns mem0~696 5 COMB LCCOMB_X34_Y21_N28 1 " "Info: 5: + IC(1.435 ns) + CELL(0.271 ns) = 4.024 ns; Loc. = LCCOMB_X34_Y21_N28; Fanout = 1; COMB Node = 'mem0~696'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { mem0~693 mem0~696 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.419 ns) 4.696 ns mem0~697 6 COMB LCCOMB_X34_Y21_N30 1 " "Info: 6: + IC(0.253 ns) + CELL(0.419 ns) = 4.696 ns; Loc. = LCCOMB_X34_Y21_N30; Fanout = 1; COMB Node = 'mem0~697'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { mem0~696 mem0~697 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.419 ns) 5.368 ns mem0~708 7 COMB LCCOMB_X34_Y21_N24 1 " "Info: 7: + IC(0.253 ns) + CELL(0.419 ns) = 5.368 ns; Loc. = LCCOMB_X34_Y21_N24; Fanout = 1; COMB Node = 'mem0~708'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { mem0~697 mem0~708 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 5.897 ns mem0~709 8 COMB LCCOMB_X34_Y21_N2 1 " "Info: 8: + IC(0.254 ns) + CELL(0.275 ns) = 5.897 ns; Loc. = LCCOMB_X34_Y21_N2; Fanout = 1; COMB Node = 'mem0~709'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { mem0~708 mem0~709 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.419 ns) 6.561 ns Selector61~0 9 COMB LCCOMB_X34_Y21_N14 1 " "Info: 9: + IC(0.245 ns) + CELL(0.419 ns) = 6.561 ns; Loc. = LCCOMB_X34_Y21_N14; Fanout = 1; COMB Node = 'Selector61~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { mem0~709 Selector61~0 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.271 ns) 7.080 ns Selector61~1 10 COMB LCCOMB_X34_Y21_N16 1 " "Info: 10: + IC(0.248 ns) + CELL(0.271 ns) = 7.080 ns; Loc. = LCCOMB_X34_Y21_N16; Fanout = 1; COMB Node = 'Selector61~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.519 ns" { Selector61~0 Selector61~1 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.164 ns dbus_out\[0\]~reg0 11 REG LCFF_X34_Y21_N17 1 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 7.164 ns; Loc. = LCFF_X34_Y21_N17; Fanout = 1; REG Node = 'dbus_out\[0\]~reg0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector61~1 dbus_out[0]~reg0 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.021 ns ( 42.17 % ) " "Info: Total cell delay = 3.021 ns ( 42.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.143 ns ( 57.83 % ) " "Info: Total interconnect delay = 4.143 ns ( 57.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.164 ns" { mem0~24 mem0~689 mem0~690 mem0~693 mem0~696 mem0~697 mem0~708 mem0~709 Selector61~0 Selector61~1 dbus_out[0]~reg0 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.164 ns" { mem0~24 {} mem0~689 {} mem0~690 {} mem0~693 {} mem0~696 {} mem0~697 {} mem0~708 {} mem0~709 {} Selector61~0 {} Selector61~1 {} dbus_out[0]~reg0 {} } { 0.000ns 0.494ns 0.261ns 0.700ns 1.435ns 0.253ns 0.253ns 0.254ns 0.245ns 0.248ns 0.000ns } { 0.000ns 0.150ns 0.438ns 0.275ns 0.271ns 0.419ns 0.419ns 0.275ns 0.419ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.028 ns - Smallest " "Info: - Smallest clock skew is -0.028 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.664 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2064 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2064; COMB Node = 'clk_in~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.664 ns dbus_out\[0\]~reg0 3 REG LCFF_X34_Y21_N17 1 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X34_Y21_N17; Fanout = 1; REG Node = 'dbus_out\[0\]~reg0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { clk_in~clkctrl dbus_out[0]~reg0 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.66 % ) " "Info: Total cell delay = 1.536 ns ( 57.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.34 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clk_in clk_in~clkctrl dbus_out[0]~reg0 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.692 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2064 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2064; COMB Node = 'clk_in~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.692 ns mem0~24 3 REG LCFF_X28_Y16_N1 1 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X28_Y16_N1; Fanout = 1; REG Node = 'mem0~24'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk_in~clkctrl mem0~24 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.06 % ) " "Info: Total cell delay = 1.536 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.156 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clk_in clk_in~clkctrl mem0~24 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem0~24 {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clk_in clk_in~clkctrl dbus_out[0]~reg0 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clk_in clk_in~clkctrl mem0~24 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem0~24 {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.164 ns" { mem0~24 mem0~689 mem0~690 mem0~693 mem0~696 mem0~697 mem0~708 mem0~709 Selector61~0 Selector61~1 dbus_out[0]~reg0 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.164 ns" { mem0~24 {} mem0~689 {} mem0~690 {} mem0~693 {} mem0~696 {} mem0~697 {} mem0~708 {} mem0~709 {} Selector61~0 {} Selector61~1 {} dbus_out[0]~reg0 {} } { 0.000ns 0.494ns 0.261ns 0.700ns 1.435ns 0.253ns 0.253ns 0.254ns 0.245ns 0.248ns 0.000ns } { 0.000ns 0.150ns 0.438ns 0.275ns 0.271ns 0.419ns 0.419ns 0.275ns 0.419ns 0.271ns 0.084ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clk_in clk_in~clkctrl dbus_out[0]~reg0 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clk_in clk_in~clkctrl mem0~24 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem0~24 {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mem1~568 abus_in\[5\] clk_in 12.484 ns register " "Info: tsu for register \"mem1~568\" (data pin = \"abus_in\[5\]\", clock pin = \"clk_in\") is 12.484 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.209 ns + Longest pin register " "Info: + Longest pin to register delay is 15.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns abus_in\[5\] 1 PIN PIN_B16 311 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B16; Fanout = 311; PIN Node = 'abus_in\[5\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[5] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.948 ns) + CELL(0.420 ns) 8.218 ns mem0~666 2 COMB LCCOMB_X37_Y18_N20 57 " "Info: 2: + IC(6.948 ns) + CELL(0.420 ns) = 8.218 ns; Loc. = LCCOMB_X37_Y18_N20; Fanout = 57; COMB Node = 'mem0~666'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.368 ns" { abus_in[5] mem0~666 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.141 ns) + CELL(0.410 ns) 10.769 ns mem1~1081 3 COMB LCCOMB_X40_Y18_N18 16 " "Info: 3: + IC(2.141 ns) + CELL(0.410 ns) = 10.769 ns; Loc. = LCCOMB_X40_Y18_N18; Fanout = 16; COMB Node = 'mem1~1081'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.551 ns" { mem0~666 mem1~1081 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.150 ns) 12.470 ns mem1~1083 4 COMB LCCOMB_X38_Y26_N20 8 " "Info: 4: + IC(1.551 ns) + CELL(0.150 ns) = 12.470 ns; Loc. = LCCOMB_X38_Y26_N20; Fanout = 8; COMB Node = 'mem1~1083'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { mem1~1081 mem1~1083 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(0.660 ns) 15.209 ns mem1~568 5 REG LCFF_X28_Y15_N9 1 " "Info: 5: + IC(2.079 ns) + CELL(0.660 ns) = 15.209 ns; Loc. = LCFF_X28_Y15_N9; Fanout = 1; REG Node = 'mem1~568'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { mem1~1083 mem1~568 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 16.37 % ) " "Info: Total cell delay = 2.490 ns ( 16.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.719 ns ( 83.63 % ) " "Info: Total interconnect delay = 12.719 ns ( 83.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.209 ns" { abus_in[5] mem0~666 mem1~1081 mem1~1083 mem1~568 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.209 ns" { abus_in[5] {} abus_in[5]~combout {} mem0~666 {} mem1~1081 {} mem1~1083 {} mem1~568 {} } { 0.000ns 0.000ns 6.948ns 2.141ns 1.551ns 2.079ns } { 0.000ns 0.850ns 0.420ns 0.410ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.689 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2064 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2064; COMB Node = 'clk_in~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns mem1~568 3 REG LCFF_X28_Y15_N9 1 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X28_Y15_N9; Fanout = 1; REG Node = 'mem1~568'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk_in~clkctrl mem1~568 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk_in clk_in~clkctrl mem1~568 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem1~568 {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.209 ns" { abus_in[5] mem0~666 mem1~1081 mem1~1083 mem1~568 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.209 ns" { abus_in[5] {} abus_in[5]~combout {} mem0~666 {} mem1~1081 {} mem1~1083 {} mem1~568 {} } { 0.000ns 0.000ns 6.948ns 2.141ns 1.551ns 2.079ns } { 0.000ns 0.850ns 0.420ns 0.410ns 0.150ns 0.660ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk_in clk_in~clkctrl mem1~568 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem1~568 {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in dbus_out\[1\] dbus_out\[1\]~en 8.387 ns register " "Info: tco from clock \"clk_in\" to destination pin \"dbus_out\[1\]\" through register \"dbus_out\[1\]~en\" is 8.387 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.631 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2064 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2064; COMB Node = 'clk_in~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.537 ns) 2.631 ns dbus_out\[1\]~en 3 REG LCFF_X36_Y27_N27 1 " "Info: 3: + IC(0.977 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X36_Y27_N27; Fanout = 1; REG Node = 'dbus_out\[1\]~en'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clk_in~clkctrl dbus_out[1]~en } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.38 % ) " "Info: Total cell delay = 1.536 ns ( 58.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.095 ns ( 41.62 % ) " "Info: Total interconnect delay = 1.095 ns ( 41.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk_in clk_in~clkctrl dbus_out[1]~en } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[1]~en {} } { 0.000ns 0.000ns 0.118ns 0.977ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.506 ns + Longest register pin " "Info: + Longest register to pin delay is 5.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dbus_out\[1\]~en 1 REG LCFF_X36_Y27_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y27_N27; Fanout = 1; REG Node = 'dbus_out\[1\]~en'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[1]~en } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.669 ns) + CELL(2.837 ns) 5.506 ns dbus_out\[1\] 2 PIN PIN_AA13 0 " "Info: 2: + IC(2.669 ns) + CELL(2.837 ns) = 5.506 ns; Loc. = PIN_AA13; Fanout = 0; PIN Node = 'dbus_out\[1\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.506 ns" { dbus_out[1]~en dbus_out[1] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.837 ns ( 51.53 % ) " "Info: Total cell delay = 2.837 ns ( 51.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.669 ns ( 48.47 % ) " "Info: Total interconnect delay = 2.669 ns ( 48.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.506 ns" { dbus_out[1]~en dbus_out[1] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.506 ns" { dbus_out[1]~en {} dbus_out[1] {} } { 0.000ns 2.669ns } { 0.000ns 2.837ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk_in clk_in~clkctrl dbus_out[1]~en } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[1]~en {} } { 0.000ns 0.000ns 0.118ns 0.977ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.506 ns" { dbus_out[1]~en dbus_out[1] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.506 ns" { dbus_out[1]~en {} dbus_out[1] {} } { 0.000ns 2.669ns } { 0.000ns 2.837ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mem1~424 abus_in\[1\] clk_in -1.355 ns register " "Info: th for register \"mem1~424\" (data pin = \"abus_in\[1\]\", clock pin = \"clk_in\") is -1.355 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.691 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2064 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2064; COMB Node = 'clk_in~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns mem1~424 3 REG LCFF_X27_Y21_N9 1 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X27_Y21_N9; Fanout = 1; REG Node = 'mem1~424'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clk_in~clkctrl mem1~424 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk_in clk_in~clkctrl mem1~424 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem1~424 {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.312 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns abus_in\[1\] 1 PIN PIN_D13 368 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 368; PIN Node = 'abus_in\[1\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[1] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.150 ns) 2.284 ns mem2~1091 2 COMB LCCOMB_X32_Y23_N20 16 " "Info: 2: + IC(1.155 ns) + CELL(0.150 ns) = 2.284 ns; Loc. = LCCOMB_X32_Y23_N20; Fanout = 16; COMB Node = 'mem2~1091'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { abus_in[1] mem2~1091 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.150 ns) 3.424 ns mem1~1158 3 COMB LCCOMB_X27_Y21_N14 8 " "Info: 3: + IC(0.990 ns) + CELL(0.150 ns) = 3.424 ns; Loc. = LCCOMB_X27_Y21_N14; Fanout = 8; COMB Node = 'mem1~1158'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { mem2~1091 mem1~1158 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.660 ns) 4.312 ns mem1~424 4 REG LCFF_X27_Y21_N9 1 " "Info: 4: + IC(0.228 ns) + CELL(0.660 ns) = 4.312 ns; Loc. = LCFF_X27_Y21_N9; Fanout = 1; REG Node = 'mem1~424'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { mem1~1158 mem1~424 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 44.97 % ) " "Info: Total cell delay = 1.939 ns ( 44.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.373 ns ( 55.03 % ) " "Info: Total interconnect delay = 2.373 ns ( 55.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { abus_in[1] mem2~1091 mem1~1158 mem1~424 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { abus_in[1] {} abus_in[1]~combout {} mem2~1091 {} mem1~1158 {} mem1~424 {} } { 0.000ns 0.000ns 1.155ns 0.990ns 0.228ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk_in clk_in~clkctrl mem1~424 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem1~424 {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { abus_in[1] mem2~1091 mem1~1158 mem1~424 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { abus_in[1] {} abus_in[1]~combout {} mem2~1091 {} mem1~1158 {} mem1~424 {} } { 0.000ns 0.000ns 1.155ns 0.990ns 0.228ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "88 " "Info: Peak virtual memory: 88 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 16:04:36 2024 " "Info: Processing ended: Fri Nov 22 16:04:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
