ARM GAS  /var/folders/25/vg8ydb454_z3v37m53jqj5280000gn/T//ccTZ2cDd.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"aml_hal.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/library/aml_hal.c"
  20              		.section	.text.SystemClock_Config,"ax",%progbits
  21              		.align	1
  22              		.global	SystemClock_Config
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	SystemClock_Config:
  28              	.LFB134:
   1:Core/Src/library/aml_hal.c **** #include "aml_hal.h"
   2:Core/Src/library/aml_hal.c **** 
   3:Core/Src/library/aml_hal.c **** /**
   4:Core/Src/library/aml_hal.c ****  * HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET); // Turn on LED
   5:Core/Src/library/aml_hal.c ****  * HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);              // Toggle LED
   6:Core/Src/library/aml_hal.c ****  */
   7:Core/Src/library/aml_hal.c **** 
   8:Core/Src/library/aml_hal.c **** /**
   9:Core/Src/library/aml_hal.c ****   * @brief System Clock Configuration
  10:Core/Src/library/aml_hal.c ****   * @retval None
  11:Core/Src/library/aml_hal.c ****   */
  12:Core/Src/library/aml_hal.c **** void SystemClock_Config(void)
  13:Core/Src/library/aml_hal.c **** {
  29              		.loc 1 13 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 80
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 95B0     		sub	sp, sp, #84
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 88
  14:Core/Src/library/aml_hal.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  40              		.loc 1 14 3 view .LVU1
  41              		.loc 1 14 22 is_stmt 0 view .LVU2
  42 0004 3022     		movs	r2, #48
  43 0006 0021     		movs	r1, #0
  44 0008 08A8     		add	r0, sp, #32
ARM GAS  /var/folders/25/vg8ydb454_z3v37m53jqj5280000gn/T//ccTZ2cDd.s 			page 2


  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
  15:Core/Src/library/aml_hal.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  47              		.loc 1 15 3 is_stmt 1 view .LVU3
  48              		.loc 1 15 22 is_stmt 0 view .LVU4
  49 000e 0023     		movs	r3, #0
  50 0010 0393     		str	r3, [sp, #12]
  51 0012 0493     		str	r3, [sp, #16]
  52 0014 0593     		str	r3, [sp, #20]
  53 0016 0693     		str	r3, [sp, #24]
  54 0018 0793     		str	r3, [sp, #28]
  16:Core/Src/library/aml_hal.c **** 
  17:Core/Src/library/aml_hal.c ****   /** Configure the main internal regulator output voltage
  18:Core/Src/library/aml_hal.c ****   */
  19:Core/Src/library/aml_hal.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 19 3 is_stmt 1 view .LVU5
  56              	.LBB2:
  57              		.loc 1 19 3 view .LVU6
  58 001a 0193     		str	r3, [sp, #4]
  59              		.loc 1 19 3 view .LVU7
  60 001c 1F4A     		ldr	r2, .L7
  61 001e 116C     		ldr	r1, [r2, #64]
  62 0020 41F08051 		orr	r1, r1, #268435456
  63 0024 1164     		str	r1, [r2, #64]
  64              		.loc 1 19 3 view .LVU8
  65 0026 126C     		ldr	r2, [r2, #64]
  66 0028 02F08052 		and	r2, r2, #268435456
  67 002c 0192     		str	r2, [sp, #4]
  68              		.loc 1 19 3 view .LVU9
  69 002e 019A     		ldr	r2, [sp, #4]
  70              	.LBE2:
  71              		.loc 1 19 3 view .LVU10
  20:Core/Src/library/aml_hal.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  72              		.loc 1 20 3 view .LVU11
  73              	.LBB3:
  74              		.loc 1 20 3 view .LVU12
  75 0030 0293     		str	r3, [sp, #8]
  76              		.loc 1 20 3 view .LVU13
  77 0032 1B4A     		ldr	r2, .L7+4
  78 0034 1168     		ldr	r1, [r2]
  79 0036 41F44041 		orr	r1, r1, #49152
  80 003a 1160     		str	r1, [r2]
  81              		.loc 1 20 3 view .LVU14
  82 003c 1268     		ldr	r2, [r2]
  83 003e 02F44042 		and	r2, r2, #49152
  84 0042 0292     		str	r2, [sp, #8]
  85              		.loc 1 20 3 view .LVU15
  86 0044 029A     		ldr	r2, [sp, #8]
  87              	.LBE3:
  88              		.loc 1 20 3 view .LVU16
  21:Core/Src/library/aml_hal.c **** 
  22:Core/Src/library/aml_hal.c ****   /** Initializes the RCC Oscillators according to the specified parameters
  23:Core/Src/library/aml_hal.c ****   * in the RCC_OscInitTypeDef structure.
  24:Core/Src/library/aml_hal.c ****   */
  25:Core/Src/library/aml_hal.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  89              		.loc 1 25 3 view .LVU17
  90              		.loc 1 25 36 is_stmt 0 view .LVU18
ARM GAS  /var/folders/25/vg8ydb454_z3v37m53jqj5280000gn/T//ccTZ2cDd.s 			page 3


  91 0046 0221     		movs	r1, #2
  92 0048 0891     		str	r1, [sp, #32]
  26:Core/Src/library/aml_hal.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  93              		.loc 1 26 3 is_stmt 1 view .LVU19
  94              		.loc 1 26 30 is_stmt 0 view .LVU20
  95 004a 0122     		movs	r2, #1
  96 004c 0B92     		str	r2, [sp, #44]
  27:Core/Src/library/aml_hal.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  97              		.loc 1 27 3 is_stmt 1 view .LVU21
  98              		.loc 1 27 41 is_stmt 0 view .LVU22
  99 004e 1022     		movs	r2, #16
 100 0050 0C92     		str	r2, [sp, #48]
  28:Core/Src/library/aml_hal.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 101              		.loc 1 28 3 is_stmt 1 view .LVU23
 102              		.loc 1 28 34 is_stmt 0 view .LVU24
 103 0052 0E91     		str	r1, [sp, #56]
  29:Core/Src/library/aml_hal.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 104              		.loc 1 29 3 is_stmt 1 view .LVU25
 105              		.loc 1 29 35 is_stmt 0 view .LVU26
 106 0054 0F93     		str	r3, [sp, #60]
  30:Core/Src/library/aml_hal.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 107              		.loc 1 30 3 is_stmt 1 view .LVU27
 108              		.loc 1 30 30 is_stmt 0 view .LVU28
 109 0056 1092     		str	r2, [sp, #64]
  31:Core/Src/library/aml_hal.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 110              		.loc 1 31 3 is_stmt 1 view .LVU29
 111              		.loc 1 31 30 is_stmt 0 view .LVU30
 112 0058 4FF4A873 		mov	r3, #336
 113 005c 1193     		str	r3, [sp, #68]
  32:Core/Src/library/aml_hal.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 114              		.loc 1 32 3 is_stmt 1 view .LVU31
 115              		.loc 1 32 30 is_stmt 0 view .LVU32
 116 005e 0423     		movs	r3, #4
 117 0060 1293     		str	r3, [sp, #72]
  33:Core/Src/library/aml_hal.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 118              		.loc 1 33 3 is_stmt 1 view .LVU33
 119              		.loc 1 33 30 is_stmt 0 view .LVU34
 120 0062 1393     		str	r3, [sp, #76]
  34:Core/Src/library/aml_hal.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 121              		.loc 1 34 3 is_stmt 1 view .LVU35
 122              		.loc 1 34 7 is_stmt 0 view .LVU36
 123 0064 08A8     		add	r0, sp, #32
 124 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 125              	.LVL1:
 126              		.loc 1 34 6 discriminator 1 view .LVU37
 127 006a 80B9     		cbnz	r0, .L5
 128              	.L2:
  35:Core/Src/library/aml_hal.c ****   {
  36:Core/Src/library/aml_hal.c ****     Error_Handler();
  37:Core/Src/library/aml_hal.c ****   }
  38:Core/Src/library/aml_hal.c **** 
  39:Core/Src/library/aml_hal.c ****   /** Initializes the CPU, AHB and APB buses clocks
  40:Core/Src/library/aml_hal.c ****   */
  41:Core/Src/library/aml_hal.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 129              		.loc 1 41 3 is_stmt 1 view .LVU38
 130              		.loc 1 41 31 is_stmt 0 view .LVU39
 131 006c 0F23     		movs	r3, #15
ARM GAS  /var/folders/25/vg8ydb454_z3v37m53jqj5280000gn/T//ccTZ2cDd.s 			page 4


 132 006e 0393     		str	r3, [sp, #12]
  42:Core/Src/library/aml_hal.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  43:Core/Src/library/aml_hal.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 133              		.loc 1 43 3 is_stmt 1 view .LVU40
 134              		.loc 1 43 34 is_stmt 0 view .LVU41
 135 0070 0221     		movs	r1, #2
 136 0072 0491     		str	r1, [sp, #16]
  44:Core/Src/library/aml_hal.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 137              		.loc 1 44 3 is_stmt 1 view .LVU42
 138              		.loc 1 44 35 is_stmt 0 view .LVU43
 139 0074 0023     		movs	r3, #0
 140 0076 0593     		str	r3, [sp, #20]
  45:Core/Src/library/aml_hal.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 141              		.loc 1 45 3 is_stmt 1 view .LVU44
 142              		.loc 1 45 36 is_stmt 0 view .LVU45
 143 0078 4FF48052 		mov	r2, #4096
 144 007c 0692     		str	r2, [sp, #24]
  46:Core/Src/library/aml_hal.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 145              		.loc 1 46 3 is_stmt 1 view .LVU46
 146              		.loc 1 46 36 is_stmt 0 view .LVU47
 147 007e 0793     		str	r3, [sp, #28]
  47:Core/Src/library/aml_hal.c **** 
  48:Core/Src/library/aml_hal.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 148              		.loc 1 48 3 is_stmt 1 view .LVU48
 149              		.loc 1 48 7 is_stmt 0 view .LVU49
 150 0080 03A8     		add	r0, sp, #12
 151 0082 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 152              	.LVL2:
 153              		.loc 1 48 6 discriminator 1 view .LVU50
 154 0086 28B9     		cbnz	r0, .L6
 155              	.L1:
  49:Core/Src/library/aml_hal.c ****   {
  50:Core/Src/library/aml_hal.c ****     Error_Handler();
  51:Core/Src/library/aml_hal.c ****   }
  52:Core/Src/library/aml_hal.c **** }
 156              		.loc 1 52 1 view .LVU51
 157 0088 15B0     		add	sp, sp, #84
 158              	.LCFI2:
 159              		.cfi_remember_state
 160              		.cfi_def_cfa_offset 4
 161              		@ sp needed
 162 008a 5DF804FB 		ldr	pc, [sp], #4
 163              	.L5:
 164              	.LCFI3:
 165              		.cfi_restore_state
 166              	.LBB4:
  36:Core/Src/library/aml_hal.c ****   }
 167              		.loc 1 36 5 is_stmt 1 view .LVU52
 168 008e FFF7FEFF 		bl	Error_Handler
 169              	.LVL3:
 170 0092 EBE7     		b	.L2
 171              	.L6:
 172              	.LBE4:
 173              	.LBB5:
  50:Core/Src/library/aml_hal.c ****   }
 174              		.loc 1 50 5 view .LVU53
 175 0094 FFF7FEFF 		bl	Error_Handler
ARM GAS  /var/folders/25/vg8ydb454_z3v37m53jqj5280000gn/T//ccTZ2cDd.s 			page 5


 176              	.LVL4:
 177              	.LBE5:
 178              		.loc 1 52 1 is_stmt 0 view .LVU54
 179 0098 F6E7     		b	.L1
 180              	.L8:
 181 009a 00BF     		.align	2
 182              	.L7:
 183 009c 00380240 		.word	1073887232
 184 00a0 00700040 		.word	1073770496
 185              		.cfi_endproc
 186              	.LFE134:
 188              		.section	.text.AML_Init,"ax",%progbits
 189              		.align	1
 190              		.global	AML_Init
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 195              	AML_Init:
 196              	.LFB135:
  53:Core/Src/library/aml_hal.c **** 
  54:Core/Src/library/aml_hal.c **** 
  55:Core/Src/library/aml_hal.c **** 
  56:Core/Src/library/aml_hal.c **** 
  57:Core/Src/library/aml_hal.c **** 
  58:Core/Src/library/aml_hal.c **** /**
  59:Core/Src/library/aml_hal.c ****  * @file aml_hal.c
  60:Core/Src/library/aml_hal.c ****  * This function initialises all necessary configurations for the Hardware Abstraction Layer (HAL)
  61:Core/Src/library/aml_hal.c ****  * on the STM32 board. It sets up the HAL library and prepares the microcontroller for further
  62:Core/Src/library/aml_hal.c ****  * hardware operations. Typically, this involves calling HAL_Init() and configuring system clocks,
  63:Core/Src/library/aml_hal.c ****  * peripherals, and interrupts as required.
  64:Core/Src/library/aml_hal.c ****  */
  65:Core/Src/library/aml_hal.c ****  
  66:Core/Src/library/aml_hal.c **** void AML_Init(void) {
 197              		.loc 1 66 21 is_stmt 1 view -0
 198              		.cfi_startproc
 199              		@ args = 0, pretend = 0, frame = 0
 200              		@ frame_needed = 0, uses_anonymous_args = 0
 201 0000 08B5     		push	{r3, lr}
 202              	.LCFI4:
 203              		.cfi_def_cfa_offset 8
 204              		.cfi_offset 3, -8
 205              		.cfi_offset 14, -4
  67:Core/Src/library/aml_hal.c ****     // Initialize the HAL Library
  68:Core/Src/library/aml_hal.c ****     HAL_Init();
 206              		.loc 1 68 5 view .LVU56
 207 0002 FFF7FEFF 		bl	HAL_Init
 208              	.LVL5:
  69:Core/Src/library/aml_hal.c **** 
  70:Core/Src/library/aml_hal.c ****     // Configure the system clock
  71:Core/Src/library/aml_hal.c ****     SystemClock_Config();
 209              		.loc 1 71 5 view .LVU57
 210 0006 FFF7FEFF 		bl	SystemClock_Config
 211              	.LVL6:
  72:Core/Src/library/aml_hal.c **** 
  73:Core/Src/library/aml_hal.c ****     // Initialize all configured peripherals
  74:Core/Src/library/aml_hal.c ****     MX_GPIO_Init();
 212              		.loc 1 74 5 view .LVU58
ARM GAS  /var/folders/25/vg8ydb454_z3v37m53jqj5280000gn/T//ccTZ2cDd.s 			page 6


 213 000a FFF7FEFF 		bl	MX_GPIO_Init
 214              	.LVL7:
  75:Core/Src/library/aml_hal.c ****     MX_USART2_UART_Init();
 215              		.loc 1 75 5 view .LVU59
 216 000e FFF7FEFF 		bl	MX_USART2_UART_Init
 217              	.LVL8:
  76:Core/Src/library/aml_hal.c ****     MX_I2C1_Init();
 218              		.loc 1 76 5 view .LVU60
 219 0012 FFF7FEFF 		bl	MX_I2C1_Init
 220              	.LVL9:
  77:Core/Src/library/aml_hal.c ****     MX_TIM2_Init();
 221              		.loc 1 77 5 view .LVU61
 222 0016 FFF7FEFF 		bl	MX_TIM2_Init
 223              	.LVL10:
  78:Core/Src/library/aml_hal.c **** }
 224              		.loc 1 78 1 is_stmt 0 view .LVU62
 225 001a 08BD     		pop	{r3, pc}
 226              		.cfi_endproc
 227              	.LFE135:
 229              		.text
 230              	.Letext0:
 231              		.file 2 "/Applications/ArmGNUToolchain/13.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 232              		.file 3 "/Applications/ArmGNUToolchain/13.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 233              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 234              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 235              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 236              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 237              		.file 8 "Core/Src/library/aml_hal.h"
 238              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 239              		.file 10 "<built-in>"
ARM GAS  /var/folders/25/vg8ydb454_z3v37m53jqj5280000gn/T//ccTZ2cDd.s 			page 7


DEFINED SYMBOLS
                            *ABS*:00000000 aml_hal.c
/var/folders/25/vg8ydb454_z3v37m53jqj5280000gn/T//ccTZ2cDd.s:21     .text.SystemClock_Config:00000000 $t
/var/folders/25/vg8ydb454_z3v37m53jqj5280000gn/T//ccTZ2cDd.s:27     .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/25/vg8ydb454_z3v37m53jqj5280000gn/T//ccTZ2cDd.s:183    .text.SystemClock_Config:0000009c $d
/var/folders/25/vg8ydb454_z3v37m53jqj5280000gn/T//ccTZ2cDd.s:189    .text.AML_Init:00000000 $t
/var/folders/25/vg8ydb454_z3v37m53jqj5280000gn/T//ccTZ2cDd.s:195    .text.AML_Init:00000000 AML_Init

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
Error_Handler
HAL_Init
MX_GPIO_Init
MX_USART2_UART_Init
MX_I2C1_Init
MX_TIM2_Init
