`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 15 2020 18:02:44 KST (Dec 15 2020 09:02:44 UTC)

module feature_write_addr_gen_Add_3Ux1U_3U_1(in2, in1, out1);
  input [2:0] in2;
  input in1;
  output [2:0] out1;
  wire [2:0] in2;
  wire in1;
  wire [2:0] out1;
  wire inc_add_23_2_n_0, inc_add_23_2_n_1, inc_add_23_2_n_2,
       inc_add_23_2_n_3, inc_add_23_2_n_5;
  MXI2X1 inc_add_23_2_g22(.A (inc_add_23_2_n_2), .B (in2[2]), .S0
       (inc_add_23_2_n_5), .Y (out1[2]));
  MXI2XL inc_add_23_2_g23(.A (in2[1]), .B (inc_add_23_2_n_0), .S0
       (inc_add_23_2_n_3), .Y (out1[1]));
  NOR2X2 inc_add_23_2_g24(.A (inc_add_23_2_n_0), .B (inc_add_23_2_n_3),
       .Y (inc_add_23_2_n_5));
  MXI2XL inc_add_23_2_g25(.A (inc_add_23_2_n_1), .B (in2[0]), .S0
       (in1), .Y (out1[0]));
  NAND2X8 inc_add_23_2_g26(.A (in2[0]), .B (in1), .Y
       (inc_add_23_2_n_3));
  INVXL inc_add_23_2_g27(.A (in2[2]), .Y (inc_add_23_2_n_2));
  INVX1 inc_add_23_2_g28(.A (in2[0]), .Y (inc_add_23_2_n_1));
  INVX1 inc_add_23_2_g29(.A (in2[1]), .Y (inc_add_23_2_n_0));
endmodule


