-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity unet_pvm_top_run_3 is
port (
    mamba_in_2_dout : IN STD_LOGIC_VECTOR (575 downto 0);
    mamba_in_2_empty_n : IN STD_LOGIC;
    mamba_in_2_read : OUT STD_LOGIC;
    mamba_out_2_din : OUT STD_LOGIC_VECTOR (575 downto 0);
    mamba_out_2_full_n : IN STD_LOGIC;
    mamba_out_2_write : OUT STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_i : IN STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_o : OUT STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i : IN STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o : OUT STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i : IN STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o : OUT STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i : IN STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o : OUT STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i : IN STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o : OUT STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i : IN STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o : OUT STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i : IN STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o : OUT STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i : IN STD_LOGIC_VECTOR (17 downto 0);
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_i_ap_vld : IN STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld : OUT STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i_ap_vld : IN STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld : OUT STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i_ap_vld : IN STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld : OUT STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i_ap_vld : IN STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld : OUT STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i_ap_vld : IN STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld : OUT STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i_ap_vld : IN STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld : OUT STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i_ap_vld : IN STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld : OUT STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i_ap_vld : IN STD_LOGIC;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of unet_pvm_top_run_3 is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_start : STD_LOGIC;
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_done : STD_LOGIC;
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_continue : STD_LOGIC;
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_idle : STD_LOGIC;
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_ready : STD_LOGIC;
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_0 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_1 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_2 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_3 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_4 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_5 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_6 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_7 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_8 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_9 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_10 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_11 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_12 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_13 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_14 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_15 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_16 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_17 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_18 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_19 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_20 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_21 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_22 : STD_LOGIC_VECTOR (17 downto 0);
    signal run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_23 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_channel_done_p_lcssa23143_loc_i_channel : STD_LOGIC;
    signal p_lcssa23143_loc_i_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_p_lcssa23143_loc_i_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_p_lcssa23143_loc_i_channel : STD_LOGIC;
    signal split_input_14_U0_ap_start : STD_LOGIC;
    signal split_input_14_U0_start_full_n : STD_LOGIC;
    signal split_input_14_U0_ap_done : STD_LOGIC;
    signal split_input_14_U0_ap_continue : STD_LOGIC;
    signal split_input_14_U0_ap_idle : STD_LOGIC;
    signal split_input_14_U0_ap_ready : STD_LOGIC;
    signal split_input_14_U0_mamba_in_2_read : STD_LOGIC;
    signal split_input_14_U0_s_res_din : STD_LOGIC_VECTOR (575 downto 0);
    signal split_input_14_U0_s_res_write : STD_LOGIC;
    signal split_input_14_U0_s_res_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal split_input_14_U0_s_res_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal split_input_14_U0_s_in_norm_din : STD_LOGIC_VECTOR (575 downto 0);
    signal split_input_14_U0_s_in_norm_write : STD_LOGIC;
    signal split_input_14_U0_s_in_norm_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal split_input_14_U0_s_in_norm_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal split_input_14_U0_start_out : STD_LOGIC;
    signal split_input_14_U0_start_write : STD_LOGIC;
    signal forward_20_U0_ap_start : STD_LOGIC;
    signal forward_20_U0_ap_done : STD_LOGIC;
    signal forward_20_U0_ap_continue : STD_LOGIC;
    signal forward_20_U0_ap_idle : STD_LOGIC;
    signal forward_20_U0_ap_ready : STD_LOGIC;
    signal forward_20_U0_start_out : STD_LOGIC;
    signal forward_20_U0_start_write : STD_LOGIC;
    signal forward_20_U0_s_in_norm_read : STD_LOGIC;
    signal forward_20_U0_s_norm_out_din : STD_LOGIC_VECTOR (575 downto 0);
    signal forward_20_U0_s_norm_out_write : STD_LOGIC;
    signal forward_15_U0_ap_start : STD_LOGIC;
    signal forward_15_U0_ap_done : STD_LOGIC;
    signal forward_15_U0_ap_continue : STD_LOGIC;
    signal forward_15_U0_ap_idle : STD_LOGIC;
    signal forward_15_U0_ap_ready : STD_LOGIC;
    signal forward_15_U0_s_norm_out_read : STD_LOGIC;
    signal forward_15_U0_s_main_din : STD_LOGIC_VECTOR (575 downto 0);
    signal forward_15_U0_s_main_write : STD_LOGIC;
    signal forward_15_U0_s_main_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal forward_15_U0_s_main_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal forward_15_U0_s_gate_din : STD_LOGIC_VECTOR (575 downto 0);
    signal forward_15_U0_s_gate_write : STD_LOGIC;
    signal forward_15_U0_s_gate_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal forward_15_U0_s_gate_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal forward_22_U0_ap_start : STD_LOGIC;
    signal forward_22_U0_ap_done : STD_LOGIC;
    signal forward_22_U0_ap_continue : STD_LOGIC;
    signal forward_22_U0_ap_idle : STD_LOGIC;
    signal forward_22_U0_ap_ready : STD_LOGIC;
    signal forward_22_U0_s_main_read : STD_LOGIC;
    signal forward_22_U0_s_conv_out_din : STD_LOGIC_VECTOR (575 downto 0);
    signal forward_22_U0_s_conv_out_write : STD_LOGIC;
    signal forward_22_U0_s_conv_out_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal forward_22_U0_s_conv_out_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal forward_22_U0_start_out : STD_LOGIC;
    signal forward_22_U0_start_write : STD_LOGIC;
    signal forward_16_U0_ap_start : STD_LOGIC;
    signal forward_16_U0_ap_done : STD_LOGIC;
    signal forward_16_U0_ap_continue : STD_LOGIC;
    signal forward_16_U0_ap_idle : STD_LOGIC;
    signal forward_16_U0_ap_ready : STD_LOGIC;
    signal forward_16_U0_s_conv_out_read : STD_LOGIC;
    signal forward_16_U0_s_params_fwd_din : STD_LOGIC_VECTOR (2303 downto 0);
    signal forward_16_U0_s_params_fwd_write : STD_LOGIC;
    signal forward_16_U0_s_params_fwd_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal forward_16_U0_s_params_fwd_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal forward_17_U0_ap_start : STD_LOGIC;
    signal forward_17_U0_ap_done : STD_LOGIC;
    signal forward_17_U0_ap_continue : STD_LOGIC;
    signal forward_17_U0_ap_idle : STD_LOGIC;
    signal forward_17_U0_ap_ready : STD_LOGIC;
    signal forward_17_U0_s_ssm_out_din : STD_LOGIC_VECTOR (575 downto 0);
    signal forward_17_U0_s_ssm_out_write : STD_LOGIC;
    signal forward_17_U0_s_ssm_out_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal forward_17_U0_s_ssm_out_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal forward_17_U0_s_params_fwd_read : STD_LOGIC;
    signal forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o : STD_LOGIC_VECTOR (17 downto 0);
    signal forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld : STD_LOGIC;
    signal forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o : STD_LOGIC_VECTOR (17 downto 0);
    signal forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld : STD_LOGIC;
    signal forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o : STD_LOGIC_VECTOR (17 downto 0);
    signal forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld : STD_LOGIC;
    signal forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o : STD_LOGIC_VECTOR (17 downto 0);
    signal forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld : STD_LOGIC;
    signal forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o : STD_LOGIC_VECTOR (17 downto 0);
    signal forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld : STD_LOGIC;
    signal forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o : STD_LOGIC_VECTOR (17 downto 0);
    signal forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld : STD_LOGIC;
    signal forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o : STD_LOGIC_VECTOR (17 downto 0);
    signal forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld : STD_LOGIC;
    signal forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o : STD_LOGIC_VECTOR (17 downto 0);
    signal forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal forward_18_U0_ap_start : STD_LOGIC;
    signal forward_18_U0_ap_done : STD_LOGIC;
    signal forward_18_U0_ap_continue : STD_LOGIC;
    signal forward_18_U0_ap_idle : STD_LOGIC;
    signal forward_18_U0_ap_ready : STD_LOGIC;
    signal forward_18_U0_s_ssm_out_read : STD_LOGIC;
    signal forward_18_U0_s_gate_read : STD_LOGIC;
    signal forward_18_U0_s_res_read : STD_LOGIC;
    signal forward_18_U0_mamba_out_2_din : STD_LOGIC_VECTOR (575 downto 0);
    signal forward_18_U0_mamba_out_2_write : STD_LOGIC;
    signal p_lcssa94285_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa94285_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa94285_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa94285_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa94285_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa93283_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa93283_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa93283_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa93283_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa93283_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa92281_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa92281_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa92281_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa92281_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa92281_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa91279_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa91279_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa91279_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa91279_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa91279_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa90277_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa90277_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa90277_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa90277_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa90277_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa89275_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa89275_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa89275_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa89275_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa89275_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa88273_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa88273_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa88273_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa88273_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa88273_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa87271_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa87271_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa87271_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa87271_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa87271_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa62221_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa62221_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa62221_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa62221_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa62221_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa61219_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa61219_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa61219_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa61219_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa61219_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa60217_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa60217_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa60217_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa60217_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa60217_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa59215_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa59215_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa59215_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa59215_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa59215_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa58213_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa58213_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa58213_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa58213_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa58213_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa57211_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa57211_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa57211_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa57211_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa57211_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa56209_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa56209_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa56209_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa56209_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa56209_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa55207_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa55207_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa55207_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa55207_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa55207_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa30157_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa30157_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa30157_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa30157_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa30157_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa29155_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa29155_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa29155_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa29155_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa29155_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa28153_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa28153_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa28153_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa28153_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa28153_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa27151_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa27151_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa27151_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa27151_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa27151_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa26149_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa26149_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa26149_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa26149_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa26149_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa25147_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa25147_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa25147_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa25147_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa25147_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa24145_loc_i_channel_full_n : STD_LOGIC;
    signal p_lcssa24145_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa24145_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa24145_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa24145_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa23143_loc_i_channel_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lcssa23143_loc_i_channel_empty_n : STD_LOGIC;
    signal p_lcssa23143_loc_i_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_lcssa23143_loc_i_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal s_res_i_full_n : STD_LOGIC;
    signal s_res_i_dout : STD_LOGIC_VECTOR (575 downto 0);
    signal s_res_i_empty_n : STD_LOGIC;
    signal s_res_i_num_data_valid : STD_LOGIC_VECTOR (10 downto 0);
    signal s_res_i_fifo_cap : STD_LOGIC_VECTOR (10 downto 0);
    signal s_in_norm_i_full_n : STD_LOGIC;
    signal s_in_norm_i_dout : STD_LOGIC_VECTOR (575 downto 0);
    signal s_in_norm_i_empty_n : STD_LOGIC;
    signal s_in_norm_i_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal s_in_norm_i_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal s_norm_out_i_full_n : STD_LOGIC;
    signal s_norm_out_i_dout : STD_LOGIC_VECTOR (575 downto 0);
    signal s_norm_out_i_empty_n : STD_LOGIC;
    signal s_norm_out_i_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal s_norm_out_i_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal s_main_i_full_n : STD_LOGIC;
    signal s_main_i_dout : STD_LOGIC_VECTOR (575 downto 0);
    signal s_main_i_empty_n : STD_LOGIC;
    signal s_main_i_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal s_main_i_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal s_gate_i_full_n : STD_LOGIC;
    signal s_gate_i_dout : STD_LOGIC_VECTOR (575 downto 0);
    signal s_gate_i_empty_n : STD_LOGIC;
    signal s_gate_i_num_data_valid : STD_LOGIC_VECTOR (10 downto 0);
    signal s_gate_i_fifo_cap : STD_LOGIC_VECTOR (10 downto 0);
    signal s_conv_out_i_full_n : STD_LOGIC;
    signal s_conv_out_i_dout : STD_LOGIC_VECTOR (575 downto 0);
    signal s_conv_out_i_empty_n : STD_LOGIC;
    signal s_conv_out_i_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal s_conv_out_i_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal s_params_fwd_i_full_n : STD_LOGIC;
    signal s_params_fwd_i_dout : STD_LOGIC_VECTOR (2303 downto 0);
    signal s_params_fwd_i_empty_n : STD_LOGIC;
    signal s_params_fwd_i_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal s_params_fwd_i_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal s_ssm_out_i_full_n : STD_LOGIC;
    signal s_ssm_out_i_dout : STD_LOGIC_VECTOR (575 downto 0);
    signal s_ssm_out_i_empty_n : STD_LOGIC;
    signal s_ssm_out_i_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal s_ssm_out_i_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_split_input_14_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_split_input_14_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_forward_17_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_forward_17_U0_ap_ready : STD_LOGIC;
    signal start_for_forward_20_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_forward_20_U0_full_n : STD_LOGIC;
    signal start_for_forward_20_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_forward_20_U0_empty_n : STD_LOGIC;
    signal start_for_forward_18_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_forward_18_U0_full_n : STD_LOGIC;
    signal start_for_forward_18_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_forward_18_U0_empty_n : STD_LOGIC;
    signal start_for_forward_15_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_forward_15_U0_full_n : STD_LOGIC;
    signal start_for_forward_15_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_forward_15_U0_empty_n : STD_LOGIC;
    signal start_for_forward_16_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_forward_16_U0_full_n : STD_LOGIC;
    signal start_for_forward_16_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_forward_16_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component unet_pvm_top_run_Loop_VITIS_LOOP_87_3_proc_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component unet_pvm_top_split_input_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mamba_in_2_dout : IN STD_LOGIC_VECTOR (575 downto 0);
        mamba_in_2_empty_n : IN STD_LOGIC;
        mamba_in_2_read : OUT STD_LOGIC;
        s_res_din : OUT STD_LOGIC_VECTOR (575 downto 0);
        s_res_full_n : IN STD_LOGIC;
        s_res_write : OUT STD_LOGIC;
        s_res_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        s_res_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        s_in_norm_din : OUT STD_LOGIC_VECTOR (575 downto 0);
        s_in_norm_full_n : IN STD_LOGIC;
        s_in_norm_write : OUT STD_LOGIC;
        s_in_norm_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        s_in_norm_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component unet_pvm_top_forward_20 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        s_in_norm_dout : IN STD_LOGIC_VECTOR (575 downto 0);
        s_in_norm_empty_n : IN STD_LOGIC;
        s_in_norm_read : OUT STD_LOGIC;
        s_in_norm_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        s_in_norm_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        s_norm_out_din : OUT STD_LOGIC_VECTOR (575 downto 0);
        s_norm_out_full_n : IN STD_LOGIC;
        s_norm_out_write : OUT STD_LOGIC;
        s_norm_out_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        s_norm_out_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component unet_pvm_top_forward_15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_norm_out_dout : IN STD_LOGIC_VECTOR (575 downto 0);
        s_norm_out_empty_n : IN STD_LOGIC;
        s_norm_out_read : OUT STD_LOGIC;
        s_norm_out_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        s_norm_out_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        s_main_din : OUT STD_LOGIC_VECTOR (575 downto 0);
        s_main_full_n : IN STD_LOGIC;
        s_main_write : OUT STD_LOGIC;
        s_main_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        s_main_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        s_gate_din : OUT STD_LOGIC_VECTOR (575 downto 0);
        s_gate_full_n : IN STD_LOGIC;
        s_gate_write : OUT STD_LOGIC;
        s_gate_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        s_gate_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component unet_pvm_top_forward_22 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_main_dout : IN STD_LOGIC_VECTOR (575 downto 0);
        s_main_empty_n : IN STD_LOGIC;
        s_main_read : OUT STD_LOGIC;
        s_main_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        s_main_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        s_conv_out_din : OUT STD_LOGIC_VECTOR (575 downto 0);
        s_conv_out_full_n : IN STD_LOGIC;
        s_conv_out_write : OUT STD_LOGIC;
        s_conv_out_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        s_conv_out_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (17 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component unet_pvm_top_forward_16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_conv_out_dout : IN STD_LOGIC_VECTOR (575 downto 0);
        s_conv_out_empty_n : IN STD_LOGIC;
        s_conv_out_read : OUT STD_LOGIC;
        s_conv_out_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        s_conv_out_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        s_params_fwd_din : OUT STD_LOGIC_VECTOR (2303 downto 0);
        s_params_fwd_full_n : IN STD_LOGIC;
        s_params_fwd_write : OUT STD_LOGIC;
        s_params_fwd_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        s_params_fwd_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component unet_pvm_top_forward_17 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_ssm_out_din : OUT STD_LOGIC_VECTOR (575 downto 0);
        s_ssm_out_full_n : IN STD_LOGIC;
        s_ssm_out_write : OUT STD_LOGIC;
        s_ssm_out_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        s_ssm_out_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        s_params_fwd_dout : IN STD_LOGIC_VECTOR (2303 downto 0);
        s_params_fwd_empty_n : IN STD_LOGIC;
        s_params_fwd_read : OUT STD_LOGIC;
        s_params_fwd_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        s_params_fwd_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld : OUT STD_LOGIC;
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i : IN STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o : OUT STD_LOGIC_VECTOR (17 downto 0);
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld : OUT STD_LOGIC );
    end component;


    component unet_pvm_top_forward_18 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_ssm_out_dout : IN STD_LOGIC_VECTOR (575 downto 0);
        s_ssm_out_empty_n : IN STD_LOGIC;
        s_ssm_out_read : OUT STD_LOGIC;
        s_ssm_out_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        s_ssm_out_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        s_gate_dout : IN STD_LOGIC_VECTOR (575 downto 0);
        s_gate_empty_n : IN STD_LOGIC;
        s_gate_read : OUT STD_LOGIC;
        s_gate_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        s_gate_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        s_res_dout : IN STD_LOGIC_VECTOR (575 downto 0);
        s_res_empty_n : IN STD_LOGIC;
        s_res_read : OUT STD_LOGIC;
        s_res_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        s_res_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        mamba_out_2_din : OUT STD_LOGIC_VECTOR (575 downto 0);
        mamba_out_2_full_n : IN STD_LOGIC;
        mamba_out_2_write : OUT STD_LOGIC );
    end component;


    component unet_pvm_top_fifo_w18_d4_S_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (17 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (17 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component unet_pvm_top_fifo_w576_d1024_A_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (575 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (575 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (10 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component unet_pvm_top_fifo_w576_d16_A_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (575 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (575 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component unet_pvm_top_fifo_w2304_d16_A_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (2303 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (2303 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component unet_pvm_top_start_for_forward_20_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component unet_pvm_top_start_for_forward_18_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component unet_pvm_top_start_for_forward_15_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component unet_pvm_top_start_for_forward_16_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    run_Loop_VITIS_LOOP_87_3_proc_9_U0 : component unet_pvm_top_run_Loop_VITIS_LOOP_87_3_proc_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_start,
        ap_done => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_done,
        ap_continue => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_continue,
        ap_idle => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_idle,
        ap_ready => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_ready,
        ap_return_0 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_0,
        ap_return_1 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_1,
        ap_return_2 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_2,
        ap_return_3 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_3,
        ap_return_4 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_4,
        ap_return_5 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_5,
        ap_return_6 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_6,
        ap_return_7 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_7,
        ap_return_8 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_8,
        ap_return_9 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_9,
        ap_return_10 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_10,
        ap_return_11 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_11,
        ap_return_12 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_12,
        ap_return_13 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_13,
        ap_return_14 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_14,
        ap_return_15 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_15,
        ap_return_16 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_16,
        ap_return_17 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_17,
        ap_return_18 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_18,
        ap_return_19 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_19,
        ap_return_20 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_20,
        ap_return_21 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_21,
        ap_return_22 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_22,
        ap_return_23 => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_23);

    split_input_14_U0 : component unet_pvm_top_split_input_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => split_input_14_U0_ap_start,
        start_full_n => split_input_14_U0_start_full_n,
        ap_done => split_input_14_U0_ap_done,
        ap_continue => split_input_14_U0_ap_continue,
        ap_idle => split_input_14_U0_ap_idle,
        ap_ready => split_input_14_U0_ap_ready,
        mamba_in_2_dout => mamba_in_2_dout,
        mamba_in_2_empty_n => mamba_in_2_empty_n,
        mamba_in_2_read => split_input_14_U0_mamba_in_2_read,
        s_res_din => split_input_14_U0_s_res_din,
        s_res_full_n => s_res_i_full_n,
        s_res_write => split_input_14_U0_s_res_write,
        s_res_num_data_valid => split_input_14_U0_s_res_num_data_valid,
        s_res_fifo_cap => split_input_14_U0_s_res_fifo_cap,
        s_in_norm_din => split_input_14_U0_s_in_norm_din,
        s_in_norm_full_n => s_in_norm_i_full_n,
        s_in_norm_write => split_input_14_U0_s_in_norm_write,
        s_in_norm_num_data_valid => split_input_14_U0_s_in_norm_num_data_valid,
        s_in_norm_fifo_cap => split_input_14_U0_s_in_norm_fifo_cap,
        start_out => split_input_14_U0_start_out,
        start_write => split_input_14_U0_start_write);

    forward_20_U0 : component unet_pvm_top_forward_20
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => forward_20_U0_ap_start,
        start_full_n => start_for_forward_15_U0_full_n,
        ap_done => forward_20_U0_ap_done,
        ap_continue => forward_20_U0_ap_continue,
        ap_idle => forward_20_U0_ap_idle,
        ap_ready => forward_20_U0_ap_ready,
        start_out => forward_20_U0_start_out,
        start_write => forward_20_U0_start_write,
        s_in_norm_dout => s_in_norm_i_dout,
        s_in_norm_empty_n => s_in_norm_i_empty_n,
        s_in_norm_read => forward_20_U0_s_in_norm_read,
        s_in_norm_num_data_valid => s_in_norm_i_num_data_valid,
        s_in_norm_fifo_cap => s_in_norm_i_fifo_cap,
        s_norm_out_din => forward_20_U0_s_norm_out_din,
        s_norm_out_full_n => s_norm_out_i_full_n,
        s_norm_out_write => forward_20_U0_s_norm_out_write,
        s_norm_out_num_data_valid => s_norm_out_i_num_data_valid,
        s_norm_out_fifo_cap => s_norm_out_i_fifo_cap);

    forward_15_U0 : component unet_pvm_top_forward_15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => forward_15_U0_ap_start,
        ap_done => forward_15_U0_ap_done,
        ap_continue => forward_15_U0_ap_continue,
        ap_idle => forward_15_U0_ap_idle,
        ap_ready => forward_15_U0_ap_ready,
        s_norm_out_dout => s_norm_out_i_dout,
        s_norm_out_empty_n => s_norm_out_i_empty_n,
        s_norm_out_read => forward_15_U0_s_norm_out_read,
        s_norm_out_num_data_valid => s_norm_out_i_num_data_valid,
        s_norm_out_fifo_cap => s_norm_out_i_fifo_cap,
        s_main_din => forward_15_U0_s_main_din,
        s_main_full_n => s_main_i_full_n,
        s_main_write => forward_15_U0_s_main_write,
        s_main_num_data_valid => forward_15_U0_s_main_num_data_valid,
        s_main_fifo_cap => forward_15_U0_s_main_fifo_cap,
        s_gate_din => forward_15_U0_s_gate_din,
        s_gate_full_n => s_gate_i_full_n,
        s_gate_write => forward_15_U0_s_gate_write,
        s_gate_num_data_valid => forward_15_U0_s_gate_num_data_valid,
        s_gate_fifo_cap => forward_15_U0_s_gate_fifo_cap);

    forward_22_U0 : component unet_pvm_top_forward_22
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => forward_22_U0_ap_start,
        start_full_n => start_for_forward_16_U0_full_n,
        ap_done => forward_22_U0_ap_done,
        ap_continue => forward_22_U0_ap_continue,
        ap_idle => forward_22_U0_ap_idle,
        ap_ready => forward_22_U0_ap_ready,
        s_main_dout => s_main_i_dout,
        s_main_empty_n => s_main_i_empty_n,
        s_main_read => forward_22_U0_s_main_read,
        s_main_num_data_valid => s_main_i_num_data_valid,
        s_main_fifo_cap => s_main_i_fifo_cap,
        s_conv_out_din => forward_22_U0_s_conv_out_din,
        s_conv_out_full_n => s_conv_out_i_full_n,
        s_conv_out_write => forward_22_U0_s_conv_out_write,
        s_conv_out_num_data_valid => forward_22_U0_s_conv_out_num_data_valid,
        s_conv_out_fifo_cap => forward_22_U0_s_conv_out_fifo_cap,
        start_out => forward_22_U0_start_out,
        start_write => forward_22_U0_start_write,
        p_read => p_lcssa62221_loc_i_channel_dout,
        p_read1 => p_lcssa61219_loc_i_channel_dout,
        p_read2 => p_lcssa60217_loc_i_channel_dout,
        p_read3 => p_lcssa59215_loc_i_channel_dout,
        p_read4 => p_lcssa58213_loc_i_channel_dout,
        p_read5 => p_lcssa57211_loc_i_channel_dout,
        p_read6 => p_lcssa56209_loc_i_channel_dout,
        p_read7 => p_lcssa55207_loc_i_channel_dout,
        p_read8 => p_lcssa30157_loc_i_channel_dout,
        p_read9 => p_lcssa29155_loc_i_channel_dout,
        p_read10 => p_lcssa28153_loc_i_channel_dout,
        p_read11 => p_lcssa27151_loc_i_channel_dout,
        p_read12 => p_lcssa26149_loc_i_channel_dout,
        p_read13 => p_lcssa25147_loc_i_channel_dout,
        p_read14 => p_lcssa24145_loc_i_channel_dout,
        p_read15 => p_lcssa23143_loc_i_channel_dout,
        p_read16 => p_lcssa94285_loc_i_channel_dout,
        p_read17 => p_lcssa93283_loc_i_channel_dout,
        p_read18 => p_lcssa92281_loc_i_channel_dout,
        p_read19 => p_lcssa91279_loc_i_channel_dout,
        p_read20 => p_lcssa90277_loc_i_channel_dout,
        p_read21 => p_lcssa89275_loc_i_channel_dout,
        p_read22 => p_lcssa88273_loc_i_channel_dout,
        p_read23 => p_lcssa87271_loc_i_channel_dout);

    forward_16_U0 : component unet_pvm_top_forward_16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => forward_16_U0_ap_start,
        ap_done => forward_16_U0_ap_done,
        ap_continue => forward_16_U0_ap_continue,
        ap_idle => forward_16_U0_ap_idle,
        ap_ready => forward_16_U0_ap_ready,
        s_conv_out_dout => s_conv_out_i_dout,
        s_conv_out_empty_n => s_conv_out_i_empty_n,
        s_conv_out_read => forward_16_U0_s_conv_out_read,
        s_conv_out_num_data_valid => s_conv_out_i_num_data_valid,
        s_conv_out_fifo_cap => s_conv_out_i_fifo_cap,
        s_params_fwd_din => forward_16_U0_s_params_fwd_din,
        s_params_fwd_full_n => s_params_fwd_i_full_n,
        s_params_fwd_write => forward_16_U0_s_params_fwd_write,
        s_params_fwd_num_data_valid => forward_16_U0_s_params_fwd_num_data_valid,
        s_params_fwd_fifo_cap => forward_16_U0_s_params_fwd_fifo_cap);

    forward_17_U0 : component unet_pvm_top_forward_17
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => forward_17_U0_ap_start,
        ap_done => forward_17_U0_ap_done,
        ap_continue => forward_17_U0_ap_continue,
        ap_idle => forward_17_U0_ap_idle,
        ap_ready => forward_17_U0_ap_ready,
        s_ssm_out_din => forward_17_U0_s_ssm_out_din,
        s_ssm_out_full_n => s_ssm_out_i_full_n,
        s_ssm_out_write => forward_17_U0_s_ssm_out_write,
        s_ssm_out_num_data_valid => forward_17_U0_s_ssm_out_num_data_valid,
        s_ssm_out_fifo_cap => forward_17_U0_s_ssm_out_fifo_cap,
        s_params_fwd_dout => s_params_fwd_i_dout,
        s_params_fwd_empty_n => s_params_fwd_i_empty_n,
        s_params_fwd_read => forward_17_U0_s_params_fwd_read,
        s_params_fwd_num_data_valid => s_params_fwd_i_num_data_valid,
        s_params_fwd_fifo_cap => s_params_fwd_i_fifo_cap,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o => forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld => forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o => forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld => forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o => forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld => forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o => forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld => forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o => forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld => forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o => forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld => forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o => forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld => forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i => forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o => forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld => forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld);

    forward_18_U0 : component unet_pvm_top_forward_18
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => forward_18_U0_ap_start,
        ap_done => forward_18_U0_ap_done,
        ap_continue => forward_18_U0_ap_continue,
        ap_idle => forward_18_U0_ap_idle,
        ap_ready => forward_18_U0_ap_ready,
        s_ssm_out_dout => s_ssm_out_i_dout,
        s_ssm_out_empty_n => s_ssm_out_i_empty_n,
        s_ssm_out_read => forward_18_U0_s_ssm_out_read,
        s_ssm_out_num_data_valid => s_ssm_out_i_num_data_valid,
        s_ssm_out_fifo_cap => s_ssm_out_i_fifo_cap,
        s_gate_dout => s_gate_i_dout,
        s_gate_empty_n => s_gate_i_empty_n,
        s_gate_read => forward_18_U0_s_gate_read,
        s_gate_num_data_valid => s_gate_i_num_data_valid,
        s_gate_fifo_cap => s_gate_i_fifo_cap,
        s_res_dout => s_res_i_dout,
        s_res_empty_n => s_res_i_empty_n,
        s_res_read => forward_18_U0_s_res_read,
        s_res_num_data_valid => s_res_i_num_data_valid,
        s_res_fifo_cap => s_res_i_fifo_cap,
        mamba_out_2_din => forward_18_U0_mamba_out_2_din,
        mamba_out_2_full_n => mamba_out_2_full_n,
        mamba_out_2_write => forward_18_U0_mamba_out_2_write);

    p_lcssa94285_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_0,
        if_full_n => p_lcssa94285_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa94285_loc_i_channel_dout,
        if_empty_n => p_lcssa94285_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa94285_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa94285_loc_i_channel_fifo_cap);

    p_lcssa93283_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_1,
        if_full_n => p_lcssa93283_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa93283_loc_i_channel_dout,
        if_empty_n => p_lcssa93283_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa93283_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa93283_loc_i_channel_fifo_cap);

    p_lcssa92281_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_2,
        if_full_n => p_lcssa92281_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa92281_loc_i_channel_dout,
        if_empty_n => p_lcssa92281_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa92281_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa92281_loc_i_channel_fifo_cap);

    p_lcssa91279_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_3,
        if_full_n => p_lcssa91279_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa91279_loc_i_channel_dout,
        if_empty_n => p_lcssa91279_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa91279_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa91279_loc_i_channel_fifo_cap);

    p_lcssa90277_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_4,
        if_full_n => p_lcssa90277_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa90277_loc_i_channel_dout,
        if_empty_n => p_lcssa90277_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa90277_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa90277_loc_i_channel_fifo_cap);

    p_lcssa89275_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_5,
        if_full_n => p_lcssa89275_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa89275_loc_i_channel_dout,
        if_empty_n => p_lcssa89275_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa89275_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa89275_loc_i_channel_fifo_cap);

    p_lcssa88273_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_6,
        if_full_n => p_lcssa88273_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa88273_loc_i_channel_dout,
        if_empty_n => p_lcssa88273_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa88273_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa88273_loc_i_channel_fifo_cap);

    p_lcssa87271_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_7,
        if_full_n => p_lcssa87271_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa87271_loc_i_channel_dout,
        if_empty_n => p_lcssa87271_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa87271_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa87271_loc_i_channel_fifo_cap);

    p_lcssa62221_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_8,
        if_full_n => p_lcssa62221_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa62221_loc_i_channel_dout,
        if_empty_n => p_lcssa62221_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa62221_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa62221_loc_i_channel_fifo_cap);

    p_lcssa61219_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_9,
        if_full_n => p_lcssa61219_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa61219_loc_i_channel_dout,
        if_empty_n => p_lcssa61219_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa61219_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa61219_loc_i_channel_fifo_cap);

    p_lcssa60217_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_10,
        if_full_n => p_lcssa60217_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa60217_loc_i_channel_dout,
        if_empty_n => p_lcssa60217_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa60217_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa60217_loc_i_channel_fifo_cap);

    p_lcssa59215_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_11,
        if_full_n => p_lcssa59215_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa59215_loc_i_channel_dout,
        if_empty_n => p_lcssa59215_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa59215_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa59215_loc_i_channel_fifo_cap);

    p_lcssa58213_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_12,
        if_full_n => p_lcssa58213_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa58213_loc_i_channel_dout,
        if_empty_n => p_lcssa58213_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa58213_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa58213_loc_i_channel_fifo_cap);

    p_lcssa57211_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_13,
        if_full_n => p_lcssa57211_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa57211_loc_i_channel_dout,
        if_empty_n => p_lcssa57211_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa57211_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa57211_loc_i_channel_fifo_cap);

    p_lcssa56209_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_14,
        if_full_n => p_lcssa56209_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa56209_loc_i_channel_dout,
        if_empty_n => p_lcssa56209_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa56209_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa56209_loc_i_channel_fifo_cap);

    p_lcssa55207_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_15,
        if_full_n => p_lcssa55207_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa55207_loc_i_channel_dout,
        if_empty_n => p_lcssa55207_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa55207_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa55207_loc_i_channel_fifo_cap);

    p_lcssa30157_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_16,
        if_full_n => p_lcssa30157_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa30157_loc_i_channel_dout,
        if_empty_n => p_lcssa30157_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa30157_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa30157_loc_i_channel_fifo_cap);

    p_lcssa29155_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_17,
        if_full_n => p_lcssa29155_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa29155_loc_i_channel_dout,
        if_empty_n => p_lcssa29155_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa29155_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa29155_loc_i_channel_fifo_cap);

    p_lcssa28153_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_18,
        if_full_n => p_lcssa28153_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa28153_loc_i_channel_dout,
        if_empty_n => p_lcssa28153_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa28153_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa28153_loc_i_channel_fifo_cap);

    p_lcssa27151_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_19,
        if_full_n => p_lcssa27151_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa27151_loc_i_channel_dout,
        if_empty_n => p_lcssa27151_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa27151_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa27151_loc_i_channel_fifo_cap);

    p_lcssa26149_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_20,
        if_full_n => p_lcssa26149_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa26149_loc_i_channel_dout,
        if_empty_n => p_lcssa26149_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa26149_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa26149_loc_i_channel_fifo_cap);

    p_lcssa25147_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_21,
        if_full_n => p_lcssa25147_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa25147_loc_i_channel_dout,
        if_empty_n => p_lcssa25147_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa25147_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa25147_loc_i_channel_fifo_cap);

    p_lcssa24145_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_22,
        if_full_n => p_lcssa24145_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa24145_loc_i_channel_dout,
        if_empty_n => p_lcssa24145_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa24145_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa24145_loc_i_channel_fifo_cap);

    p_lcssa23143_loc_i_channel_U : component unet_pvm_top_fifo_w18_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_return_23,
        if_full_n => p_lcssa23143_loc_i_channel_full_n,
        if_write => ap_channel_done_p_lcssa23143_loc_i_channel,
        if_dout => p_lcssa23143_loc_i_channel_dout,
        if_empty_n => p_lcssa23143_loc_i_channel_empty_n,
        if_read => forward_22_U0_ap_ready,
        if_num_data_valid => p_lcssa23143_loc_i_channel_num_data_valid,
        if_fifo_cap => p_lcssa23143_loc_i_channel_fifo_cap);

    s_res_i_U : component unet_pvm_top_fifo_w576_d1024_A_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_input_14_U0_s_res_din,
        if_full_n => s_res_i_full_n,
        if_write => split_input_14_U0_s_res_write,
        if_dout => s_res_i_dout,
        if_empty_n => s_res_i_empty_n,
        if_read => forward_18_U0_s_res_read,
        if_num_data_valid => s_res_i_num_data_valid,
        if_fifo_cap => s_res_i_fifo_cap);

    s_in_norm_i_U : component unet_pvm_top_fifo_w576_d16_A_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_input_14_U0_s_in_norm_din,
        if_full_n => s_in_norm_i_full_n,
        if_write => split_input_14_U0_s_in_norm_write,
        if_dout => s_in_norm_i_dout,
        if_empty_n => s_in_norm_i_empty_n,
        if_read => forward_20_U0_s_in_norm_read,
        if_num_data_valid => s_in_norm_i_num_data_valid,
        if_fifo_cap => s_in_norm_i_fifo_cap);

    s_norm_out_i_U : component unet_pvm_top_fifo_w576_d16_A_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => forward_20_U0_s_norm_out_din,
        if_full_n => s_norm_out_i_full_n,
        if_write => forward_20_U0_s_norm_out_write,
        if_dout => s_norm_out_i_dout,
        if_empty_n => s_norm_out_i_empty_n,
        if_read => forward_15_U0_s_norm_out_read,
        if_num_data_valid => s_norm_out_i_num_data_valid,
        if_fifo_cap => s_norm_out_i_fifo_cap);

    s_main_i_U : component unet_pvm_top_fifo_w576_d16_A_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => forward_15_U0_s_main_din,
        if_full_n => s_main_i_full_n,
        if_write => forward_15_U0_s_main_write,
        if_dout => s_main_i_dout,
        if_empty_n => s_main_i_empty_n,
        if_read => forward_22_U0_s_main_read,
        if_num_data_valid => s_main_i_num_data_valid,
        if_fifo_cap => s_main_i_fifo_cap);

    s_gate_i_U : component unet_pvm_top_fifo_w576_d1024_A_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => forward_15_U0_s_gate_din,
        if_full_n => s_gate_i_full_n,
        if_write => forward_15_U0_s_gate_write,
        if_dout => s_gate_i_dout,
        if_empty_n => s_gate_i_empty_n,
        if_read => forward_18_U0_s_gate_read,
        if_num_data_valid => s_gate_i_num_data_valid,
        if_fifo_cap => s_gate_i_fifo_cap);

    s_conv_out_i_U : component unet_pvm_top_fifo_w576_d16_A_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => forward_22_U0_s_conv_out_din,
        if_full_n => s_conv_out_i_full_n,
        if_write => forward_22_U0_s_conv_out_write,
        if_dout => s_conv_out_i_dout,
        if_empty_n => s_conv_out_i_empty_n,
        if_read => forward_16_U0_s_conv_out_read,
        if_num_data_valid => s_conv_out_i_num_data_valid,
        if_fifo_cap => s_conv_out_i_fifo_cap);

    s_params_fwd_i_U : component unet_pvm_top_fifo_w2304_d16_A_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => forward_16_U0_s_params_fwd_din,
        if_full_n => s_params_fwd_i_full_n,
        if_write => forward_16_U0_s_params_fwd_write,
        if_dout => s_params_fwd_i_dout,
        if_empty_n => s_params_fwd_i_empty_n,
        if_read => forward_17_U0_s_params_fwd_read,
        if_num_data_valid => s_params_fwd_i_num_data_valid,
        if_fifo_cap => s_params_fwd_i_fifo_cap);

    s_ssm_out_i_U : component unet_pvm_top_fifo_w576_d16_A_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => forward_17_U0_s_ssm_out_din,
        if_full_n => s_ssm_out_i_full_n,
        if_write => forward_17_U0_s_ssm_out_write,
        if_dout => s_ssm_out_i_dout,
        if_empty_n => s_ssm_out_i_empty_n,
        if_read => forward_18_U0_s_ssm_out_read,
        if_num_data_valid => s_ssm_out_i_num_data_valid,
        if_fifo_cap => s_ssm_out_i_fifo_cap);

    start_for_forward_20_U0_U : component unet_pvm_top_start_for_forward_20_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_forward_20_U0_din,
        if_full_n => start_for_forward_20_U0_full_n,
        if_write => split_input_14_U0_start_write,
        if_dout => start_for_forward_20_U0_dout,
        if_empty_n => start_for_forward_20_U0_empty_n,
        if_read => forward_20_U0_ap_ready);

    start_for_forward_18_U0_U : component unet_pvm_top_start_for_forward_18_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_forward_18_U0_din,
        if_full_n => start_for_forward_18_U0_full_n,
        if_write => split_input_14_U0_start_write,
        if_dout => start_for_forward_18_U0_dout,
        if_empty_n => start_for_forward_18_U0_empty_n,
        if_read => forward_18_U0_ap_ready);

    start_for_forward_15_U0_U : component unet_pvm_top_start_for_forward_15_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_forward_15_U0_din,
        if_full_n => start_for_forward_15_U0_full_n,
        if_write => forward_20_U0_start_write,
        if_dout => start_for_forward_15_U0_dout,
        if_empty_n => start_for_forward_15_U0_empty_n,
        if_read => forward_15_U0_ap_ready);

    start_for_forward_16_U0_U : component unet_pvm_top_start_for_forward_16_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_forward_16_U0_din,
        if_full_n => start_for_forward_16_U0_full_n,
        if_write => forward_22_U0_start_write,
        if_dout => start_for_forward_16_U0_dout,
        if_empty_n => start_for_forward_16_U0_empty_n,
        if_read => forward_16_U0_ap_ready);





    ap_sync_reg_channel_write_p_lcssa23143_loc_i_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_p_lcssa23143_loc_i_channel <= ap_const_logic_0;
            else
                if (((run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_done and run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_p_lcssa23143_loc_i_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_p_lcssa23143_loc_i_channel <= ap_sync_channel_write_p_lcssa23143_loc_i_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_forward_17_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_forward_17_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_forward_17_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_forward_17_U0_ap_ready <= ap_sync_forward_17_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_ready <= ap_sync_run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_split_input_14_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_split_input_14_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_split_input_14_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_split_input_14_U0_ap_ready <= ap_sync_split_input_14_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_done_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_sync_done <= (forward_18_U0_ap_done and forward_17_U0_ap_done and not(ap_sync_continue));
        end if;
    end process;

    ap_sync_ready_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_sync_ready <= (not(ap_sync_ready) and ap_sync_split_input_14_U0_ap_ready and ap_sync_run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_ready and ap_sync_forward_17_U0_ap_ready and ap_start);
        end if;
    end process;
    ap_channel_done_p_lcssa23143_loc_i_channel <= (run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_done and (ap_sync_reg_channel_write_p_lcssa23143_loc_i_channel xor ap_const_logic_1));
    ap_done <= ap_sync_done;
    ap_idle <= (split_input_14_U0_ap_idle and run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_idle and forward_22_U0_ap_idle and forward_20_U0_ap_idle and forward_18_U0_ap_idle and forward_17_U0_ap_idle and forward_16_U0_ap_idle and forward_15_U0_ap_idle and (p_lcssa94285_loc_i_channel_empty_n xor ap_const_logic_1));
    ap_ready <= ap_sync_ready;
    ap_sync_channel_write_p_lcssa23143_loc_i_channel <= ((p_lcssa23143_loc_i_channel_full_n and ap_channel_done_p_lcssa23143_loc_i_channel) or ap_sync_reg_channel_write_p_lcssa23143_loc_i_channel);
    ap_sync_continue <= (ap_sync_done and ap_continue);
    ap_sync_forward_17_U0_ap_ready <= (forward_17_U0_ap_ready or ap_sync_reg_forward_17_U0_ap_ready);
    ap_sync_run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_ready <= (run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_ready or ap_sync_reg_run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_ready);
    ap_sync_split_input_14_U0_ap_ready <= (split_input_14_U0_ap_ready or ap_sync_reg_split_input_14_U0_ap_ready);
    forward_15_U0_ap_continue <= ap_const_logic_1;
    forward_15_U0_ap_start <= start_for_forward_15_U0_empty_n;
    forward_15_U0_s_gate_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(s_gate_i_fifo_cap),11))),32));
    forward_15_U0_s_gate_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(s_gate_i_num_data_valid),11))),32));
    forward_15_U0_s_main_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(s_main_i_fifo_cap),5))),32));
    forward_15_U0_s_main_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(s_main_i_num_data_valid),5))),32));
    forward_16_U0_ap_continue <= ap_const_logic_1;
    forward_16_U0_ap_start <= start_for_forward_16_U0_empty_n;
    forward_16_U0_s_params_fwd_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(s_params_fwd_i_fifo_cap),5))),32));
    forward_16_U0_s_params_fwd_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(s_params_fwd_i_num_data_valid),5))),32));
    forward_17_U0_ap_continue <= ap_sync_continue;
    forward_17_U0_ap_start <= ((ap_sync_reg_forward_17_U0_ap_ready xor ap_const_logic_1) and not(ap_sync_ready) and ap_start);
    forward_17_U0_s_ssm_out_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(s_ssm_out_i_fifo_cap),5))),32));
    forward_17_U0_s_ssm_out_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(s_ssm_out_i_num_data_valid),5))),32));
    forward_18_U0_ap_continue <= ap_sync_continue;
    forward_18_U0_ap_start <= start_for_forward_18_U0_empty_n;
    forward_20_U0_ap_continue <= ap_const_logic_1;
    forward_20_U0_ap_start <= start_for_forward_20_U0_empty_n;
    forward_22_U0_ap_continue <= ap_const_logic_1;
    forward_22_U0_ap_start <= p_lcssa94285_loc_i_channel_empty_n;
    forward_22_U0_s_conv_out_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(s_conv_out_i_fifo_cap),5))),32));
    forward_22_U0_s_conv_out_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(s_conv_out_i_num_data_valid),5))),32));
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o <= forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld <= forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o <= forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld <= forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o <= forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld <= forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o <= forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld <= forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o <= forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld <= forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o <= forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld <= forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o <= forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld <= forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_o <= forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o;
    forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld <= forward_17_U0_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld;
    mamba_in_2_read <= split_input_14_U0_mamba_in_2_read;
    mamba_out_2_din <= forward_18_U0_mamba_out_2_din;
    mamba_out_2_write <= forward_18_U0_mamba_out_2_write;
    run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_continue <= ap_sync_channel_write_p_lcssa23143_loc_i_channel;
    run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_start <= ((ap_sync_reg_run_Loop_VITIS_LOOP_87_3_proc_9_U0_ap_ready xor ap_const_logic_1) and not(ap_sync_ready) and ap_start);
    split_input_14_U0_ap_continue <= ap_const_logic_1;
    split_input_14_U0_ap_start <= ((ap_sync_reg_split_input_14_U0_ap_ready xor ap_const_logic_1) and not(ap_sync_ready) and ap_start);
    split_input_14_U0_s_in_norm_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(s_in_norm_i_fifo_cap),5))),32));
    split_input_14_U0_s_in_norm_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(s_in_norm_i_num_data_valid),5))),32));
    split_input_14_U0_s_res_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(s_res_i_fifo_cap),11))),32));
    split_input_14_U0_s_res_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(s_res_i_num_data_valid),11))),32));
    split_input_14_U0_start_full_n <= (start_for_forward_20_U0_full_n and start_for_forward_18_U0_full_n);
    start_for_forward_15_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_forward_16_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_forward_18_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_forward_20_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
