[connectivity]
sp=reEngineKernel_1.cfg_buff:DDR[0]
sp=reEngineKernel_1.msg_buff:DDR[0]
sp=reEngineKernel_1.len_buff:DDR[0]
sp=reEngineKernel_1.out_buff:DDR[0]
sp=reEngineKernel_2.cfg_buff:DDR[0]
sp=reEngineKernel_2.msg_buff:DDR[0]
sp=reEngineKernel_2.len_buff:DDR[0]
sp=reEngineKernel_2.out_buff:DDR[0]
slr=reEngineKernel_1:SLR0
slr=reEngineKernel_2:SLR0

sp=reEngineKernel_3.cfg_buff:DDR[1]
sp=reEngineKernel_3.msg_buff:DDR[1]
sp=reEngineKernel_3.len_buff:DDR[1]
sp=reEngineKernel_3.out_buff:DDR[1]
slr=reEngineKernel_3:SLR1

sp=reEngineKernel_4.cfg_buff:DDR[2]
sp=reEngineKernel_4.msg_buff:DDR[2]
sp=reEngineKernel_4.len_buff:DDR[2]
sp=reEngineKernel_4.out_buff:DDR[2]
sp=reEngineKernel_5.cfg_buff:DDR[2]
sp=reEngineKernel_5.msg_buff:DDR[2]
sp=reEngineKernel_5.len_buff:DDR[2]
sp=reEngineKernel_5.out_buff:DDR[2]
slr=reEngineKernel_4:SLR2
slr=reEngineKernel_5:SLR2

sp=reEngineKernel_6.cfg_buff:DDR[3]
sp=reEngineKernel_6.msg_buff:DDR[3]
sp=reEngineKernel_6.len_buff:DDR[3]
sp=reEngineKernel_6.out_buff:DDR[3]
sp=reEngineKernel_7.cfg_buff:DDR[3]
sp=reEngineKernel_7.msg_buff:DDR[3]
sp=reEngineKernel_7.len_buff:DDR[3]
sp=reEngineKernel_7.out_buff:DDR[3]
slr=reEngineKernel_6:SLR3
slr=reEngineKernel_7:SLR3

nk=reEngineKernel:7:reEngineKernel_1.reEngineKernel_2.reEngineKernel_3.reEngineKernel_4.reEngineKernel_5.reEngineKernel_6.reEngineKernel_7
