// Seed: 1859966588
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output tri1  id_0#(.id_8(1), .id_9(1)),
    output wand  id_1,
    input  tri   id_2,
    input  wand  id_3,
    input  uwire id_4,
    output wand  id_5,
    input  tri1  id_6
);
  logic id_10[-1 : -1 'b0];
  ;
  parameter id_11 = "" && -1;
  assign id_9 = -1;
  assign id_0 = id_11 ? id_11 : 1;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_9,
      id_9,
      id_11
  );
  assign id_5 = 1;
  assign id_1 = id_8;
  assign id_5 = 1'b0;
  uwire id_12 = 1;
  nor primCall (id_1, id_11, id_2, id_9, id_8, id_10, id_6, id_4, id_3);
endmodule
