\hypertarget{union__hw__cmt__msc}{}\section{\+\_\+hw\+\_\+cmt\+\_\+msc Union Reference}
\label{union__hw__cmt__msc}\index{\+\_\+hw\+\_\+cmt\+\_\+msc@{\+\_\+hw\+\_\+cmt\+\_\+msc}}


H\+W\+\_\+\+C\+M\+T\+\_\+\+M\+SC -\/ C\+MT Modulator Status and Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+cmt.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__cmt__msc_1_1__hw__cmt__msc__bitfields}{\+\_\+hw\+\_\+cmt\+\_\+msc\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__cmt__msc_ad710c55319f2d65d4bdd89c7d10e17b3}{}\label{union__hw__cmt__msc_ad710c55319f2d65d4bdd89c7d10e17b3}

\item 
struct \hyperlink{struct__hw__cmt__msc_1_1__hw__cmt__msc__bitfields}{\+\_\+hw\+\_\+cmt\+\_\+msc\+::\+\_\+hw\+\_\+cmt\+\_\+msc\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__cmt__msc_a32cc4e30895bdf17a851c97de0ddf5dd}{}\label{union__hw__cmt__msc_a32cc4e30895bdf17a851c97de0ddf5dd}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+C\+M\+T\+\_\+\+M\+SC -\/ C\+MT Modulator Status and Control Register (RW) 

Reset value\+: 0x00U

This register contains the modulator and carrier generator enable (M\+C\+G\+EN), end of cycle interrupt enable (E\+O\+C\+IE), F\+SK mode select (F\+SK), baseband enable (B\+A\+SE), extended space (E\+X\+S\+PC), prescaler (C\+M\+T\+D\+IV) bits, and the end of cycle (E\+O\+CF) status bit. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+cmt.\+h\end{DoxyCompactItemize}
