{"title": "Good technology makes the difficult task easy.", "fields": ["integrated circuit design", "theoretical computer science", "verilog", "vhdl", "constructed language"], "abstract": "A new language for chip design is presented. The main advantages of the language are explicit conveyer and parallel features fully controlled by the author of chip design. Non trivial industrial example is under discussion. There are run-time estimations and comparison with traditional programming in C.", "citation": "Citations (1)", "departments": ["Saint Petersburg State University"], "authors": ["Andrey Terekhov.....http://dblp.org/pers/hd/t/Terekhov:Andrey"], "conf": "sigsoft", "year": "2013", "pages": 4}