`timescale 1ns / 1ps

module test_bench;
    reg [3:0] binary_in;
    wire [3:0] excess3_out;

    // Instantiate the module
    binary_to_excess_3 uut (
        .binary_in(binary_in),
        .excess3_out(excess3_out)
    );

    initial begin
      
        $monitor("Binary Input = %b, Excess-3 Output = %b", binary_in, excess3_out);

  
        binary_in = 4'b0000; #10;
        binary_in = 4'b0001; #10;
        binary_in = 4'b0010; #10;
        binary_in = 4'b0011; #10;
        binary_in = 4'b0100; #10;
        binary_in = 4'b0101; #10;
        binary_in = 4'b0110; #10;
        binary_in = 4'b0111; #10;
        binary_in = 4'b1000; #10;
        binary_in = 4'b1001; #10;
        binary_in = 4'b1010; #10;
        binary_in = 4'b1011; #10;
        binary_in = 4'b1100; #10;
        binary_in = 4'b1101; #10;
        binary_in = 4'b1110; #10;
        binary_in = 4'b1111; #10;

        $finish;
    end
endmodule
