INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jun  9 18:11:44 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fdiv_op
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 operator/qM15_c17_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            operator/absq14D_c18_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.902ns (43.127%)  route 2.508ns (56.873%))
  Logic Levels:           18  (CARRY4=13 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 3.529 - 2.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5225, unset)         1.644     1.644    operator/clk
    SLICE_X15Y66         FDRE                                         r  operator/qM15_c17_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.269     1.913 r  operator/qM15_c17_reg[1]/Q
                         net (fo=107, routed)         0.716     2.629    operator/qM15_c17[1]
    SLICE_X14Y64         LUT3 (Prop_lut3_I1_O)        0.053     2.682 r  operator/betaw14_c18[5]_i_7/O
                         net (fo=1, routed)           0.000     2.682    operator/betaw14_c18[5]_i_7_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     2.901 r  operator/betaw14_c18_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.901    operator/betaw14_c18_reg[5]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.961 r  operator/betaw14_c18_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.961    operator/betaw14_c18_reg[9]_i_1_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.021 r  operator/betaw14_c18_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.021    operator/betaw14_c18_reg[13]_i_1_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.081 r  operator/betaw14_c18_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.081    operator/betaw14_c18_reg[17]_i_1_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.141 r  operator/betaw14_c18_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.141    operator/betaw14_c18_reg[21]_i_1_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.201 r  operator/betaw14_c18_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.201    operator/betaw14_c18_reg[25]_i_1_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.261 r  operator/betaw14_c18_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.261    operator/betaw14_c18_reg[29]_i_1_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.321 r  operator/betaw14_c18_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.321    operator/betaw14_c18_reg[33]_i_1_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.381 r  operator/betaw14_c18_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.381    operator/betaw14_c18_reg[37]_i_1_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.441 r  operator/betaw14_c18_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.441    operator/betaw14_c18_reg[41]_i_1_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.501 r  operator/betaw14_c18_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.008     3.509    operator/betaw14_c18_reg[45]_i_1_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.569 r  operator/betaw14_c18_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.569    operator/betaw14_c18_reg[49]_i_1_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.789 f  operator/betaw14_c18_reg[53]_i_1/O[1]
                         net (fo=8, routed)           0.520     4.309    operator/SelFunctionTable14/out[1]
    SLICE_X16Y77         LUT6 (Prop_lut6_I0_O)        0.155     4.464 r  operator/SelFunctionTable14/qP_c34_reg[26]_srl17_i_6/O
                         net (fo=1, routed)           0.000     4.464    operator/SelFunctionTable14/qP_c34_reg[26]_srl17_i_6_n_0
    SLICE_X16Y77         MUXF7 (Prop_muxf7_I1_O)      0.123     4.587 r  operator/SelFunctionTable14/qP_c34_reg[26]_srl17_i_4/O
                         net (fo=1, routed)           0.407     4.994    operator/SelFunctionTable14/qP_c34_reg[26]_srl17_i_4_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I4_O)        0.150     5.144 r  operator/SelFunctionTable14/qP_c34_reg[26]_srl17_i_1/O
                         net (fo=55, routed)          0.858     6.001    operator/SelFunctionTable14_n_0
    SLICE_X12Y71         LUT5 (Prop_lut5_I2_O)        0.053     6.054 r  operator/absq14D_c18[5]_i_1/O
                         net (fo=1, routed)           0.000     6.054    operator/absq14D_c17[5]
    SLICE_X12Y71         FDRE                                         r  operator/absq14D_c18_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
                                                      0.000     2.000 r  clk (IN)
                         net (fo=5225, unset)         1.529     3.529    operator/clk
    SLICE_X12Y71         FDRE                                         r  operator/absq14D_c18_reg[5]/C
                         clock pessimism              0.090     3.619    
                         clock uncertainty           -0.035     3.584    
    SLICE_X12Y71         FDRE (Setup_fdre_C_D)        0.073     3.657    operator/absq14D_c18_reg[5]
  -------------------------------------------------------------------
                         required time                          3.657    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                 -2.398    





Clock Frequency: 500 MHz
Clock Period: 2.00000000000000000000 ns
Worst Negative Slack (WNS): -2.398 ns
