m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_par_corr/anchor_fpga.sim/sim_1/behav/modelsim
vad9361_cmos_if
!s10a 1543797558
Z1 !s110 1545011691
!i10b 1
!s100 U5I=5z4HV;]2B3]bNWm_B0
I1B_OGNR4<D51?BE=aW]ki2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1543797558
8../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v
F../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v
Z3 F../../../../../../firmware/fpga/util/incl/log2_func.vh
Z4 L0 13
Z5 OV;L;10.6d;65
r1
!s85 0
31
Z6 !s108 1545011691.000000
Z7 !s107 ../../../../../../firmware/fpga/xcorr/correlators.vh|../../../../../../firmware/fpga/util/incl/sign_ext.vh|../../../../../../firmware/fpga/util/incl/log2_func.vh|../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v|../../../../../../firmware/fpga/mpu_if/tag_data_buff.v|../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v|../../../../../../firmware/fpga/util/misc/oh_to_bin.v|../../../../../../firmware/fpga/util/math/math_pow2_12.v|../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v|../../../../../../firmware/fpga/util/math/math_log2_64.v|../../../../../../firmware/fpga/util/math/math_cabs_32.v|../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v|../../../../../../firmware/fpga/util/filt/filt_boxcar.v|../../../../../../firmware/fpga/util/math/counter.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v|../../../../../../firmware/fpga/peak/axis_peak_detn.v|../../../../../../firmware/fpga/util/axis/axis_fan_in.v|../../../../../../firmware/fpga/util/axis/axis_distrib.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v|../../../../../../firmware/fpga/peak/axis_cabs_serial.v|../../../../../../firmware/fpga/xcorr/axis_bit_corr.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v|../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v|../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v|../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v|../../../../../../firmware/fpga/ad9361/ad9361_dual.v|../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v|
Z8 !s90 -incr|-work|xil_defaultlib|+incdir+../../../../../../firmware/fpga/util/incl|+incdir+../../../../../../firmware/fpga/xcorr|../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v|../../../../../../firmware/fpga/ad9361/ad9361_dual.v|../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v|../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v|../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v|../../../../../../firmware/fpga/xcorr/axis_bit_corr.v|../../../../../../firmware/fpga/peak/axis_cabs_serial.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v|../../../../../../firmware/fpga/util/axis/axis_distrib.v|../../../../../../firmware/fpga/util/axis/axis_fan_in.v|../../../../../../firmware/fpga/peak/axis_peak_detn.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v|../../../../../../firmware/fpga/util/math/counter.v|../../../../../../firmware/fpga/util/filt/filt_boxcar.v|../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v|../../../../../../firmware/fpga/util/math/math_cabs_32.v|../../../../../../firmware/fpga/util/math/math_log2_64.v|../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v|../../../../../../firmware/fpga/util/math/math_pow2_12.v|../../../../../../firmware/fpga/util/misc/oh_to_bin.v|../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v|../../../../../../firmware/fpga/mpu_if/tag_data_buff.v|../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v|
!i113 1
Z9 o-work xil_defaultlib
Z10 !s92 -work xil_defaultlib +incdir+../../../../../../firmware/fpga/util/incl +incdir+../../../../../../firmware/fpga/xcorr
Z11 tCvgOpt 0
vad9361_dual
!s10a 1545700594
R1
!i10b 1
!s100 d>lg34fm3G4o<51a[bh7d1
If6j788OkZ6ka^EI9Bj`;L1
R2
R0
w1544488955
8../../../../../../firmware/fpga/ad9361/ad9361_dual.v
F../../../../../../firmware/fpga/ad9361/ad9361_dual.v
Z12 L0 12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
vad9361_dual_axis
!s10a 1544434377
R1
!i10b 1
!s100 W<:_l]]RH:2af>>j;o;EM0
IzN`>jidL^G2XVoX;ih_=S3
R2
R0
w1544434377
8../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v
F../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v
R3
Z13 F../../../../../../firmware/fpga/util/incl/sign_ext.vh
Z14 L0 14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
vad9361_dual_spi
!s10a 1529478947
R1
!i10b 1
!s100 EiEJh^3A7Xi9QEadPGa_W2
II1:SYS]NbFo^7<lobI^z22
R2
R0
w1529478947
8../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v
F../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
vad9361_samp_filt
!s10a 1545790113
Z15 !s110 1545790170
!i10b 1
!s100 6leK5zQE:JmUV?j]za0Kc1
IEgB`LW]Jb5JQ^9QSFQ]jA2
R2
R0
w1545790113
8../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v
F../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v
R3
R13
L0 9
R5
r1
!s85 0
31
Z16 !s108 1545790169.000000
R7
R8
!i113 1
R9
R10
R11
vanchor_clk_gen
!s10a 1544430425
R1
!i10b 1
!s100 Khh2UL[1iG115m3^88eX72
I652e3>:80`f:c>2lk?fhY0
R2
R0
w1544430425
8../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v
F../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v
Z17 L0 10
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
vanchor_ext_sync
!s10a 1544088914
R1
!i10b 1
!s100 I_C=TkIdkL;T=f9PnCamU3
I@c^AiIM[ROcQjf4EE_4=^2
R2
R0
w1544088914
8../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v
F../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v
L0 9
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
vanchor_top
!s10a 1545372360
!s110 1545372759
!i10b 1
!s100 kAJ:CNf<9EiI]czLai@=g3
IWJEWc:JQU>BC`6CT<[0<k0
R2
R0
w1545372360
8../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v
F../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v
R14
R5
r1
!s85 0
31
!s108 1545372759.000000
R7
R8
!i113 1
R9
R10
R11
vanchor_top_tb
!s10a 1545790670
!s110 1545803784
!i10b 1
!s100 e0J8l:D2W9e1m]i^V;NDF1
I;9GU_]cG3JM4aJAlG0LLG2
R2
R0
w1545790670
8../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v
F../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v
R17
R5
r1
!s85 0
31
!s108 1545803783.000000
R7
R8
!i113 1
R9
R10
R11
vaxis_bit_corr
!s10a 1545814735
!s110 1545815074
!i10b 1
!s100 o^NXT:W=PLP8:=cXPi2?00
IGAT]^J@S:]a7VS7FXMAfZ1
R2
R0
w1545814735
8../../../../../../firmware/fpga/xcorr/axis_bit_corr.v
F../../../../../../firmware/fpga/xcorr/axis_bit_corr.v
F../../../../../../firmware/fpga/xcorr/correlators.vh
R3
R13
Z18 L0 17
R5
r1
!s85 0
31
!s108 1545815073.000000
R7
R8
!i113 1
R9
R10
R11
vaxis_cabs_serial
!s10a 1545812343
Z19 !s110 1545814175
!i10b 1
!s100 68HlKQke3i>32_660MkXR3
I>=VVA^GbbI;:jJEEk1EiT2
R2
R0
w1545812343
8../../../../../../firmware/fpga/peak/axis_cabs_serial.v
F../../../../../../firmware/fpga/peak/axis_cabs_serial.v
R3
R14
R5
r1
!s85 0
31
Z20 !s108 1545814174.000000
R7
R8
!i113 1
R9
R10
R11
vaxis_clk_conv_fifo
!s10a 1543481215
R1
!i10b 1
!s100 B3hB>09`mVeDZbRgcN;J>2
I88W0ISTlYWH:i@[=z8ijY3
R2
R0
w1543481215
8../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v
F../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
vaxis_distrib
Z21 !s110 1545817429
!i10b 1
!s100 9S0NBI<@>_oA77bW[2=KF2
IN@1fE7LJFYCHdL7E_;WYn1
R2
R0
w1545817404
8../../../../../../firmware/fpga/util/axis/axis_distrib.v
F../../../../../../firmware/fpga/util/axis/axis_distrib.v
R3
Z22 L0 15
R5
r1
!s85 0
31
!s108 1545817428.000000
R7
R8
!i113 1
R9
R10
R11
vaxis_fan_in
!s10a 1545788820
!s110 1545788846
!i10b 1
!s100 zG]LlzBcVgZCnbY8[e<Yo1
IKJ0Ok8<jeNB2N0koQRI2c1
R2
R0
w1545788820
8../../../../../../firmware/fpga/util/axis/axis_fan_in.v
F../../../../../../firmware/fpga/util/axis/axis_fan_in.v
R3
Z23 L0 16
R5
r1
!s85 0
31
!s108 1545788846.000000
R7
R8
!i113 1
R9
R10
R11
vaxis_peak_detn
!s10a 1545812327
R19
!i10b 1
!s100 zE9_j?k8Ffaad4]cDjF8h0
IHjZIF3W6[Adg_jlzEi1BK2
R2
R0
w1545812327
8../../../../../../firmware/fpga/peak/axis_peak_detn.v
F../../../../../../firmware/fpga/peak/axis_peak_detn.v
R3
R22
R5
r1
!s85 0
31
R20
R7
R8
!i113 1
R9
R10
R11
vaxis_to_mem
Z24 !s10a 1543542779
R1
!i10b 1
!s100 :Y<kR^b[ij5Tnl[;gnSEY1
IO231cbk4Cj__>[C4j<RlW3
R2
R0
Z25 w1543542779
8../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v
F../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v
R3
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
vcounter
!s10a 1545790093
R15
!i10b 1
!s100 Hc`[ihhoJ5z>d2aMOEm^b1
IP?S8?Q@giOR_@<jW4fiVK0
R2
R0
w1545790093
8../../../../../../firmware/fpga/util/math/counter.v
F../../../../../../firmware/fpga/util/math/counter.v
R3
L0 11
R5
r1
!s85 0
31
R16
R7
R8
!i113 1
R9
R10
R11
vfilt_boxcar
!s10a 1544499941
R1
!i10b 1
!s100 Qi225;EB:S>M_WKUE;FB;0
IXcd_VO[K<TJZ5:j:DG>0P2
R2
R0
w1544499941
8../../../../../../firmware/fpga/util/filt/filt_boxcar.v
F../../../../../../firmware/fpga/util/filt/filt_boxcar.v
R18
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
vglbl
R21
!i10b 1
!s100 JWZ^meD<P7inSF0<1SiO32
IHANT?><<>G9J5i]G9zVT[0
R2
R0
w1513215259
8glbl.v
Fglbl.v
L0 6
R5
r1
!s85 0
31
!s108 1545817429.000000
!s107 glbl.v|
!s90 -work|xil_defaultlib|glbl.v|
!i113 1
R9
R11
vmath_add_96
!s10a 1544603124
R1
!i10b 1
!s100 JZBl<X[]8>HY94oa[O6@Y1
IM2hzo8c84S<2eMRKWLGB<3
R2
R0
w1544603124
8../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v
F../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
vmath_cabs_32
!s10a 1545815102
!s110 1545815127
!i10b 1
!s100 Hc6A>SfA`9@M;Undi;c3W0
ID3Nckn91Ifz4aI0D>UL^;0
R2
R0
w1545815102
8../../../../../../firmware/fpga/util/math/math_cabs_32.v
F../../../../../../firmware/fpga/util/math/math_cabs_32.v
R13
L0 9
R5
r1
!s85 0
31
!s108 1545815126.000000
R7
R8
!i113 1
R9
R10
R11
vmath_log2_64
Z26 !s10a 1544068703
R1
!i10b 1
!s100 M`FRk62idY8ghFb6oKBMi0
IBJ4S68lO]f6SgNo3Q^n6S3
R2
R0
Z27 w1544068703
8../../../../../../firmware/fpga/util/math/math_log2_64.v
F../../../../../../firmware/fpga/util/math/math_log2_64.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
vmath_mult_35
!s10a 1544511703
R1
!i10b 1
!s100 X05NR^R9lMXUG]j607h413
I1c<SCi`HnOOEobA9jIQ4k1
R2
R0
w1544511703
8../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v
F../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
vmath_pow2_12
R26
R1
!i10b 1
!s100 f568f9YJQ6]FLHCXVoB6K2
Idk]0Ak8k=[o2O50cNQfDG2
R2
R0
R27
8../../../../../../firmware/fpga/util/math/math_pow2_12.v
F../../../../../../firmware/fpga/util/math/math_pow2_12.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
voh_to_bin
R24
R1
!i10b 1
!s100 fhOERMCfVn`=m4FX2E4Xb0
IVCPo2g`>E]nDX9zD>FUaO1
R2
R0
R25
8../../../../../../firmware/fpga/util/misc/oh_to_bin.v
F../../../../../../firmware/fpga/util/misc/oh_to_bin.v
R3
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
vshift_reg
!s10a 1544088825
R1
!i10b 1
!s100 dS:VO>?GfYjOCnIghZFA[3
I;74AU5^Sf8eW>8_1naVXT1
R2
R0
w1544088825
8../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v
F../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
R10
R11
vtag_data_buff
!s10a 1545292512
!s110 1545369230
!i10b 1
!s100 =8j3LNV=A2QgE4H2V>?F<2
I27CRNAflCUj9gRU:ko?@b2
R2
R0
w1545292512
8../../../../../../firmware/fpga/mpu_if/tag_data_buff.v
F../../../../../../firmware/fpga/mpu_if/tag_data_buff.v
R3
R22
R5
r1
!s85 0
31
!s108 1545369229.000000
R7
R8
!i113 1
R9
R10
R11
