<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3997" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3997{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_3997{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3997{left:780px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3997{left:70px;bottom:1084px;}
#t5_3997{left:96px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t6_3997{left:96px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_3997{left:70px;bottom:1045px;}
#t8_3997{left:96px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t9_3997{left:96px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_3997{left:96px;bottom:1014px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_3997{left:96px;bottom:991px;letter-spacing:-0.15px;word-spacing:1.32px;}
#tc_3997{left:96px;bottom:975px;letter-spacing:-0.14px;word-spacing:0.79px;}
#td_3997{left:96px;bottom:958px;letter-spacing:-0.15px;word-spacing:0.89px;}
#te_3997{left:96px;bottom:941px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#tf_3997{left:70px;bottom:915px;}
#tg_3997{left:96px;bottom:918px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_3997{left:96px;bottom:901px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_3997{left:96px;bottom:885px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tj_3997{left:96px;bottom:862px;letter-spacing:-0.14px;word-spacing:0.05px;}
#tk_3997{left:96px;bottom:845px;letter-spacing:-0.15px;word-spacing:2.43px;}
#tl_3997{left:96px;bottom:828px;letter-spacing:-0.14px;word-spacing:-0.15px;}
#tm_3997{left:96px;bottom:811px;letter-spacing:-0.15px;word-spacing:0.04px;}
#tn_3997{left:70px;bottom:785px;}
#to_3997{left:96px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_3997{left:96px;bottom:771px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_3997{left:96px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_3997{left:70px;bottom:728px;}
#ts_3997{left:96px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tt_3997{left:96px;bottom:715px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tu_3997{left:613px;bottom:722px;}
#tv_3997{left:70px;bottom:689px;}
#tw_3997{left:96px;bottom:692px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_3997{left:96px;bottom:675px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ty_3997{left:639px;bottom:682px;}
#tz_3997{left:70px;bottom:649px;}
#t10_3997{left:96px;bottom:652px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#t11_3997{left:96px;bottom:628px;}
#t12_3997{left:122px;bottom:628px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_3997{left:96px;bottom:603px;}
#t14_3997{left:122px;bottom:603px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t15_3997{left:695px;bottom:610px;}
#t16_3997{left:96px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t17_3997{left:96px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t18_3997{left:96px;bottom:541px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t19_3997{left:96px;bottom:524px;letter-spacing:-0.13px;word-spacing:0.43px;}
#t1a_3997{left:96px;bottom:507px;letter-spacing:-0.16px;word-spacing:0.04px;}
#t1b_3997{left:70px;bottom:481px;}
#t1c_3997{left:96px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1d_3997{left:96px;bottom:467px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1e_3997{left:70px;bottom:441px;}
#t1f_3997{left:96px;bottom:444px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1g_3997{left:96px;bottom:428px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1h_3997{left:96px;bottom:411px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1i_3997{left:96px;bottom:394px;letter-spacing:-0.13px;}
#t1j_3997{left:70px;bottom:368px;}
#t1k_3997{left:96px;bottom:371px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1l_3997{left:70px;bottom:345px;}
#t1m_3997{left:96px;bottom:348px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1n_3997{left:70px;bottom:322px;}
#t1o_3997{left:96px;bottom:325px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#t1p_3997{left:96px;bottom:309px;letter-spacing:-0.15px;}
#t1q_3997{left:96px;bottom:284px;}
#t1r_3997{left:122px;bottom:284px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1s_3997{left:96px;bottom:260px;}
#t1t_3997{left:122px;bottom:260px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1u_3997{left:695px;bottom:266px;}
#t1v_3997{left:70px;bottom:218px;letter-spacing:-0.16px;}
#t1w_3997{left:92px;bottom:218px;letter-spacing:-0.12px;}
#t1x_3997{left:92px;bottom:201px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1y_3997{left:70px;bottom:180px;letter-spacing:-0.16px;}
#t1z_3997{left:92px;bottom:180px;letter-spacing:-0.12px;}
#t20_3997{left:70px;bottom:159px;letter-spacing:-0.16px;}
#t21_3997{left:92px;bottom:159px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_3997{left:70px;bottom:137px;letter-spacing:-0.16px;}
#t23_3997{left:92px;bottom:137px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t24_3997{left:70px;bottom:116px;letter-spacing:-0.16px;}
#t25_3997{left:92px;bottom:116px;letter-spacing:-0.12px;word-spacing:0.01px;}

.s1_3997{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3997{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3997{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3997{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3997{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3997{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3997" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3997Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3997" style="-webkit-user-select: none;"><object width="935" height="1210" data="3997/3997.svg" type="image/svg+xml" id="pdf3997" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3997" class="t s1_3997">Vol. 3C </span><span id="t2_3997" class="t s1_3997">27-3 </span>
<span id="t3_3997" class="t s2_3997">VM ENTRIES </span>
<span id="t4_3997" class="t s3_3997">• </span><span id="t5_3997" class="t s4_3997">Reserved bits in the primary processor-based VM-execution controls must be set properly. Software may </span>
<span id="t6_3997" class="t s4_3997">consult the VMX capability MSRs to determine the proper settings (see Appendix A.3.2). </span>
<span id="t7_3997" class="t s3_3997">• </span><span id="t8_3997" class="t s4_3997">If the “activate secondary controls” primary processor-based VM-execution control is 1, reserved bits in the </span>
<span id="t9_3997" class="t s4_3997">secondary processor-based VM-execution controls must be cleared. Software may consult the VMX capability </span>
<span id="ta_3997" class="t s4_3997">MSRs to determine which bits are reserved (see Appendix A.3.3). </span>
<span id="tb_3997" class="t s4_3997">If the “activate secondary controls” primary processor-based VM-execution control is 0 (or if the processor </span>
<span id="tc_3997" class="t s4_3997">does not support the 1-setting of that control), no checks are performed on the secondary processor-based </span>
<span id="td_3997" class="t s4_3997">VM-execution controls. The logical processor operates as if all the secondary processor-based VM-execution </span>
<span id="te_3997" class="t s4_3997">controls were 0. </span>
<span id="tf_3997" class="t s3_3997">• </span><span id="tg_3997" class="t s4_3997">If the “activate tertiary controls” primary processor-based VM-execution control is 1, reserved bits in the </span>
<span id="th_3997" class="t s4_3997">tertiary processor-based VM-execution controls must be cleared. Software may consult the VMX capability </span>
<span id="ti_3997" class="t s4_3997">MSRs to determine which bits are reserved (see Appendix A.3.4). </span>
<span id="tj_3997" class="t s4_3997">If the “activate tertiary controls” primary processor-based VM-execution control is 0 (or if the processor does </span>
<span id="tk_3997" class="t s4_3997">not support the 1-setting of that control), no checks are performed on the tertiary processor-based VM- </span>
<span id="tl_3997" class="t s4_3997">execution controls. The logical processor operates as if all the tertiary processor-based VM-execution controls </span>
<span id="tm_3997" class="t s4_3997">were 0. </span>
<span id="tn_3997" class="t s3_3997">• </span><span id="to_3997" class="t s4_3997">The CR3-target count must not be greater than 4. Future processors may support a different number of CR3- </span>
<span id="tp_3997" class="t s4_3997">target values. Software should read the VMX capability MSR IA32_VMX_MISC to determine the number of </span>
<span id="tq_3997" class="t s4_3997">values supported (see Appendix A.6). </span>
<span id="tr_3997" class="t s3_3997">• </span><span id="ts_3997" class="t s4_3997">If the “use I/O bitmaps” VM-execution control is 1, bits 11:0 of each I/O-bitmap address must be 0. Neither </span>
<span id="tt_3997" class="t s4_3997">address should set any bits beyond the processor’s physical-address width. </span>
<span id="tu_3997" class="t s5_3997">1,2 </span>
<span id="tv_3997" class="t s3_3997">• </span><span id="tw_3997" class="t s4_3997">If the “use MSR bitmaps” VM-execution control is 1, bits 11:0 of the MSR-bitmap address must be 0. The </span>
<span id="tx_3997" class="t s4_3997">address should not set any bits beyond the processor’s physical-address width. </span>
<span id="ty_3997" class="t s5_3997">3 </span>
<span id="tz_3997" class="t s3_3997">• </span><span id="t10_3997" class="t s4_3997">If the “use TPR shadow” VM-execution control is 1, the virtual-APIC address must satisfy the following checks: </span>
<span id="t11_3997" class="t s4_3997">— </span><span id="t12_3997" class="t s4_3997">Bits 11:0 of the address must be 0. </span>
<span id="t13_3997" class="t s4_3997">— </span><span id="t14_3997" class="t s4_3997">The address should not set any bits beyond the processor’s physical-address width. </span>
<span id="t15_3997" class="t s5_3997">4 </span>
<span id="t16_3997" class="t s4_3997">If all of the above checks are satisfied and the “use TPR shadow” VM-execution control is 1, bytes 3:1 of VTPR </span>
<span id="t17_3997" class="t s4_3997">(see Section 30.1.1) may be cleared (behavior may be implementation-specific). </span>
<span id="t18_3997" class="t s4_3997">The clearing of these bytes may occur even if the VM entry fails. This is true either if the failure causes control </span>
<span id="t19_3997" class="t s4_3997">to pass to the instruction following the VM-entry instruction or if it causes processor state to be loaded from </span>
<span id="t1a_3997" class="t s4_3997">the host-state area of the VMCS. </span>
<span id="t1b_3997" class="t s3_3997">• </span><span id="t1c_3997" class="t s4_3997">If the “use TPR shadow” VM-execution control is 1 and the “virtual-interrupt delivery” VM-execution control is </span>
<span id="t1d_3997" class="t s4_3997">0, bits 31:4 of the TPR threshold VM-execution control field must be 0. </span>
<span id="t1e_3997" class="t s3_3997">• </span><span id="t1f_3997" class="t s4_3997">The following check is performed if the “use TPR shadow” VM-execution control is 1 and the “virtualize APIC </span>
<span id="t1g_3997" class="t s4_3997">accesses” and “virtual-interrupt delivery” VM-execution controls are both 0: the value of bits 3:0 of the TPR </span>
<span id="t1h_3997" class="t s4_3997">threshold VM-execution control field should not be greater than the value of bits 7:4 of VTPR (see Section </span>
<span id="t1i_3997" class="t s4_3997">30.1.1). </span>
<span id="t1j_3997" class="t s3_3997">• </span><span id="t1k_3997" class="t s4_3997">If the “NMI exiting” VM-execution control is 0, the “virtual NMIs” VM-execution control must be 0. </span>
<span id="t1l_3997" class="t s3_3997">• </span><span id="t1m_3997" class="t s4_3997">If the “virtual NMIs” VM-execution control is 0, the “NMI-window exiting” VM-execution control must be 0. </span>
<span id="t1n_3997" class="t s3_3997">• </span><span id="t1o_3997" class="t s4_3997">If the “virtualize APIC-accesses” VM-execution control is 1, the APIC-access address must satisfy the following </span>
<span id="t1p_3997" class="t s4_3997">checks: </span>
<span id="t1q_3997" class="t s4_3997">— </span><span id="t1r_3997" class="t s4_3997">Bits 11:0 of the address must be 0. </span>
<span id="t1s_3997" class="t s4_3997">— </span><span id="t1t_3997" class="t s4_3997">The address should not set any bits beyond the processor’s physical-address width. </span>
<span id="t1u_3997" class="t s5_3997">5 </span>
<span id="t1v_3997" class="t s6_3997">1. </span><span id="t1w_3997" class="t s6_3997">Software can determine a processor’s physical-address width by executing CPUID with 80000008H in EAX. The physical-address </span>
<span id="t1x_3997" class="t s6_3997">width is returned in bits 7:0 of EAX. </span>
<span id="t1y_3997" class="t s6_3997">2. </span><span id="t1z_3997" class="t s6_3997">If IA32_VMX_BASIC[48] is read as 1, these addresses must not set any bits in the range 63:32; see Appendix A.1. </span>
<span id="t20_3997" class="t s6_3997">3. </span><span id="t21_3997" class="t s6_3997">If IA32_VMX_BASIC[48] is read as 1, this address must not set any bits in the range 63:32; see Appendix A.1. </span>
<span id="t22_3997" class="t s6_3997">4. </span><span id="t23_3997" class="t s6_3997">If IA32_VMX_BASIC[48] is read as 1, this address must not set any bits in the range 63:32; see Appendix A.1. </span>
<span id="t24_3997" class="t s6_3997">5. </span><span id="t25_3997" class="t s6_3997">If IA32_VMX_BASIC[48] is read as 1, this address must not set any bits in the range 63:32; see Appendix A.1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
