{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 12 09:14:53 2010 " "Info: Processing started: Fri Nov 12 09:14:53 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off behavioural -c behavioural --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off behavioural -c behavioural --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/behavioural.bdf" { { 576 200 368 592 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register my_counter:inst\|x\[2\] register my_counter:inst\|x\[7\] 236.8 MHz 4.223 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 236.8 MHz between source register \"my_counter:inst\|x\[2\]\" and destination register \"my_counter:inst\|x\[7\]\" (period= 4.223 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.984 ns + Longest register register " "Info: + Longest register to register delay is 3.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_counter:inst\|x\[2\] 1 REG LCFF_X25_Y10_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y10_N11; Fanout = 3; REG Node = 'my_counter:inst\|x\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_counter:inst|x[2] } "NODE_NAME" } } { "my_counter.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/my_counter.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.495 ns) 1.095 ns my_counter:inst\|Add0~5 2 COMB LCCOMB_X24_Y10_N12 2 " "Info: 2: + IC(0.600 ns) + CELL(0.495 ns) = 1.095 ns; Loc. = LCCOMB_X24_Y10_N12; Fanout = 2; COMB Node = 'my_counter:inst\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { my_counter:inst|x[2] my_counter:inst|Add0~5 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.553 ns my_counter:inst\|Add0~6 3 COMB LCCOMB_X24_Y10_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 1.553 ns; Loc. = LCCOMB_X24_Y10_N14; Fanout = 2; COMB Node = 'my_counter:inst\|Add0~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { my_counter:inst|Add0~5 my_counter:inst|Add0~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.322 ns) 2.180 ns my_counter:inst\|Equal0~1 4 COMB LCCOMB_X24_Y10_N6 2 " "Info: 4: + IC(0.305 ns) + CELL(0.322 ns) = 2.180 ns; Loc. = LCCOMB_X24_Y10_N6; Fanout = 2; COMB Node = 'my_counter:inst\|Equal0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { my_counter:inst|Add0~6 my_counter:inst|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.319 ns) 3.026 ns my_counter:inst\|Equal0~5 5 COMB LCCOMB_X24_Y10_N30 8 " "Info: 5: + IC(0.527 ns) + CELL(0.319 ns) = 3.026 ns; Loc. = LCCOMB_X24_Y10_N30; Fanout = 8; COMB Node = 'my_counter:inst\|Equal0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { my_counter:inst|Equal0~1 my_counter:inst|Equal0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.322 ns) 3.888 ns my_counter:inst\|x~0 6 COMB LCCOMB_X25_Y10_N16 1 " "Info: 6: + IC(0.540 ns) + CELL(0.322 ns) = 3.888 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 1; COMB Node = 'my_counter:inst\|x~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { my_counter:inst|Equal0~5 my_counter:inst|x~0 } "NODE_NAME" } } { "my_counter.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/my_counter.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.984 ns my_counter:inst\|x\[7\] 7 REG LCFF_X25_Y10_N17 2 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 3.984 ns; Loc. = LCFF_X25_Y10_N17; Fanout = 2; REG Node = 'my_counter:inst\|x\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { my_counter:inst|x~0 my_counter:inst|x[7] } "NODE_NAME" } } { "my_counter.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/my_counter.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.012 ns ( 50.50 % ) " "Info: Total cell delay = 2.012 ns ( 50.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.972 ns ( 49.50 % ) " "Info: Total interconnect delay = 1.972 ns ( 49.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.984 ns" { my_counter:inst|x[2] my_counter:inst|Add0~5 my_counter:inst|Add0~6 my_counter:inst|Equal0~1 my_counter:inst|Equal0~5 my_counter:inst|x~0 my_counter:inst|x[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.984 ns" { my_counter:inst|x[2] {} my_counter:inst|Add0~5 {} my_counter:inst|Add0~6 {} my_counter:inst|Equal0~1 {} my_counter:inst|Equal0~5 {} my_counter:inst|x~0 {} my_counter:inst|x[7] {} } { 0.000ns 0.600ns 0.000ns 0.305ns 0.527ns 0.540ns 0.000ns } { 0.000ns 0.495ns 0.458ns 0.322ns 0.319ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.585 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/behavioural.bdf" { { 576 200 368 592 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns CLK~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/behavioural.bdf" { { 576 200 368 592 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.602 ns) 2.585 ns my_counter:inst\|x\[7\] 3 REG LCFF_X25_Y10_N17 2 " "Info: 3: + IC(0.785 ns) + CELL(0.602 ns) = 2.585 ns; Loc. = LCFF_X25_Y10_N17; Fanout = 2; REG Node = 'my_counter:inst\|x\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { CLK~clkctrl my_counter:inst|x[7] } "NODE_NAME" } } { "my_counter.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/my_counter.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.53 % ) " "Info: Total cell delay = 1.668 ns ( 64.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.917 ns ( 35.47 % ) " "Info: Total interconnect delay = 0.917 ns ( 35.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { CLK CLK~clkctrl my_counter:inst|x[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.585 ns" { CLK {} CLK~combout {} CLK~clkctrl {} my_counter:inst|x[7] {} } { 0.000ns 0.000ns 0.132ns 0.785ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.585 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/behavioural.bdf" { { 576 200 368 592 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns CLK~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/behavioural.bdf" { { 576 200 368 592 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.602 ns) 2.585 ns my_counter:inst\|x\[2\] 3 REG LCFF_X25_Y10_N11 3 " "Info: 3: + IC(0.785 ns) + CELL(0.602 ns) = 2.585 ns; Loc. = LCFF_X25_Y10_N11; Fanout = 3; REG Node = 'my_counter:inst\|x\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { CLK~clkctrl my_counter:inst|x[2] } "NODE_NAME" } } { "my_counter.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/my_counter.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.53 % ) " "Info: Total cell delay = 1.668 ns ( 64.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.917 ns ( 35.47 % ) " "Info: Total interconnect delay = 0.917 ns ( 35.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { CLK CLK~clkctrl my_counter:inst|x[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.585 ns" { CLK {} CLK~combout {} CLK~clkctrl {} my_counter:inst|x[2] {} } { 0.000ns 0.000ns 0.132ns 0.785ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { CLK CLK~clkctrl my_counter:inst|x[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.585 ns" { CLK {} CLK~combout {} CLK~clkctrl {} my_counter:inst|x[7] {} } { 0.000ns 0.000ns 0.132ns 0.785ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { CLK CLK~clkctrl my_counter:inst|x[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.585 ns" { CLK {} CLK~combout {} CLK~clkctrl {} my_counter:inst|x[2] {} } { 0.000ns 0.000ns 0.132ns 0.785ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "my_counter.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/my_counter.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "my_counter.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/my_counter.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.984 ns" { my_counter:inst|x[2] my_counter:inst|Add0~5 my_counter:inst|Add0~6 my_counter:inst|Equal0~1 my_counter:inst|Equal0~5 my_counter:inst|x~0 my_counter:inst|x[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.984 ns" { my_counter:inst|x[2] {} my_counter:inst|Add0~5 {} my_counter:inst|Add0~6 {} my_counter:inst|Equal0~1 {} my_counter:inst|Equal0~5 {} my_counter:inst|x~0 {} my_counter:inst|x[7] {} } { 0.000ns 0.600ns 0.000ns 0.305ns 0.527ns 0.540ns 0.000ns } { 0.000ns 0.495ns 0.458ns 0.322ns 0.319ns 0.322ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { CLK CLK~clkctrl my_counter:inst|x[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.585 ns" { CLK {} CLK~combout {} CLK~clkctrl {} my_counter:inst|x[7] {} } { 0.000ns 0.000ns 0.132ns 0.785ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { CLK CLK~clkctrl my_counter:inst|x[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.585 ns" { CLK {} CLK~combout {} CLK~clkctrl {} my_counter:inst|x[2] {} } { 0.000ns 0.000ns 0.132ns 0.785ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "my_counter:inst\|PeriodReg\[4\] LOAD CLK 6.189 ns register " "Info: tsu for register \"my_counter:inst\|PeriodReg\[4\]\" (data pin = \"LOAD\", clock pin = \"CLK\") is 6.189 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.812 ns + Longest pin register " "Info: + Longest pin to register delay is 8.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.943 ns) 0.943 ns LOAD 1 PIN PIN_59 1 " "Info: 1: + IC(0.000 ns) + CELL(0.943 ns) = 0.943 ns; Loc. = PIN_59; Fanout = 1; PIN Node = 'LOAD'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LOAD } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/behavioural.bdf" { { 640 200 368 656 "LOAD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.305 ns) + CELL(0.545 ns) 7.793 ns my_counter:inst\|process_0~0 2 COMB LCCOMB_X25_Y10_N22 8 " "Info: 2: + IC(6.305 ns) + CELL(0.545 ns) = 7.793 ns; Loc. = LCCOMB_X25_Y10_N22; Fanout = 8; COMB Node = 'my_counter:inst\|process_0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.850 ns" { LOAD my_counter:inst|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.758 ns) 8.812 ns my_counter:inst\|PeriodReg\[4\] 3 REG LCFF_X25_Y10_N31 1 " "Info: 3: + IC(0.261 ns) + CELL(0.758 ns) = 8.812 ns; Loc. = LCFF_X25_Y10_N31; Fanout = 1; REG Node = 'my_counter:inst\|PeriodReg\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { my_counter:inst|process_0~0 my_counter:inst|PeriodReg[4] } "NODE_NAME" } } { "my_counter.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/my_counter.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.246 ns ( 25.49 % ) " "Info: Total cell delay = 2.246 ns ( 25.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.566 ns ( 74.51 % ) " "Info: Total interconnect delay = 6.566 ns ( 74.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.812 ns" { LOAD my_counter:inst|process_0~0 my_counter:inst|PeriodReg[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.812 ns" { LOAD {} LOAD~combout {} my_counter:inst|process_0~0 {} my_counter:inst|PeriodReg[4] {} } { 0.000ns 0.000ns 6.305ns 0.261ns } { 0.000ns 0.943ns 0.545ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "my_counter.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/my_counter.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.585 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/behavioural.bdf" { { 576 200 368 592 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns CLK~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/behavioural.bdf" { { 576 200 368 592 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.602 ns) 2.585 ns my_counter:inst\|PeriodReg\[4\] 3 REG LCFF_X25_Y10_N31 1 " "Info: 3: + IC(0.785 ns) + CELL(0.602 ns) = 2.585 ns; Loc. = LCFF_X25_Y10_N31; Fanout = 1; REG Node = 'my_counter:inst\|PeriodReg\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { CLK~clkctrl my_counter:inst|PeriodReg[4] } "NODE_NAME" } } { "my_counter.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/my_counter.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.53 % ) " "Info: Total cell delay = 1.668 ns ( 64.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.917 ns ( 35.47 % ) " "Info: Total interconnect delay = 0.917 ns ( 35.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { CLK CLK~clkctrl my_counter:inst|PeriodReg[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.585 ns" { CLK {} CLK~combout {} CLK~clkctrl {} my_counter:inst|PeriodReg[4] {} } { 0.000ns 0.000ns 0.132ns 0.785ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.812 ns" { LOAD my_counter:inst|process_0~0 my_counter:inst|PeriodReg[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.812 ns" { LOAD {} LOAD~combout {} my_counter:inst|process_0~0 {} my_counter:inst|PeriodReg[4] {} } { 0.000ns 0.000ns 6.305ns 0.261ns } { 0.000ns 0.943ns 0.545ns 0.758ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { CLK CLK~clkctrl my_counter:inst|PeriodReg[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.585 ns" { CLK {} CLK~combout {} CLK~clkctrl {} my_counter:inst|PeriodReg[4] {} } { 0.000ns 0.000ns 0.132ns 0.785ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Y1\[1\] my_counter:inst\|x\[1\] 8.996 ns register " "Info: tco from clock \"CLK\" to destination pin \"Y1\[1\]\" through register \"my_counter:inst\|x\[1\]\" is 8.996 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.584 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/behavioural.bdf" { { 576 200 368 592 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns CLK~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/behavioural.bdf" { { 576 200 368 592 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.602 ns) 2.584 ns my_counter:inst\|x\[1\] 3 REG LCFF_X24_Y10_N3 3 " "Info: 3: + IC(0.784 ns) + CELL(0.602 ns) = 2.584 ns; Loc. = LCFF_X24_Y10_N3; Fanout = 3; REG Node = 'my_counter:inst\|x\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { CLK~clkctrl my_counter:inst|x[1] } "NODE_NAME" } } { "my_counter.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/my_counter.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.55 % ) " "Info: Total cell delay = 1.668 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.916 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.916 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { CLK CLK~clkctrl my_counter:inst|x[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.584 ns" { CLK {} CLK~combout {} CLK~clkctrl {} my_counter:inst|x[1] {} } { 0.000ns 0.000ns 0.132ns 0.784ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "my_counter.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/my_counter.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.135 ns + Longest register pin " "Info: + Longest register to pin delay is 6.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_counter:inst\|x\[1\] 1 REG LCFF_X24_Y10_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y10_N3; Fanout = 3; REG Node = 'my_counter:inst\|x\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_counter:inst|x[1] } "NODE_NAME" } } { "my_counter.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/my_counter.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.245 ns) + CELL(2.890 ns) 6.135 ns Y1\[1\] 2 PIN PIN_31 0 " "Info: 2: + IC(3.245 ns) + CELL(2.890 ns) = 6.135 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'Y1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.135 ns" { my_counter:inst|x[1] Y1[1] } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/behavioural.bdf" { { 592 664 840 608 "Y1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.890 ns ( 47.11 % ) " "Info: Total cell delay = 2.890 ns ( 47.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.245 ns ( 52.89 % ) " "Info: Total interconnect delay = 3.245 ns ( 52.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.135 ns" { my_counter:inst|x[1] Y1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.135 ns" { my_counter:inst|x[1] {} Y1[1] {} } { 0.000ns 3.245ns } { 0.000ns 2.890ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { CLK CLK~clkctrl my_counter:inst|x[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.584 ns" { CLK {} CLK~combout {} CLK~clkctrl {} my_counter:inst|x[1] {} } { 0.000ns 0.000ns 0.132ns 0.784ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.135 ns" { my_counter:inst|x[1] Y1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.135 ns" { my_counter:inst|x[1] {} Y1[1] {} } { 0.000ns 3.245ns } { 0.000ns 2.890ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "my_counter:inst\|PeriodReg\[3\] PR\[3\] CLK -0.120 ns register " "Info: th for register \"my_counter:inst\|PeriodReg\[3\]\" (data pin = \"PR\[3\]\", clock pin = \"CLK\") is -0.120 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.585 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/behavioural.bdf" { { 576 200 368 592 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns CLK~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/behavioural.bdf" { { 576 200 368 592 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.602 ns) 2.585 ns my_counter:inst\|PeriodReg\[3\] 3 REG LCFF_X25_Y10_N5 1 " "Info: 3: + IC(0.785 ns) + CELL(0.602 ns) = 2.585 ns; Loc. = LCFF_X25_Y10_N5; Fanout = 1; REG Node = 'my_counter:inst\|PeriodReg\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { CLK~clkctrl my_counter:inst|PeriodReg[3] } "NODE_NAME" } } { "my_counter.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/my_counter.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.53 % ) " "Info: Total cell delay = 1.668 ns ( 64.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.917 ns ( 35.47 % ) " "Info: Total interconnect delay = 0.917 ns ( 35.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { CLK CLK~clkctrl my_counter:inst|PeriodReg[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.585 ns" { CLK {} CLK~combout {} CLK~clkctrl {} my_counter:inst|PeriodReg[3] {} } { 0.000ns 0.000ns 0.132ns 0.785ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "my_counter.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/my_counter.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.991 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns PR\[3\] 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'PR\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR[3] } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/behavioural.bdf" { { 624 200 368 640 "PR\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.652 ns) + CELL(0.177 ns) 2.895 ns my_counter:inst\|PeriodReg\[3\]~3 2 COMB LCCOMB_X25_Y10_N4 1 " "Info: 2: + IC(1.652 ns) + CELL(0.177 ns) = 2.895 ns; Loc. = LCCOMB_X25_Y10_N4; Fanout = 1; COMB Node = 'my_counter:inst\|PeriodReg\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { PR[3] my_counter:inst|PeriodReg[3]~3 } "NODE_NAME" } } { "my_counter.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/my_counter.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.991 ns my_counter:inst\|PeriodReg\[3\] 3 REG LCFF_X25_Y10_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.991 ns; Loc. = LCFF_X25_Y10_N5; Fanout = 1; REG Node = 'my_counter:inst\|PeriodReg\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { my_counter:inst|PeriodReg[3]~3 my_counter:inst|PeriodReg[3] } "NODE_NAME" } } { "my_counter.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 03-02 - Hardware Timer (solution)/my_counter.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.339 ns ( 44.77 % ) " "Info: Total cell delay = 1.339 ns ( 44.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.652 ns ( 55.23 % ) " "Info: Total interconnect delay = 1.652 ns ( 55.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { PR[3] my_counter:inst|PeriodReg[3]~3 my_counter:inst|PeriodReg[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { PR[3] {} PR[3]~combout {} my_counter:inst|PeriodReg[3]~3 {} my_counter:inst|PeriodReg[3] {} } { 0.000ns 0.000ns 1.652ns 0.000ns } { 0.000ns 1.066ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { CLK CLK~clkctrl my_counter:inst|PeriodReg[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.585 ns" { CLK {} CLK~combout {} CLK~clkctrl {} my_counter:inst|PeriodReg[3] {} } { 0.000ns 0.000ns 0.132ns 0.785ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { PR[3] my_counter:inst|PeriodReg[3]~3 my_counter:inst|PeriodReg[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { PR[3] {} PR[3]~combout {} my_counter:inst|PeriodReg[3]~3 {} my_counter:inst|PeriodReg[3] {} } { 0.000ns 0.000ns 1.652ns 0.000ns } { 0.000ns 1.066ns 0.177ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 12 09:14:54 2010 " "Info: Processing ended: Fri Nov 12 09:14:54 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
