Timing Analyzer report for ANSITerm1
Wed Jun 30 14:22:42 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 14. Slow 1200mV 85C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 15. Slow 1200mV 85C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 16. Slow 1200mV 85C Model Hold: 'i_CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 18. Slow 1200mV 85C Model Recovery: 'i_CLOCK_50'
 19. Slow 1200mV 85C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 20. Slow 1200mV 85C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 21. Slow 1200mV 85C Model Removal: 'i_CLOCK_50'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'i_CLOCK_50'
 30. Slow 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 31. Slow 1200mV 0C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 32. Slow 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 33. Slow 1200mV 0C Model Hold: 'i_CLOCK_50'
 34. Slow 1200mV 0C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 35. Slow 1200mV 0C Model Recovery: 'i_CLOCK_50'
 36. Slow 1200mV 0C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 37. Slow 1200mV 0C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 38. Slow 1200mV 0C Model Removal: 'i_CLOCK_50'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'i_CLOCK_50'
 46. Fast 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 47. Fast 1200mV 0C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 48. Fast 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 49. Fast 1200mV 0C Model Hold: 'i_CLOCK_50'
 50. Fast 1200mV 0C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 51. Fast 1200mV 0C Model Recovery: 'i_CLOCK_50'
 52. Fast 1200mV 0C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 53. Fast 1200mV 0C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 54. Fast 1200mV 0C Model Removal: 'i_CLOCK_50'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ANSITerm1                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.29        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.5%      ;
;     Processor 3            ;   9.3%      ;
;     Processor 4            ;   7.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------+
; i_CLOCK_50                                                                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_CLOCK_50 }                                                                                                            ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { IOP16:IOP16|GrayCounter:greyLow|Currstate[1] }                                                                          ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result } ;
+-----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                    ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                            ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 65.53 MHz  ; 65.53 MHz       ; i_CLOCK_50                                                                                                            ;                                                ;
; 184.91 MHz ; 184.91 MHz      ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ;                                                ;
; 834.72 MHz ; 402.09 MHz      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; i_CLOCK_50                                                                                                            ; -14.261 ; -2772.260     ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -4.408  ; -141.287      ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.256  ; -1.355        ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -0.194 ; -0.526        ;
; i_CLOCK_50                                                                                                            ; 0.432  ; 0.000         ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.531  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; i_CLOCK_50                                   ; -1.992 ; -41.184       ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.164  ; 0.000         ;
+----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                 ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.085 ; -0.458        ;
; i_CLOCK_50                                   ; 0.918  ; 0.000         ;
+----------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                            ; -3.201 ; -827.687      ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -3.201 ; -62.681       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.487 ; -16.357       ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                   ;
+---------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.261 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 15.630     ;
; -14.218 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.320      ; 15.586     ;
; -14.203 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.322      ; 15.573     ;
; -14.160 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.335      ; 15.543     ;
; -14.160 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 15.529     ;
; -14.102 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.336      ; 15.486     ;
; -14.081 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.320      ; 15.449     ;
; -14.071 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.320      ; 15.439     ;
; -14.060 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.320      ; 15.428     ;
; -14.044 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 15.413     ;
; -14.038 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.319      ; 15.405     ;
; -14.029 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.320      ; 15.397     ;
; -14.018 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.320      ; 15.386     ;
; -14.009 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.335      ; 15.392     ;
; -14.002 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 15.371     ;
; -13.980 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.334      ; 15.362     ;
; -13.967 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.335      ; 15.350     ;
; -13.935 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.322      ; 15.305     ;
; -13.931 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.320      ; 15.299     ;
; -13.920 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.320      ; 15.288     ;
; -13.904 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 15.273     ;
; -13.892 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 15.261     ;
; -13.890 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.305      ; 15.243     ;
; -13.869 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.335      ; 15.252     ;
; -13.856 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.320      ; 15.224     ;
; -13.847 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.304      ; 15.199     ;
; -13.845 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.320      ; 15.213     ;
; -13.834 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.336      ; 15.218     ;
; -13.829 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 15.198     ;
; -13.827 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.306      ; 15.181     ;
; -13.814 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.320      ; 15.182     ;
; -13.794 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.335      ; 15.177     ;
; -13.791 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.320      ; 15.159     ;
; -13.789 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.319      ; 15.156     ;
; -13.784 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.305      ; 15.137     ;
; -13.756 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 15.125     ;
; -13.748 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.319      ; 15.115     ;
; -13.726 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.320      ; 15.094     ;
; -13.725 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.322      ; 15.095     ;
; -13.720 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.320      ; 15.088     ;
; -13.709 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.320      ; 15.077     ;
; -13.693 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 15.062     ;
; -13.690 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 15.051     ;
; -13.690 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.334      ; 15.072     ;
; -13.682 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 15.051     ;
; -13.679 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 15.040     ;
; -13.663 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 15.025     ;
; -13.660 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.322      ; 15.030     ;
; -13.658 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.335      ; 15.041     ;
; -13.634 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.319      ; 15.001     ;
; -13.633 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.322      ; 15.003     ;
; -13.628 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.328      ; 15.004     ;
; -13.624 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.336      ; 15.008     ;
; -13.622 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.318      ; 14.988     ;
; -13.617 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 14.986     ;
; -13.611 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.318      ; 14.977     ;
; -13.596 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 14.957     ;
; -13.595 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.319      ; 14.962     ;
; -13.590 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 14.959     ;
; -13.585 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 14.946     ;
; -13.569 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 14.931     ;
; -13.565 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.318      ; 14.931     ;
; -13.560 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.333      ; 14.941     ;
; -13.559 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.336      ; 14.943     ;
; -13.554 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.318      ; 14.920     ;
; -13.538 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.319      ; 14.905     ;
; -13.534 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.328      ; 14.910     ;
; -13.532 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.336      ; 14.916     ;
; -13.519 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.318      ; 14.885     ;
; -13.508 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.318      ; 14.874     ;
; -13.503 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.333      ; 14.884     ;
; -13.499 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.322      ; 14.869     ;
; -13.495 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.320      ; 14.863     ;
; -13.494 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 14.855     ;
; -13.492 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.319      ; 14.859     ;
; -13.488 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 14.857     ;
; -13.484 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.320      ; 14.852     ;
; -13.483 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 14.844     ;
; -13.468 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 14.837     ;
; -13.467 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 14.829     ;
; -13.457 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.333      ; 14.838     ;
; -13.456 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 14.825     ;
; -13.443 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.304      ; 14.795     ;
; -13.440 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 14.801     ;
; -13.433 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.335      ; 14.816     ;
; -13.432 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.328      ; 14.808     ;
; -13.429 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 14.790     ;
; -13.426 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.320      ; 14.794     ;
; -13.415 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.320      ; 14.783     ;
; -13.413 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 14.775     ;
; -13.399 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 14.768     ;
; -13.398 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.336      ; 14.782     ;
; -13.380 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.305      ; 14.733     ;
; -13.378 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.328      ; 14.754     ;
; -13.364 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.335      ; 14.747     ;
; -13.344 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.319      ; 14.711     ;
; -13.278 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 14.647     ;
; -13.268 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 14.629     ;
; -13.257 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 14.618     ;
; -13.242 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.321      ; 14.611     ;
+---------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -4.408 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.394     ; 5.015      ;
; -4.397 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.394     ; 5.004      ;
; -4.390 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[1]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.394     ; 4.997      ;
; -4.174 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 5.765      ;
; -4.174 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 5.765      ;
; -4.148 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[2]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.394     ; 4.755      ;
; -4.131 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 5.722      ;
; -4.122 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 5.713      ;
; -4.111 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 5.702      ;
; -4.023 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[3]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.393     ; 4.631      ;
; -4.012 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.539      ; 6.042      ;
; -3.972 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 5.563      ;
; -3.958 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 5.549      ;
; -3.958 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 5.549      ;
; -3.942 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 5.533      ;
; -3.926 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 5.517      ;
; -3.900 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 5.491      ;
; -3.822 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.553      ; 5.866      ;
; -3.807 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.539      ; 5.837      ;
; -3.804 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.726      ;
; -3.782 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 5.373      ;
; -3.755 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[5]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.394     ; 4.362      ;
; -3.750 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.552      ; 5.793      ;
; -3.740 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 5.331      ;
; -3.735 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.076     ; 4.660      ;
; -3.733 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.552      ; 5.776      ;
; -3.729 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.552      ; 5.772      ;
; -3.722 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[4]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.394     ; 4.329      ;
; -3.719 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[6]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.394     ; 4.326      ;
; -3.709 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.413      ; 5.613      ;
; -3.692 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.413      ; 5.596      ;
; -3.636 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.076     ; 4.561      ;
; -3.604 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.081     ; 4.524      ;
; -3.580 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 5.171      ;
; -3.578 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.413      ; 5.482      ;
; -3.560 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.077     ; 4.484      ;
; -3.555 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.077     ; 4.479      ;
; -3.548 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.552      ; 5.591      ;
; -3.524 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.552      ; 5.567      ;
; -3.520 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.552      ; 5.563      ;
; -3.517 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.552      ; 5.560      ;
; -3.508 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.242      ; 4.798      ;
; -3.480 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.081     ; 4.400      ;
; -3.456 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.244      ; 4.748      ;
; -3.449 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.244      ; 4.741      ;
; -3.449 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.244      ; 4.741      ;
; -3.426 ; bufferedUART:UART|rxReadPointer[4]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.076     ; 4.351      ;
; -3.376 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.413      ; 5.280      ;
; -3.356 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.278      ;
; -3.353 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.275      ;
; -3.352 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.274      ;
; -3.352 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.274      ;
; -3.351 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.273      ;
; -3.348 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.270      ;
; -3.347 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.269      ;
; -3.347 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.269      ;
; -3.346 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.413      ; 5.250      ;
; -3.341 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.263      ;
; -3.330 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.552      ; 5.373      ;
; -3.323 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.413      ; 5.227      ;
; -3.306 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.413      ; 5.210      ;
; -3.304 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.076     ; 4.229      ;
; -3.304 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.552      ; 5.347      ;
; -3.295 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.553      ; 5.339      ;
; -3.293 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.077     ; 4.217      ;
; -3.292 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.076     ; 4.217      ;
; -3.289 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.413      ; 5.193      ;
; -3.287 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.534      ; 5.312      ;
; -3.287 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.447      ; 5.225      ;
; -3.263 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 4.854      ;
; -3.255 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.432      ; 5.178      ;
; -3.223 ; bufferedUART:UART|rxReadPointer[4]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.077     ; 4.147      ;
; -3.222 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.413      ; 5.126      ;
; -3.221 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.144      ;
; -3.220 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.553      ; 5.264      ;
; -3.205 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.076     ; 4.130      ;
; -3.200 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 4.791      ;
; -3.197 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.432      ; 5.120      ;
; -3.194 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 4.785      ;
; -3.194 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 4.785      ;
; -3.192 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.413      ; 5.096      ;
; -3.183 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 4.774      ;
; -3.183 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 4.774      ;
; -3.183 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 4.774      ;
; -3.183 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 4.774      ;
; -3.183 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 4.774      ;
; -3.183 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 4.774      ;
; -3.183 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 4.774      ;
; -3.171 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 4.762      ;
; -3.170 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.432      ; 5.093      ;
; -3.161 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[13] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.413      ; 5.065      ;
; -3.147 ; bufferedUART:UART|rxReadPointer[4]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.244      ; 4.439      ;
; -3.145 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.865      ; 5.501      ;
; -3.144 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[13] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.413      ; 5.048      ;
; -3.138 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxBuffer~13                                                                              ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.076     ; 4.063      ;
; -3.137 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.852      ; 5.480      ;
; -3.128 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.552      ; 5.171      ;
; -3.128 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[11] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.100      ; 4.719      ;
; -3.127 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.866      ; 5.484      ;
; -3.125 ; bufferedUART:UART|rxReadPointer[4]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.077     ; 4.049      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.256 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.730      ; 1.477      ;
; -0.198 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.122      ;
; -0.194 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.118      ;
; -0.193 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.117      ;
; -0.180 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.104      ;
; -0.168 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.092      ;
; -0.166 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.090      ;
; 0.004  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 0.920      ;
; 0.004  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 0.920      ;
; 0.006  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 0.918      ;
; 0.016  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 0.908      ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                  ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.194 ; bufferedUART:UART|rxBuffer~15                                                                                        ; bufferedUART:UART|dataOut[1]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.591      ; 2.639      ;
; -0.167 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                              ; ANSIDisplayVGA:ANSIDisplay|dataOut[1]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.147      ; 3.222      ;
; -0.165 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]    ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.583      ; 1.150      ;
; -0.094 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                              ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.147      ; 3.295      ;
; -0.008 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dataOut[1]    ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.583      ; 1.307      ;
; -0.004 ; bufferedUART:UART|txByteSent                                                                                         ; bufferedUART:UART|dataOut[1]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.588      ; 2.826      ;
; 0.016  ; bufferedUART:UART|rxBuffer~21                                                                                        ; bufferedUART:UART|dataOut[7]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.591      ; 2.849      ;
; 0.024  ; bufferedUART:UART|rxBuffer~14                                                                                        ; bufferedUART:UART|dataOut[0]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.591      ; 2.857      ;
; 0.025  ; bufferedUART:UART|rxBuffer~20                                                                                        ; bufferedUART:UART|dataOut[6]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.591      ; 2.858      ;
; 0.115  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[5]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.601      ; 2.958      ;
; 0.130  ; bufferedUART:UART|rxBuffer~17                                                                                        ; bufferedUART:UART|dataOut[3]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.592      ; 2.964      ;
; 0.147  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[7]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.588      ; 2.977      ;
; 0.147  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[1]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.588      ; 2.977      ;
; 0.147  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[0]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.588      ; 2.977      ;
; 0.174  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[5]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.601      ; 3.017      ;
; 0.185  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[5]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.601      ; 3.028      ;
; 0.216  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[3]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.589      ; 3.047      ;
; 0.217  ; bufferedUART:UART|rxBuffer~19                                                                                        ; bufferedUART:UART|dataOut[5]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.591      ; 3.050      ;
; 0.220  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[5]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.601      ; 3.063      ;
; 0.221  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[5]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.601      ; 3.064      ;
; 0.227  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[5]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.536      ; 3.005      ;
; 0.245  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxBuffer~13            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.602      ; 3.089      ;
; 0.246  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[5]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.601      ; 3.089      ;
; 0.256  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxBuffer~13            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.602      ; 3.100      ;
; 0.268  ; bufferedUART:UART|rxBuffer~16                                                                                        ; bufferedUART:UART|dataOut[2]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.591      ; 3.101      ;
; 0.307  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxBuffer~13            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.602      ; 3.151      ;
; 0.323  ; bufferedUART:UART|rxBuffer~18                                                                                        ; bufferedUART:UART|dataOut[4]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.591      ; 3.156      ;
; 0.328  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|dataOut[0]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.602      ; 3.172      ;
; 0.357  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|dataOut[7]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.537      ; 3.136      ;
; 0.357  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|dataOut[1]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.537      ; 3.136      ;
; 0.357  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|dataOut[0]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.537      ; 3.136      ;
; 0.359  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxBuffer~13            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.602      ; 3.203      ;
; 0.371  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxBuffer~13            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.602      ; 3.215      ;
; 0.401  ; bufferedUART:UART|txByteSent                                                                                         ; bufferedUART:UART|txByteWritten          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.224      ; 2.367      ;
; 0.412  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|rxBuffer~13            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.537      ; 3.191      ;
; 0.425  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|dataOut[0]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.602      ; 3.269      ;
; 0.426  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxBuffer~13            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.602      ; 3.270      ;
; 0.438  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[3]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.279      ;
; 0.438  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[4]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.279      ;
; 0.439  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[0]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.280      ;
; 0.443  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[1]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.284      ;
; 0.452  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                             ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]    ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.162      ; 1.346      ;
; 0.455  ; bufferedUART:UART|rxBuffer~13                                                                                        ; bufferedUART:UART|rxBuffer~13            ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[0]       ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|rxReadPointer[5]       ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[2]       ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[3]       ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxReadPointer[1]       ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; bufferedUART:UART|rxReadPointer[4]                                                                                   ; bufferedUART:UART|rxReadPointer[4]       ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.461  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[3]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.534      ; 3.237      ;
; 0.461  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[4]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.534      ; 3.237      ;
; 0.462  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[0]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.534      ; 3.238      ;
; 0.466  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[1]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.534      ; 3.242      ;
; 0.476  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|dataOut[0]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.602      ; 3.320      ;
; 0.488  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|dataOut[0]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.602      ; 3.332      ;
; 0.505  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|dataOut[2]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.537      ; 3.284      ;
; 0.505  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|dataOut[4]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.537      ; 3.284      ;
; 0.505  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|dataOut[6]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.537      ; 3.284      ;
; 0.505  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|dataOut[5]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.537      ; 3.284      ;
; 0.528  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[3]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.369      ;
; 0.528  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[4]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.369      ;
; 0.529  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[0]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.370      ;
; 0.529  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[3]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.370      ;
; 0.529  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[4]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.370      ;
; 0.530  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[0]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.371      ;
; 0.533  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[1]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.374      ;
; 0.534  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[1]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.375      ;
; 0.540  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[2]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.588      ; 3.370      ;
; 0.540  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[4]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.588      ; 3.370      ;
; 0.540  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[6]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.588      ; 3.370      ;
; 0.540  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[5]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.588      ; 3.370      ;
; 0.553  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[13] ; bufferedUART:UART|rxReadPointer[5]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.536      ; 3.331      ;
; 0.553  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; bufferedUART:UART|rxReadPointer[5]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.536      ; 3.331      ;
; 0.563  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[2]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.601      ; 3.406      ;
; 0.564  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|dataOut[0]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.602      ; 3.408      ;
; 0.569  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[3]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.410      ;
; 0.569  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[4]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.410      ;
; 0.570  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[0]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.411      ;
; 0.571  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|dataOut[0]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.602      ; 3.415      ;
; 0.574  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[1]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.415      ;
; 0.576  ; bufferedUART:UART|txByteSent                                                                                         ; bufferedUART:UART|dataOut[7]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.588      ; 3.406      ;
; 0.586  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[2]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.536      ; 3.364      ;
; 0.592  ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                             ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]    ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.162      ; 1.486      ;
; 0.601  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1]                                                                           ; bufferedUART:UART|txByteLatch[1]         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.225      ; 2.568      ;
; 0.603  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[5] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.192      ; 2.537      ;
; 0.606  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; bufferedUART:UART|dataOut[7]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.537      ; 3.385      ;
; 0.606  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; bufferedUART:UART|dataOut[1]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.537      ; 3.385      ;
; 0.606  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; bufferedUART:UART|dataOut[0]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.537      ; 3.385      ;
; 0.626  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; bufferedUART:UART|rxBuffer~13            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.537      ; 3.405      ;
; 0.633  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                           ; bufferedUART:UART|txByteLatch[7]         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.211      ; 2.586      ;
; 0.653  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[2]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.601      ; 3.496      ;
; 0.654  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[2]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.601      ; 3.497      ;
; 0.667  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[3]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.508      ;
; 0.667  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[4]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.508      ;
; 0.668  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[0]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.509      ;
; 0.672  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[1]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.513      ;
; 0.678  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[3]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.519      ;
; 0.678  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[4]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.519      ;
; 0.679  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[0]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.599      ; 3.520      ;
; 0.680  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|dataOut[3]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.538      ; 3.460      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                      ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; 0.432 ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.102      ; 0.746      ;
; 0.434 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[5]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.482      ; 1.170      ;
; 0.439 ; bufferedUART:UART|rxInPointer[1]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.485      ; 1.178      ;
; 0.453 ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                                                         ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; bufferedUART:UART|txBuffer[7]                                                                                                  ; bufferedUART:UART|txBuffer[7]                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                          ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                                                        ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|txByteSent                                                                                                   ; bufferedUART:UART|txByteSent                                                                                                                                 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|txBitCount[3]                                                                                                ; bufferedUART:UART|txBitCount[3]                                                                                                                              ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|txBitCount[2]                                                                                                ; bufferedUART:UART|txBitCount[2]                                                                                                                              ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|txBitCount[1]                                                                                                ; bufferedUART:UART|txBitCount[1]                                                                                                                              ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|txBitCount[0]                                                                                                ; bufferedUART:UART|txBitCount[0]                                                                                                                              ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|rxdFiltered                                                                                                  ; bufferedUART:UART|rxdFiltered                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                        ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                                                      ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                                                         ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                             ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                          ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                                                        ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                                                   ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                                                   ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                                                   ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                                                   ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                              ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxBitCount[3]                                                                                                ; bufferedUART:UART|rxBitCount[3]                                                                                                                              ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxBitCount[2]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                              ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxBitCount[1]                                                                                                ; bufferedUART:UART|rxBitCount[1]                                                                                                                              ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                             ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                             ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                                                         ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                                                         ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                      ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                                                    ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[0]                                                                                                                              ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.758      ;
; 0.470 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[6]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.482      ; 1.206      ;
; 0.484 ; Debouncer:debounceReset|w_dly1                                                                                                 ; Debouncer:debounceReset|w_dly2                                                                                                                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.098      ; 0.794      ;
; 0.485 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                                 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.049      ; 0.746      ;
; 0.490 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[4]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.482      ; 1.226      ;
; 0.495 ; bufferedUART:UART|rxInPointer[2]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.485      ; 1.234      ;
; 0.501 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                              ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.792      ;
; 0.502 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_code[1]                                                         ; Wrap_Keyboard:KEYBOARD|q_kbReadData[1]                                                                                                                       ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; Debouncer:debounceReset|w_dly4                                                                                                 ; Debouncer:debounceReset|o_PinOut                                                                                                                             ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.795      ;
; 0.521 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[2]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_datain_reg0 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.481      ; 1.256      ;
; 0.528 ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                       ; bufferedUART:UART|rxBuffer~14                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearScreen                                                                               ; ANSIDisplayVGA:ANSIDisplay|dispState.clearS2                                                                                                                 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.820      ;
; 0.530 ; ANSIDisplayVGA:ANSIDisplay|dispState.del2                                                                                      ; ANSIDisplayVGA:ANSIDisplay|dispState.del3                                                                                                                    ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.822      ;
; 0.531 ; ANSIDisplayVGA:ANSIDisplay|dispState.ins2                                                                                      ; ANSIDisplayVGA:ANSIDisplay|dispState.ins3                                                                                                                    ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.823      ;
; 0.534 ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                       ; bufferedUART:UART|rxBuffer~18                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.826      ;
; 0.535 ; bufferedUART:UART|rxCurrentByteBuffer[7]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.827      ;
; 0.535 ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.827      ;
; 0.535 ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.827      ;
; 0.536 ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                       ; bufferedUART:UART|rxBuffer~20                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.828      ;
; 0.536 ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                       ; bufferedUART:UART|rxBuffer~19                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.828      ;
; 0.536 ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                       ; bufferedUART:UART|rxBuffer~15                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.828      ;
; 0.538 ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.830      ;
; 0.538 ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.830      ;
; 0.539 ; bufferedUART:UART|rxCurrentByteBuffer[7]                                                                                       ; bufferedUART:UART|rxBuffer~21                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.831      ;
; 0.541 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|state.new_code                                                        ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|state.translate                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.832      ;
; 0.611 ; bufferedUART:UART|txState.stopBit                                                                                              ; bufferedUART:UART|txState.idle                                                                                                                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.097      ; 0.920      ;
; 0.629 ; bufferedUART:UART|rxState.stopBit                                                                                              ; bufferedUART:UART|rxState.idle                                                                                                                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.920      ;
; 0.642 ; bufferedUART:UART|txBuffer[2]                                                                                                  ; bufferedUART:UART|txBuffer[1]                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; bufferedUART:UART|txBuffer[1]                                                                                                  ; bufferedUART:UART|txBuffer[0]                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.936      ;
; 0.644 ; bufferedUART:UART|txBuffer[3]                                                                                                  ; bufferedUART:UART|txBuffer[2]                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; bufferedUART:UART|txBuffer[4]                                                                                                  ; bufferedUART:UART|txBuffer[3]                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; bufferedUART:UART|txBuffer[5]                                                                                                  ; bufferedUART:UART|txBuffer[4]                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.937      ;
; 0.674 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                   ; bufferedUART:UART|func_reset                                                                                                                                 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; i_CLOCK_50  ; 0.000        ; 2.853      ; 4.030      ;
; 0.675 ; bufferedUART:UART|rxState.idle                                                                                                 ; bufferedUART:UART|rxState.dataBit                                                                                                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.966      ;
; 0.678 ; ANSIDisplayVGA:ANSIDisplay|vertLineCount[2]                                                                                    ; ANSIDisplayVGA:ANSIDisplay|vSync                                                                                                                             ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.969      ;
; 0.679 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[6]                                                                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.970      ;
; 0.683 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]   ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[1]                                 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.975      ;
; 0.686 ; bufferedUART:UART|txState.idle                                                                                                 ; bufferedUART:UART|txState.dataBit                                                                                                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.097      ; 0.995      ;
; 0.687 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_code[3]                                                         ; Wrap_Keyboard:KEYBOARD|q_kbReadData[3]                                                                                                                       ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.979      ;
; 0.695 ; bufferedUART:UART|rxCurrentByteBuffer[7]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.481      ; 1.430      ;
; 0.695 ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                     ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                                                   ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.987      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.531 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.820      ;
; 0.536 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.825      ;
; 0.537 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.826      ;
; 0.539 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.828      ;
; 0.621 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 1.007      ; 1.370      ;
; 0.671 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.960      ;
; 0.702 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.991      ;
; 0.711 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 1.000      ;
; 0.720 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 1.009      ;
; 0.727 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 1.016      ;
; 0.728 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 1.017      ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'i_CLOCK_50'                                                                                                                  ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.992 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.094     ; 2.899      ;
; -1.992 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.094     ; 2.899      ;
; -1.992 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.094     ; 2.899      ;
; -1.992 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.094     ; 2.899      ;
; -1.992 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.094     ; 2.899      ;
; -1.992 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.094     ; 2.899      ;
; -1.237 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.093     ; 2.145      ;
; -1.237 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.093     ; 2.145      ;
; -1.237 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.093     ; 2.145      ;
; -1.237 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.093     ; 2.145      ;
; -1.237 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.093     ; 2.145      ;
; -1.237 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.093     ; 2.145      ;
; -1.237 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.093     ; 2.145      ;
; -1.140 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.108     ; 2.033      ;
; -1.046 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.967      ;
; -0.914 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.835      ;
; -0.884 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 1.804      ;
; -0.884 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 1.804      ;
; -0.884 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 1.804      ;
; -0.884 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 1.804      ;
; -0.884 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 1.804      ;
; -0.884 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.081     ; 1.804      ;
; -0.722 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.351      ; 2.074      ;
; -0.668 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.616 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.350      ; 1.967      ;
; -0.616 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.350      ; 1.967      ;
; -0.616 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.350      ; 1.967      ;
; -0.417 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.351      ; 1.769      ;
; -0.417 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.351      ; 1.769      ;
; -0.417 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.351      ; 1.769      ;
; -0.417 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.351      ; 1.769      ;
; -0.417 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.351      ; 1.769      ;
; -0.417 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.351      ; 1.769      ;
; -0.417 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.351      ; 1.769      ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                   ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; 0.164 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.246      ; 3.073      ;
; 0.320 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.243      ; 2.914      ;
; 0.320 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.243      ; 2.914      ;
; 0.320 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.243      ; 2.914      ;
; 0.320 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.243      ; 2.914      ;
; 0.337 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.245      ; 2.899      ;
; 0.337 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.245      ; 2.899      ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                     ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -0.085 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.587      ; 2.744      ;
; -0.085 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.587      ; 2.744      ;
; -0.072 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.585      ; 2.755      ;
; -0.072 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.585      ; 2.755      ;
; -0.072 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.585      ; 2.755      ;
; -0.072 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.585      ; 2.755      ;
; 0.095  ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.588      ; 2.925      ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'i_CLOCK_50'                                                                                                                  ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.918 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.530      ; 1.660      ;
; 0.918 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.530      ; 1.660      ;
; 0.918 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.530      ; 1.660      ;
; 0.918 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.530      ; 1.660      ;
; 0.918 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.530      ; 1.660      ;
; 0.918 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.530      ; 1.660      ;
; 0.918 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.530      ; 1.660      ;
; 1.142 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.527      ; 1.881      ;
; 1.142 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.527      ; 1.881      ;
; 1.142 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.527      ; 1.881      ;
; 1.152 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.229 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.530      ; 1.971      ;
; 1.402 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.693      ;
; 1.402 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.693      ;
; 1.402 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.693      ;
; 1.402 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.693      ;
; 1.402 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.693      ;
; 1.402 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.693      ;
; 1.420 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.712      ;
; 1.589 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.881      ;
; 1.651 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.086      ; 1.949      ;
; 1.766 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.066      ; 2.044      ;
; 1.766 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.066      ; 2.044      ;
; 1.766 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.066      ; 2.044      ;
; 1.766 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.066      ; 2.044      ;
; 1.766 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.066      ; 2.044      ;
; 1.766 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.066      ; 2.044      ;
; 1.766 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.066      ; 2.044      ;
; 2.467 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 2.744      ;
; 2.467 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 2.744      ;
; 2.467 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 2.744      ;
; 2.467 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 2.744      ;
; 2.467 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 2.744      ;
; 2.467 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 2.744      ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                     ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                            ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 71.46 MHz  ; 71.46 MHz       ; i_CLOCK_50                                                                                                            ;                                                ;
; 201.49 MHz ; 201.49 MHz      ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ;                                                ;
; 912.41 MHz ; 402.09 MHz      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; i_CLOCK_50                                                                                                            ; -12.994 ; -2569.669     ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -3.974  ; -131.797      ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.327  ; -0.814        ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -0.342 ; -1.331        ;
; i_CLOCK_50                                                                                                            ; 0.382  ; 0.000         ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.495  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                 ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; i_CLOCK_50                                   ; -1.804 ; -34.117       ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.260  ; 0.000         ;
+----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                  ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.213 ; -1.230        ;
; i_CLOCK_50                                   ; 0.849  ; 0.000         ;
+----------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                            ; -3.201 ; -828.101      ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -3.201 ; -63.757       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.487 ; -16.357       ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                    ;
+---------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.994 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.288      ; 14.321     ;
; -12.987 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.287      ; 14.313     ;
; -12.959 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 14.283     ;
; -12.952 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.284      ; 14.275     ;
; -12.913 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.286      ; 14.238     ;
; -12.898 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.296      ; 14.233     ;
; -12.891 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.295      ; 14.225     ;
; -12.878 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.283      ; 14.200     ;
; -12.869 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.282      ; 14.190     ;
; -12.864 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 14.188     ;
; -12.856 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.283      ; 14.178     ;
; -12.835 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.293      ; 14.167     ;
; -12.827 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.282      ; 14.148     ;
; -12.822 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 14.146     ;
; -12.817 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.294      ; 14.150     ;
; -12.814 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.283      ; 14.136     ;
; -12.793 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.293      ; 14.125     ;
; -12.732 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 14.044     ;
; -12.708 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.282      ; 14.029     ;
; -12.703 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.282      ; 14.024     ;
; -12.703 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 14.027     ;
; -12.698 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 14.022     ;
; -12.697 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.270      ; 14.006     ;
; -12.695 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.283      ; 14.017     ;
; -12.693 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 14.017     ;
; -12.690 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.283      ; 14.012     ;
; -12.674 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.293      ; 14.006     ;
; -12.669 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.293      ; 14.001     ;
; -12.658 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.282      ; 13.979     ;
; -12.636 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.281      ; 13.956     ;
; -12.597 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.293      ; 13.929     ;
; -12.576 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.282      ; 13.897     ;
; -12.574 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 13.887     ;
; -12.571 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 13.895     ;
; -12.568 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.286      ; 13.893     ;
; -12.563 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.283      ; 13.885     ;
; -12.561 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 13.885     ;
; -12.544 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.286      ; 13.869     ;
; -12.542 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.293      ; 13.874     ;
; -12.539 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 13.849     ;
; -12.512 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 13.836     ;
; -12.509 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.283      ; 13.831     ;
; -12.491 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.276      ; 13.806     ;
; -12.487 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.284      ; 13.810     ;
; -12.486 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.279      ; 13.804     ;
; -12.478 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.794     ;
; -12.478 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.282      ; 13.799     ;
; -12.477 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.282      ; 13.798     ;
; -12.457 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.287      ; 13.783     ;
; -12.451 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 13.775     ;
; -12.448 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.294      ; 13.781     ;
; -12.435 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 13.759     ;
; -12.430 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.276      ; 13.745     ;
; -12.425 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.279      ; 13.743     ;
; -12.421 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.280      ; 13.740     ;
; -12.417 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.733     ;
; -12.416 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.282      ; 13.737     ;
; -12.416 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.293      ; 13.748     ;
; -12.416 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.283      ; 13.738     ;
; -12.408 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.281      ; 13.728     ;
; -12.400 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.282      ; 13.721     ;
; -12.396 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.287      ; 13.722     ;
; -12.387 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.291      ; 13.717     ;
; -12.376 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.280      ; 13.695     ;
; -12.371 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.283      ; 13.693     ;
; -12.363 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.281      ; 13.683     ;
; -12.355 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.293      ; 13.687     ;
; -12.342 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.291      ; 13.672     ;
; -12.339 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.293      ; 13.671     ;
; -12.334 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.280      ; 13.653     ;
; -12.329 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.283      ; 13.651     ;
; -12.323 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.282      ; 13.644     ;
; -12.321 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.281      ; 13.641     ;
; -12.320 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.276      ; 13.635     ;
; -12.318 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 13.642     ;
; -12.315 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.279      ; 13.633     ;
; -12.313 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 13.637     ;
; -12.310 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.283      ; 13.632     ;
; -12.307 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.623     ;
; -12.306 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 13.616     ;
; -12.305 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.276      ; 13.620     ;
; -12.300 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.291      ; 13.630     ;
; -12.300 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.279      ; 13.618     ;
; -12.298 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.282      ; 13.619     ;
; -12.293 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.285      ; 13.617     ;
; -12.292 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.608     ;
; -12.289 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.293      ; 13.621     ;
; -12.286 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.287      ; 13.612     ;
; -12.285 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.283      ; 13.607     ;
; -12.278 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.282      ; 13.599     ;
; -12.271 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.287      ; 13.597     ;
; -12.267 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.283      ; 13.589     ;
; -12.264 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.293      ; 13.596     ;
; -12.217 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.293      ; 13.549     ;
; -12.148 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.272      ; 13.459     ;
; -12.120 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.276      ; 13.435     ;
; -12.118 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.284      ; 13.441     ;
; -12.115 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.279      ; 13.433     ;
; -12.107 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.423     ;
; -12.086 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.283      ; 13.408     ;
+---------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -3.974 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 5.481      ;
; -3.970 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 5.477      ;
; -3.963 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.343     ; 4.622      ;
; -3.959 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.343     ; 4.618      ;
; -3.953 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[1]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.343     ; 4.612      ;
; -3.916 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 5.423      ;
; -3.905 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 5.412      ;
; -3.895 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 5.402      ;
; -3.825 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.428      ; 5.745      ;
; -3.802 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 5.309      ;
; -3.788 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 5.295      ;
; -3.774 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 5.281      ;
; -3.768 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 5.275      ;
; -3.729 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 5.236      ;
; -3.719 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 5.226      ;
; -3.709 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[2]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.344     ; 4.367      ;
; -3.664 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.440      ; 5.596      ;
; -3.638 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.428      ; 5.558      ;
; -3.605 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.439      ; 5.536      ;
; -3.601 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[3]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.344     ; 4.259      ;
; -3.592 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.014      ; 5.098      ;
; -3.584 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 5.091      ;
; -3.561 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.439      ; 5.492      ;
; -3.547 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.440      ; 5.479      ;
; -3.541 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.267      ; 5.300      ;
; -3.507 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.439      ;
; -3.506 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.267      ; 5.265      ;
; -3.490 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.066     ; 4.426      ;
; -3.440 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.267      ; 5.199      ;
; -3.421 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.439      ; 5.352      ;
; -3.408 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.014      ; 4.914      ;
; -3.397 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.066     ; 4.333      ;
; -3.386 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.440      ; 5.318      ;
; -3.375 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.439      ; 5.306      ;
; -3.360 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.440      ; 5.292      ;
; -3.351 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.066     ; 4.287      ;
; -3.344 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[5]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.344     ; 4.002      ;
; -3.344 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.066     ; 4.280      ;
; -3.310 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[4]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.344     ; 3.968      ;
; -3.308 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.074     ; 4.236      ;
; -3.307 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[6]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.344     ; 3.965      ;
; -3.275 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.211      ; 4.525      ;
; -3.219 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.267      ; 4.978      ;
; -3.218 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.440      ; 5.150      ;
; -3.214 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.267      ; 4.973      ;
; -3.198 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.321      ; 5.011      ;
; -3.189 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.074     ; 4.117      ;
; -3.182 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.215      ; 4.436      ;
; -3.180 ; bufferedUART:UART|rxReadPointer[4]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.066     ; 4.116      ;
; -3.179 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.267      ; 4.938      ;
; -3.167 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.215      ; 4.421      ;
; -3.166 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.439      ; 5.097      ;
; -3.163 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.095      ;
; -3.160 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.092      ;
; -3.159 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.091      ;
; -3.159 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.091      ;
; -3.156 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.088      ;
; -3.153 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.085      ;
; -3.152 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.084      ;
; -3.152 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.084      ;
; -3.144 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.267      ; 4.903      ;
; -3.135 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.215      ; 4.389      ;
; -3.128 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.440      ; 5.060      ;
; -3.120 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 4.627      ;
; -3.117 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.310      ; 4.919      ;
; -3.115 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.418      ; 5.025      ;
; -3.092 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.267      ; 4.851      ;
; -3.088 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.066     ; 4.024      ;
; -3.088 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.266      ; 4.846      ;
; -3.083 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.310      ; 4.885      ;
; -3.078 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.267      ; 4.837      ;
; -3.066 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.066     ; 4.002      ;
; -3.062 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.310      ; 4.864      ;
; -3.056 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 4.563      ;
; -3.043 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.440      ; 4.975      ;
; -3.039 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[13] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.267      ; 4.798      ;
; -3.038 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 4.545      ;
; -3.037 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 4.544      ;
; -3.034 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 3.966      ;
; -3.023 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 4.530      ;
; -3.023 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 4.530      ;
; -3.023 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 4.530      ;
; -3.023 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 4.530      ;
; -3.023 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 4.530      ;
; -3.023 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 4.530      ;
; -3.023 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 4.530      ;
; -3.021 ; bufferedUART:UART|rxReadPointer[4]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.066     ; 3.957      ;
; -3.015 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.692      ; 5.199      ;
; -3.014 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.066     ; 3.950      ;
; -3.012 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.014      ; 4.518      ;
; -3.011 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.267      ; 4.770      ;
; -3.011 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.267      ; 4.770      ;
; -3.011 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.267      ; 4.770      ;
; -3.011 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.267      ; 4.770      ;
; -3.011 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.267      ; 4.770      ;
; -3.011 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.267      ; 4.770      ;
; -3.011 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.267      ; 4.770      ;
; -3.004 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[13] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.267      ; 4.763      ;
; -3.000 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.266      ; 4.758      ;
; -2.995 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.066     ; 3.931      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.327 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.587      ; 1.406      ;
; -0.096 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.069     ; 1.029      ;
; -0.093 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.069     ; 1.026      ;
; -0.092 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.069     ; 1.025      ;
; -0.081 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.069     ; 1.014      ;
; -0.069 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.069     ; 1.002      ;
; -0.056 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.069     ; 0.989      ;
; 0.104  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.069     ; 0.829      ;
; 0.105  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.069     ; 0.828      ;
; 0.106  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.069     ; 0.827      ;
; 0.115  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.069     ; 0.818      ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.342 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                              ; ANSIDisplayVGA:ANSIDisplay|dataOut[1] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.007      ; 2.890      ;
; -0.325 ; bufferedUART:UART|rxBuffer~15                                                                                        ; bufferedUART:UART|dataOut[1]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.459      ; 2.359      ;
; -0.270 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                              ; ANSIDisplayVGA:ANSIDisplay|dataOut[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.007      ; 2.962      ;
; -0.237 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dataOut[7] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.584      ; 1.062      ;
; -0.139 ; bufferedUART:UART|txByteSent                                                                                         ; bufferedUART:UART|dataOut[1]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.456      ; 2.542      ;
; -0.129 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dataOut[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.584      ; 1.170      ;
; -0.128 ; bufferedUART:UART|rxBuffer~21                                                                                        ; bufferedUART:UART|dataOut[7]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.459      ; 2.556      ;
; -0.123 ; bufferedUART:UART|rxBuffer~14                                                                                        ; bufferedUART:UART|dataOut[0]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.459      ; 2.561      ;
; -0.113 ; bufferedUART:UART|rxBuffer~20                                                                                        ; bufferedUART:UART|dataOut[6]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.457      ; 2.569      ;
; -0.030 ; bufferedUART:UART|rxBuffer~17                                                                                        ; bufferedUART:UART|dataOut[3]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.458      ; 2.653      ;
; 0.013  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[7]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.457      ; 2.695      ;
; 0.013  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[1]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.457      ; 2.695      ;
; 0.013  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[0]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.457      ; 2.695      ;
; 0.029  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.465      ; 2.719      ;
; 0.037  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.465      ; 2.727      ;
; 0.047  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.465      ; 2.737      ;
; 0.072  ; bufferedUART:UART|rxBuffer~19                                                                                        ; bufferedUART:UART|dataOut[5]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.457      ; 2.754      ;
; 0.073  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxBuffer~13         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.466      ; 2.764      ;
; 0.073  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.465      ; 2.763      ;
; 0.076  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.465      ; 2.766      ;
; 0.078  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[3]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.456      ; 2.759      ;
; 0.083  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxBuffer~13         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.466      ; 2.774      ;
; 0.116  ; bufferedUART:UART|rxBuffer~16                                                                                        ; bufferedUART:UART|dataOut[2]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.457      ; 2.798      ;
; 0.123  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.386      ; 2.734      ;
; 0.133  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.465      ; 2.823      ;
; 0.168  ; bufferedUART:UART|rxBuffer~18                                                                                        ; bufferedUART:UART|dataOut[4]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.457      ; 2.850      ;
; 0.188  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|dataOut[0]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.466      ; 2.879      ;
; 0.218  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxBuffer~13         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.466      ; 2.909      ;
; 0.264  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|dataOut[7]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.387      ; 2.876      ;
; 0.264  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|dataOut[1]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.387      ; 2.876      ;
; 0.264  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|dataOut[0]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.387      ; 2.876      ;
; 0.273  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxBuffer~13         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.466      ; 2.964      ;
; 0.284  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxBuffer~13         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.466      ; 2.975      ;
; 0.285  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[4]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 2.971      ;
; 0.286  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[3]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 2.972      ;
; 0.287  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[0]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 2.973      ;
; 0.290  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[1]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 2.976      ;
; 0.300  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[4]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.382      ; 2.907      ;
; 0.301  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|rxBuffer~13         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.387      ; 2.913      ;
; 0.301  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[3]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.382      ; 2.908      ;
; 0.302  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[0]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.382      ; 2.909      ;
; 0.305  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[1]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.382      ; 2.912      ;
; 0.306  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|dataOut[0]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.466      ; 2.997      ;
; 0.317  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                             ; ANSIDisplayVGA:ANSIDisplay|dataOut[7] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.191      ; 1.223      ;
; 0.318  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[4]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 3.004      ;
; 0.319  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[3]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 3.005      ;
; 0.320  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[0]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 3.006      ;
; 0.321  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[4]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 3.007      ;
; 0.322  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[3]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 3.008      ;
; 0.323  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[1]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 3.009      ;
; 0.323  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[0]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 3.009      ;
; 0.326  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[1]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 3.012      ;
; 0.336  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxBuffer~13         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.466      ; 3.027      ;
; 0.360  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[2]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.455      ; 3.040      ;
; 0.360  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[4]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.455      ; 3.040      ;
; 0.360  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[6]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.455      ; 3.040      ;
; 0.360  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[5]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.455      ; 3.040      ;
; 0.366  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; bufferedUART:UART|rxReadPointer[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.386      ; 2.977      ;
; 0.372  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|dataOut[0]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.466      ; 3.063      ;
; 0.378  ; bufferedUART:UART|txByteSent                                                                                         ; bufferedUART:UART|dataOut[7]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.456      ; 3.059      ;
; 0.381  ; bufferedUART:UART|txByteSent                                                                                         ; bufferedUART:UART|txByteWritten       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.041      ; 2.147      ;
; 0.383  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|dataOut[0]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.466      ; 3.074      ;
; 0.389  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[4]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 3.075      ;
; 0.390  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[3]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 3.076      ;
; 0.391  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[0]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 3.077      ;
; 0.394  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[2]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.465      ; 3.084      ;
; 0.394  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[1]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 3.080      ;
; 0.403  ; bufferedUART:UART|rxBuffer~13                                                                                        ; bufferedUART:UART|rxBuffer~13         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404  ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[0]    ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|rxReadPointer[5]    ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[2]    ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[3]    ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxReadPointer[1]    ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; bufferedUART:UART|rxReadPointer[4]                                                                                   ; bufferedUART:UART|rxReadPointer[4]    ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.409  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[2]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.386      ; 3.020      ;
; 0.410  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[13] ; bufferedUART:UART|rxReadPointer[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.386      ; 3.021      ;
; 0.421  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; bufferedUART:UART|dataOut[7]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.387      ; 3.033      ;
; 0.421  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; bufferedUART:UART|dataOut[1]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.387      ; 3.033      ;
; 0.421  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; bufferedUART:UART|dataOut[0]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.387      ; 3.033      ;
; 0.421  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; bufferedUART:UART|rxBuffer~13         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.387      ; 3.033      ;
; 0.427  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[2]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.465      ; 3.117      ;
; 0.430  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[2]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.465      ; 3.120      ;
; 0.432  ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                             ; ANSIDisplayVGA:ANSIDisplay|dataOut[7] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.191      ; 1.338      ;
; 0.440  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|dataOut[2]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.385      ; 3.050      ;
; 0.440  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|dataOut[4]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.385      ; 3.050      ;
; 0.440  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|dataOut[6]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.385      ; 3.050      ;
; 0.440  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|dataOut[5]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.385      ; 3.050      ;
; 0.441  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[4]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 3.127      ;
; 0.442  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[3]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 3.128      ;
; 0.443  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[0]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 3.129      ;
; 0.446  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[1]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 3.132      ;
; 0.447  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|dataOut[0]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.466      ; 3.138      ;
; 0.451  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[4]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 3.137      ;
; 0.452  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[3]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 3.138      ;
; 0.453  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[0]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 3.139      ;
; 0.455  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|dataOut[0]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.466      ; 3.146      ;
; 0.456  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[1]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.461      ; 3.142      ;
; 0.462  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; bufferedUART:UART|rxReadPointer[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.144      ; 2.831      ;
; 0.498  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[2]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.465      ; 3.188      ;
; 0.517  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; bufferedUART:UART|dataOut[7]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.145      ; 2.887      ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                      ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; 0.382 ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.092      ; 0.669      ;
; 0.402 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                        ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                                                      ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                                                         ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; bufferedUART:UART|txBuffer[7]                                                                                                  ; bufferedUART:UART|txBuffer[7]                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                          ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                                                        ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|txByteSent                                                                                                   ; bufferedUART:UART|txByteSent                                                                                                                                 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|txBitCount[3]                                                                                                ; bufferedUART:UART|txBitCount[3]                                                                                                                              ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|txBitCount[2]                                                                                                ; bufferedUART:UART|txBitCount[2]                                                                                                                              ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|txBitCount[1]                                                                                                ; bufferedUART:UART|txBitCount[1]                                                                                                                              ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|txBitCount[0]                                                                                                ; bufferedUART:UART|txBitCount[0]                                                                                                                              ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxBitCount[3]                                                                                                ; bufferedUART:UART|rxBitCount[3]                                                                                                                              ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxBitCount[2]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                              ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxBitCount[1]                                                                                                ; bufferedUART:UART|rxBitCount[1]                                                                                                                              ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxdFiltered                                                                                                  ; bufferedUART:UART|rxdFiltered                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                             ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                          ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                                                        ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                                                   ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                                                   ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                                                   ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                                                   ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                                                         ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                                                         ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                                                         ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                              ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                             ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                             ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.416 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[5]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.426      ; 1.072      ;
; 0.418 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[0]                                                                                                                              ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                      ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                                                    ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.684      ;
; 0.419 ; bufferedUART:UART|rxInPointer[1]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.425      ; 1.074      ;
; 0.430 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                                 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.669      ;
; 0.448 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[6]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.426      ; 1.104      ;
; 0.456 ; Debouncer:debounceReset|w_dly1                                                                                                 ; Debouncer:debounceReset|w_dly2                                                                                                                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.087      ; 0.738      ;
; 0.463 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[4]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.426      ; 1.119      ;
; 0.466 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                              ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.732      ;
; 0.470 ; bufferedUART:UART|rxInPointer[2]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.425      ; 1.125      ;
; 0.472 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_code[1]                                                         ; Wrap_Keyboard:KEYBOARD|q_kbReadData[1]                                                                                                                       ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; Debouncer:debounceReset|w_dly4                                                                                                 ; Debouncer:debounceReset|o_PinOut                                                                                                                             ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.738      ;
; 0.487 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[2]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_datain_reg0 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.427      ; 1.144      ;
; 0.493 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearScreen                                                                               ; ANSIDisplayVGA:ANSIDisplay|dispState.clearS2                                                                                                                 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.759      ;
; 0.494 ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                       ; bufferedUART:UART|rxBuffer~14                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.760      ;
; 0.496 ; ANSIDisplayVGA:ANSIDisplay|dispState.ins2                                                                                      ; ANSIDisplayVGA:ANSIDisplay|dispState.ins3                                                                                                                    ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.762      ;
; 0.499 ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                       ; bufferedUART:UART|rxBuffer~18                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.765      ;
; 0.500 ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                       ; bufferedUART:UART|rxBuffer~19                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.766      ;
; 0.500 ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                       ; bufferedUART:UART|rxBuffer~15                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.766      ;
; 0.500 ; bufferedUART:UART|rxCurrentByteBuffer[7]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.766      ;
; 0.500 ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.766      ;
; 0.500 ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.766      ;
; 0.501 ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                       ; bufferedUART:UART|rxBuffer~20                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.767      ;
; 0.502 ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.768      ;
; 0.502 ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.768      ;
; 0.502 ; ANSIDisplayVGA:ANSIDisplay|dispState.del2                                                                                      ; ANSIDisplayVGA:ANSIDisplay|dispState.del3                                                                                                                    ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.768      ;
; 0.503 ; bufferedUART:UART|rxCurrentByteBuffer[7]                                                                                       ; bufferedUART:UART|rxBuffer~21                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.769      ;
; 0.508 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|state.new_code                                                        ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|state.translate                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.774      ;
; 0.567 ; bufferedUART:UART|txState.stopBit                                                                                              ; bufferedUART:UART|txState.idle                                                                                                                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.087      ; 0.849      ;
; 0.582 ; bufferedUART:UART|rxState.stopBit                                                                                              ; bufferedUART:UART|rxState.idle                                                                                                                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.848      ;
; 0.600 ; bufferedUART:UART|txBuffer[1]                                                                                                  ; bufferedUART:UART|txBuffer[0]                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; bufferedUART:UART|txBuffer[2]                                                                                                  ; bufferedUART:UART|txBuffer[1]                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; bufferedUART:UART|txBuffer[3]                                                                                                  ; bufferedUART:UART|txBuffer[2]                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; bufferedUART:UART|txBuffer[4]                                                                                                  ; bufferedUART:UART|txBuffer[3]                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.869      ;
; 0.602 ; bufferedUART:UART|txBuffer[5]                                                                                                  ; bufferedUART:UART|txBuffer[4]                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.869      ;
; 0.610 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_code[3]                                                         ; Wrap_Keyboard:KEYBOARD|q_kbReadData[3]                                                                                                                       ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.876      ;
; 0.622 ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                     ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                                                   ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.888      ;
; 0.625 ; bufferedUART:UART|rxState.idle                                                                                                 ; bufferedUART:UART|rxState.dataBit                                                                                                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.891      ;
; 0.632 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[6]                                                                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.897      ;
; 0.632 ; ANSIDisplayVGA:ANSIDisplay|vertLineCount[2]                                                                                    ; ANSIDisplayVGA:ANSIDisplay|vSync                                                                                                                             ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.897      ;
; 0.632 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                   ; bufferedUART:UART|func_reset                                                                                                                                 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; i_CLOCK_50  ; 0.000        ; 2.607      ; 3.704      ;
; 0.638 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]   ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[1]                                 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.904      ;
; 0.643 ; bufferedUART:UART|txState.idle                                                                                                 ; bufferedUART:UART|txState.dataBit                                                                                                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.087      ; 0.925      ;
; 0.644 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                         ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                                       ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.910      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.495 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.069      ; 0.759      ;
; 0.501 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.069      ; 0.765      ;
; 0.501 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.069      ; 0.765      ;
; 0.503 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.069      ; 0.767      ;
; 0.623 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.069      ; 0.887      ;
; 0.649 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.069      ; 0.913      ;
; 0.658 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.069      ; 0.922      ;
; 0.668 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.069      ; 0.932      ;
; 0.670 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.069      ; 0.934      ;
; 0.671 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.069      ; 0.935      ;
; 0.672 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.832      ; 1.229      ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'i_CLOCK_50'                                                                                                                   ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.804 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 2.726      ;
; -1.804 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 2.726      ;
; -1.804 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 2.726      ;
; -1.804 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 2.726      ;
; -1.804 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 2.726      ;
; -1.804 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 2.726      ;
; -1.066 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 1.985      ;
; -1.066 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 1.985      ;
; -1.066 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 1.985      ;
; -1.066 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 1.985      ;
; -1.066 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 1.985      ;
; -1.066 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 1.985      ;
; -1.066 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 1.985      ;
; -0.986 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.096     ; 1.892      ;
; -0.890 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.822      ;
; -0.723 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.654      ;
; -0.702 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.633      ;
; -0.702 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.633      ;
; -0.702 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.633      ;
; -0.702 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.633      ;
; -0.702 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.633      ;
; -0.702 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.633      ;
; -0.598 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.327      ; 1.927      ;
; -0.509 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.440      ;
; -0.509 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.440      ;
; -0.509 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.440      ;
; -0.509 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.440      ;
; -0.509 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.440      ;
; -0.509 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.440      ;
; -0.509 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.440      ;
; -0.509 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.440      ;
; -0.509 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.440      ;
; -0.509 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.440      ;
; -0.490 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.330      ; 1.822      ;
; -0.490 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.330      ; 1.822      ;
; -0.490 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.330      ; 1.822      ;
; -0.266 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.328      ; 1.596      ;
; -0.266 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.328      ; 1.596      ;
; -0.266 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.328      ; 1.596      ;
; -0.266 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.328      ; 1.596      ;
; -0.266 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.328      ; 1.596      ;
; -0.266 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.328      ; 1.596      ;
; -0.266 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.328      ; 1.596      ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                    ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; 0.260 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.144      ; 2.876      ;
; 0.397 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.140      ; 2.735      ;
; 0.397 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.140      ; 2.735      ;
; 0.397 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.140      ; 2.735      ;
; 0.397 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.140      ; 2.735      ;
; 0.410 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.144      ; 2.726      ;
; 0.410 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.144      ; 2.726      ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                      ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -0.213 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.456      ; 2.468      ;
; -0.213 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.456      ; 2.468      ;
; -0.191 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.452      ; 2.486      ;
; -0.191 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.452      ; 2.486      ;
; -0.191 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.452      ; 2.486      ;
; -0.191 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.452      ; 2.486      ;
; -0.040 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.457      ; 2.642      ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'i_CLOCK_50'                                                                                                                   ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.849 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.487      ; 1.531      ;
; 0.849 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.487      ; 1.531      ;
; 0.849 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.487      ; 1.531      ;
; 0.849 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.487      ; 1.531      ;
; 0.849 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.487      ; 1.531      ;
; 0.849 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.487      ; 1.531      ;
; 0.849 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.487      ; 1.531      ;
; 1.016 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.488      ; 1.699      ;
; 1.016 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.488      ; 1.699      ;
; 1.016 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.488      ; 1.699      ;
; 1.052 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.318      ;
; 1.097 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.486      ; 1.778      ;
; 1.299 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.565      ;
; 1.299 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.565      ;
; 1.299 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.565      ;
; 1.299 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.565      ;
; 1.299 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.565      ;
; 1.299 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.565      ;
; 1.315 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.581      ;
; 1.432 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.699      ;
; 1.488 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.076      ; 1.759      ;
; 1.602 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.059      ; 1.856      ;
; 1.602 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.059      ; 1.856      ;
; 1.602 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.059      ; 1.856      ;
; 1.602 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.059      ; 1.856      ;
; 1.602 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.059      ; 1.856      ;
; 1.602 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.059      ; 1.856      ;
; 1.602 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.059      ; 1.856      ;
; 2.211 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.062      ; 2.468      ;
; 2.211 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.062      ; 2.468      ;
; 2.211 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.062      ; 2.468      ;
; 2.211 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.062      ; 2.468      ;
; 2.211 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.062      ; 2.468      ;
; 2.211 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.062      ; 2.468      ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                            ; -5.553 ; -964.308      ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -1.547 ; -44.928       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.285  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -0.048 ; -0.075        ;
; i_CLOCK_50                                                                                                            ; 0.144  ; 0.000         ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.203  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                 ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; i_CLOCK_50                                   ; -0.401 ; -2.679        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.411  ; 0.000         ;
+----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                  ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.012 ; -0.024        ;
; i_CLOCK_50                                   ; 0.399  ; 0.000         ;
+----------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                            ; -3.000 ; -649.914      ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -1.000 ; -41.000       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.000 ; -11.000       ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.553 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.149      ; 6.711      ;
; -5.529 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.142      ; 6.680      ;
; -5.525 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.146      ; 6.680      ;
; -5.521 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.150      ; 6.680      ;
; -5.516 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.143      ; 6.668      ;
; -5.506 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.145      ; 6.660      ;
; -5.503 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.142      ; 6.654      ;
; -5.500 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.154      ; 6.663      ;
; -5.493 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.147      ; 6.649      ;
; -5.490 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.143      ; 6.642      ;
; -5.480 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.145      ; 6.634      ;
; -5.468 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.150      ; 6.627      ;
; -5.468 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.155      ; 6.632      ;
; -5.462 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.142      ; 6.613      ;
; -5.449 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.143      ; 6.601      ;
; -5.442 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.150      ; 6.601      ;
; -5.439 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.145      ; 6.593      ;
; -5.431 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.149      ; 6.589      ;
; -5.421 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.142      ; 6.572      ;
; -5.408 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.143      ; 6.560      ;
; -5.406 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.142      ; 6.557      ;
; -5.403 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.146      ; 6.558      ;
; -5.401 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.150      ; 6.560      ;
; -5.398 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.145      ; 6.552      ;
; -5.393 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.143      ; 6.545      ;
; -5.385 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.147      ; 6.541      ;
; -5.383 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.145      ; 6.537      ;
; -5.378 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.154      ; 6.541      ;
; -5.360 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.150      ; 6.519      ;
; -5.360 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.508      ;
; -5.358 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.136      ; 6.503      ;
; -5.357 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.144      ; 6.510      ;
; -5.348 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.149      ; 6.506      ;
; -5.345 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.491      ;
; -5.345 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.150      ; 6.504      ;
; -5.342 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.490      ;
; -5.339 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.136      ; 6.484      ;
; -5.338 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.147      ; 6.494      ;
; -5.335 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.483      ;
; -5.332 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.152      ; 6.493      ;
; -5.332 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.136      ; 6.477      ;
; -5.326 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.472      ;
; -5.320 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.146      ; 6.475      ;
; -5.316 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.464      ;
; -5.314 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.136      ; 6.459      ;
; -5.307 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.144      ; 6.460      ;
; -5.306 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.148      ; 6.463      ;
; -5.297 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.144      ; 6.450      ;
; -5.295 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.154      ; 6.458      ;
; -5.291 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.141      ; 6.441      ;
; -5.289 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.144      ; 6.442      ;
; -5.287 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.147      ; 6.443      ;
; -5.278 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.142      ; 6.429      ;
; -5.278 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.144      ; 6.431      ;
; -5.273 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.136      ; 6.418      ;
; -5.268 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.144      ; 6.421      ;
; -5.267 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.141      ; 6.417      ;
; -5.267 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.142      ; 6.418      ;
; -5.260 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.136      ; 6.405      ;
; -5.260 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.406      ;
; -5.259 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.144      ; 6.412      ;
; -5.254 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.142      ; 6.405      ;
; -5.254 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.143      ; 6.406      ;
; -5.253 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.141      ; 6.403      ;
; -5.252 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.147      ; 6.408      ;
; -5.250 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.398      ;
; -5.247 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.393      ;
; -5.244 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.144      ; 6.397      ;
; -5.244 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.145      ; 6.398      ;
; -5.240 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.147      ; 6.396      ;
; -5.240 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.142      ; 6.391      ;
; -5.237 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.385      ;
; -5.234 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.152      ; 6.395      ;
; -5.230 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.144      ; 6.383      ;
; -5.230 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.149      ; 6.388      ;
; -5.224 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.144      ; 6.377      ;
; -5.216 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.147      ; 6.372      ;
; -5.216 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.142      ; 6.367      ;
; -5.212 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.144      ; 6.365      ;
; -5.212 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.144      ; 6.365      ;
; -5.206 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.149      ; 6.364      ;
; -5.206 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.150      ; 6.365      ;
; -5.203 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.143      ; 6.355      ;
; -5.199 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.152      ; 6.360      ;
; -5.199 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.144      ; 6.352      ;
; -5.193 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.145      ; 6.347      ;
; -5.192 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.149      ; 6.350      ;
; -5.187 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.152      ; 6.348      ;
; -5.187 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.136      ; 6.332      ;
; -5.175 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.147      ; 6.331      ;
; -5.174 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.320      ;
; -5.170 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.145      ; 6.324      ;
; -5.164 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.312      ;
; -5.155 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.150      ; 6.314      ;
; -5.147 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.144      ; 6.300      ;
; -5.145 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.291      ;
; -5.133 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.147      ; 6.289      ;
; -5.127 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.273      ;
; -5.126 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.144      ; 6.279      ;
; -5.122 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.152      ; 6.283      ;
+--------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -1.547 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.529      ;
; -1.537 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.519      ;
; -1.528 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.510      ;
; -1.526 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.508      ;
; -1.524 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.506      ;
; -1.493 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.688      ; 2.658      ;
; -1.447 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.429      ;
; -1.437 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.419      ;
; -1.434 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.416      ;
; -1.428 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.695      ; 2.600      ;
; -1.419 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.401      ;
; -1.416 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.398      ;
; -1.412 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.394      ;
; -1.405 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.508      ;
; -1.401 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.688      ; 2.566      ;
; -1.395 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.498      ;
; -1.388 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.370      ;
; -1.367 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.695      ; 2.539      ;
; -1.358 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.461      ;
; -1.355 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.695      ; 2.527      ;
; -1.329 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.695      ; 2.501      ;
; -1.314 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.296      ;
; -1.298 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.280      ;
; -1.275 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.695      ; 2.447      ;
; -1.264 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.695      ; 2.436      ;
; -1.237 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.695      ; 2.409      ;
; -1.235 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.217      ;
; -1.232 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.335      ;
; -1.228 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.331      ;
; -1.227 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.695      ; 2.399      ;
; -1.219 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.322      ;
; -1.210 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.695      ; 2.382      ;
; -1.209 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.312      ;
; -1.198 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.695      ; 2.370      ;
; -1.196 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.178      ;
; -1.195 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.816      ; 2.488      ;
; -1.188 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.681      ; 2.346      ;
; -1.182 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.695      ; 2.354      ;
; -1.182 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.285      ;
; -1.172 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.275      ;
; -1.165 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[11] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.147      ;
; -1.164 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.695      ; 2.336      ;
; -1.160 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.263      ;
; -1.155 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.137      ;
; -1.149 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.131      ;
; -1.144 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.126      ;
; -1.144 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.126      ;
; -1.144 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.126      ;
; -1.144 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.126      ;
; -1.144 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.126      ;
; -1.144 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.126      ;
; -1.144 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.126      ;
; -1.141 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.123      ;
; -1.140 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.122      ;
; -1.135 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.809      ; 2.421      ;
; -1.132 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[13] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.235      ;
; -1.132 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.816      ; 2.425      ;
; -1.126 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[11] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.108      ;
; -1.124 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.076      ;
; -1.122 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[13] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.225      ;
; -1.121 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.175     ; 1.933      ;
; -1.121 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.175     ; 1.933      ;
; -1.119 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[1]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.175     ; 1.931      ;
; -1.110 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.695      ; 2.282      ;
; -1.108 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.695      ; 2.280      ;
; -1.105 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.816      ; 2.398      ;
; -1.102 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.084      ;
; -1.097 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.107      ; 2.213      ;
; -1.091 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.695      ; 2.263      ;
; -1.090 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.695      ; 2.262      ;
; -1.085 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[13] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.188      ;
; -1.085 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[11] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.067      ;
; -1.079 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[11] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.061      ;
; -1.078 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.060      ;
; -1.076 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.681      ; 2.234      ;
; -1.073 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.040     ; 2.020      ;
; -1.072 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.662      ; 2.211      ;
; -1.070 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[11] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.505      ; 2.052      ;
; -1.068 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.695      ; 2.240      ;
; -1.066 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.169      ;
; -1.066 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.169      ;
; -1.066 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.169      ;
; -1.066 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.169      ;
; -1.066 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.169      ;
; -1.066 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.169      ;
; -1.066 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.169      ;
; -1.065 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.670      ; 2.212      ;
; -1.063 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.166      ;
; -1.059 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.816      ; 2.352      ;
; -1.056 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.681      ; 2.214      ;
; -1.050 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.816      ; 2.343      ;
; -1.050 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.816      ; 2.343      ;
; -1.046 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.149      ;
; -1.044 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.040     ; 1.991      ;
; -1.044 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.112      ; 2.165      ;
; -1.043 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.662      ; 2.182      ;
; -1.042 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.626      ; 2.145      ;
; -1.041 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.695      ; 2.213      ;
; -1.033 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.662      ; 2.172      ;
; -1.022 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.802      ; 2.301      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.285 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.470      ; 0.662      ;
; 0.492 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.457      ;
; 0.493 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.456      ;
; 0.499 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.450      ;
; 0.499 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.450      ;
; 0.502 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.447      ;
; 0.512 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.437      ;
; 0.557 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.392      ;
; 0.558 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.391      ;
; 0.559 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.390      ;
; 0.564 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.385      ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.048 ; bufferedUART:UART|rxBuffer~15                                                                                        ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.066      ; 1.132      ;
; -0.041 ; bufferedUART:UART|txByteSent                                                                                         ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.063      ; 1.136      ;
; -0.027 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                              ; ANSIDisplayVGA:ANSIDisplay|dataOut[1]                                                                      ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.295      ; 1.382      ;
; 0.000  ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                              ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.296      ; 1.410      ;
; 0.043  ; bufferedUART:UART|rxBuffer~21                                                                                        ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.066      ; 1.223      ;
; 0.046  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.069      ; 1.229      ;
; 0.051  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.069      ; 1.234      ;
; 0.051  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.069      ; 1.234      ;
; 0.056  ; bufferedUART:UART|rxBuffer~14                                                                                        ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.066      ; 1.236      ;
; 0.062  ; bufferedUART:UART|rxBuffer~20                                                                                        ; bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.240      ;
; 0.066  ; bufferedUART:UART|rxBuffer~17                                                                                        ; bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.065      ; 1.245      ;
; 0.075  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.069      ; 1.258      ;
; 0.078  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.069      ; 1.261      ;
; 0.081  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.063      ; 1.258      ;
; 0.081  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.063      ; 1.258      ;
; 0.081  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.063      ; 1.258      ;
; 0.091  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.069      ; 1.274      ;
; 0.092  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.070      ; 1.276      ;
; 0.097  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.070      ; 1.281      ;
; 0.097  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.070      ; 1.281      ;
; 0.104  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.070      ; 1.288      ;
; 0.111  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.062      ; 1.287      ;
; 0.141  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.070      ; 1.325      ;
; 0.146  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.070      ; 1.330      ;
; 0.147  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.070      ; 1.331      ;
; 0.154  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.070      ; 1.338      ;
; 0.159  ; bufferedUART:UART|rxBuffer~19                                                                                        ; bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.337      ;
; 0.173  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.021      ; 1.308      ;
; 0.182  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.360      ;
; 0.183  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.361      ;
; 0.183  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.361      ;
; 0.184  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.362      ;
; 0.184  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.362      ;
; 0.185  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.363      ;
; 0.186  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.364      ;
; 0.187  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.365      ;
; 0.187  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.365      ;
; 0.188  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.366      ;
; 0.188  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.366      ;
; 0.188  ; bufferedUART:UART|rxBuffer~13                                                                                        ; bufferedUART:UART|rxBuffer~13                                                                              ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; bufferedUART:UART|rxReadPointer[4]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.190  ; bufferedUART:UART|rxBuffer~16                                                                                        ; bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.368      ;
; 0.191  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.369      ;
; 0.192  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.070      ; 1.376      ;
; 0.199  ; bufferedUART:UART|rxBuffer~18                                                                                        ; bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.377      ;
; 0.199  ; bufferedUART:UART|txByteSent                                                                                         ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.063      ; 1.376      ;
; 0.203  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.070      ; 1.387      ;
; 0.208  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.022      ; 1.344      ;
; 0.208  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.022      ; 1.344      ;
; 0.208  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.022      ; 1.344      ;
; 0.220  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.069      ; 1.403      ;
; 0.221  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.069      ; 1.404      ;
; 0.222  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.400      ;
; 0.223  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.401      ;
; 0.224  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.402      ;
; 0.224  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.069      ; 1.407      ;
; 0.227  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.405      ;
; 0.229  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.407      ;
; 0.230  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.408      ;
; 0.231  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.409      ;
; 0.234  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.412      ;
; 0.234  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.412      ;
; 0.235  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.413      ;
; 0.236  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.414      ;
; 0.238  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.070      ; 1.422      ;
; 0.239  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.021      ; 1.374      ;
; 0.239  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.064      ; 1.417      ;
; 0.243  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.070      ; 1.427      ;
; 0.244  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.061      ; 1.419      ;
; 0.244  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.061      ; 1.419      ;
; 0.244  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.061      ; 1.419      ;
; 0.244  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.061      ; 1.419      ;
; 0.253  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.016      ; 1.383      ;
; 0.253  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.070      ; 1.437      ;
; 0.254  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.016      ; 1.384      ;
; 0.255  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.016      ; 1.385      ;
; 0.258  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.016      ; 1.388      ;
; 0.260  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.069      ; 1.443      ;
; 0.261  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.020      ; 1.395      ;
; 0.261  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.020      ; 1.395      ;
; 0.261  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.020      ; 1.395      ;
; 0.261  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.020      ; 1.395      ;
; 0.263  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.022      ; 1.399      ;
; 0.267  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.069      ; 1.450      ;
; 0.272  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.069      ; 1.455      ;
; 0.279  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.022      ; 1.415      ;
; 0.279  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.022      ; 1.415      ;
; 0.279  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[15] ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.022      ; 1.415      ;
; 0.291  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.021      ; 1.426      ;
; 0.293  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.210      ; 1.637      ;
; 0.294  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.210      ; 1.638      ;
; 0.294  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.572      ; 0.470      ;
; 0.297  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.210      ; 1.641      ;
; 0.303  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.070      ; 1.487      ;
; 0.313  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1q24:auto_generated|q_a[0]  ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.905      ; 1.332      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.144 ; bufferedUART:UART|rxInPointer[1]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.224      ; 0.472      ;
; 0.162 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[5]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.222      ; 0.488      ;
; 0.167 ; bufferedUART:UART|rxInPointer[2]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.224      ; 0.495      ;
; 0.172 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[6]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.222      ; 0.498      ;
; 0.178 ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[4]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.222      ; 0.504      ;
; 0.181 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[2]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_datain_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.223      ; 0.508      ;
; 0.187 ; bufferedUART:UART|txBuffer[7]                                                                                                  ; bufferedUART:UART|txBuffer[7]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                          ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txByteSent                                                                                                   ; bufferedUART:UART|txByteSent                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[3]                                                                                                ; bufferedUART:UART|txBitCount[3]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[2]                                                                                                ; bufferedUART:UART|txBitCount[2]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[1]                                                                                                ; bufferedUART:UART|txBitCount[1]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[0]                                                                                                ; bufferedUART:UART|txBitCount[0]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Debouncer:debounceReset|w_dly1                                                                                                 ; Debouncer:debounceReset|w_dly2                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                             ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                          ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxBitCount[3]                                                                                                ; bufferedUART:UART|rxBitCount[3]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxBitCount[2]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxBitCount[1]                                                                                                ; bufferedUART:UART|rxBitCount[1]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxdFiltered                                                                                                  ; bufferedUART:UART|rxdFiltered                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                        ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                              ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                      ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[0]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_code[1]                                                         ; Wrap_Keyboard:KEYBOARD|q_kbReadData[1]                                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Debouncer:debounceReset|w_dly4                                                                                                 ; Debouncer:debounceReset|o_PinOut                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.315      ;
; 0.201 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.022      ; 0.307      ;
; 0.204 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.323      ;
; 0.206 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearScreen                                                                               ; ANSIDisplayVGA:ANSIDisplay|dispState.clearS2                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                       ; bufferedUART:UART|rxBuffer~14                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                       ; bufferedUART:UART|rxBuffer~18                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                       ; bufferedUART:UART|rxBuffer~20                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                       ; bufferedUART:UART|rxBuffer~19                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                       ; bufferedUART:UART|rxBuffer~15                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; bufferedUART:UART|rxCurrentByteBuffer[7]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; ANSIDisplayVGA:ANSIDisplay|dispState.ins2                                                                                      ; ANSIDisplayVGA:ANSIDisplay|dispState.ins3                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.329      ;
; 0.211 ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; bufferedUART:UART|rxCurrentByteBuffer[7]                                                                                       ; bufferedUART:UART|rxBuffer~21                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.332      ;
; 0.212 ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.332      ;
; 0.212 ; ANSIDisplayVGA:ANSIDisplay|dispState.del2                                                                                      ; ANSIDisplayVGA:ANSIDisplay|dispState.del3                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.332      ;
; 0.215 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|state.new_code                                                        ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|state.translate                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.335      ;
; 0.248 ; bufferedUART:UART|txState.stopBit                                                                                              ; bufferedUART:UART|txState.idle                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.375      ;
; 0.254 ; bufferedUART:UART|txBuffer[1]                                                                                                  ; bufferedUART:UART|txBuffer[0]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; bufferedUART:UART|txBuffer[2]                                                                                                  ; bufferedUART:UART|txBuffer[1]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; bufferedUART:UART|rxState.stopBit                                                                                              ; bufferedUART:UART|rxState.idle                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.374      ;
; 0.255 ; bufferedUART:UART|txBuffer[3]                                                                                                  ; bufferedUART:UART|txBuffer[2]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; bufferedUART:UART|txBuffer[4]                                                                                                  ; bufferedUART:UART|txBuffer[3]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.376      ;
; 0.256 ; bufferedUART:UART|txBuffer[5]                                                                                                  ; bufferedUART:UART|txBuffer[4]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.376      ;
; 0.262 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_code[3]                                                         ; Wrap_Keyboard:KEYBOARD|q_kbReadData[3]                                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                     ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.383      ;
; 0.270 ; bufferedUART:UART|rxCurrentByteBuffer[7]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.222      ; 0.596      ;
; 0.270 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[6]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.389      ;
; 0.272 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_code[2]                                                         ; Wrap_Keyboard:KEYBOARD|q_kbReadData[2]                                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.391      ;
; 0.272 ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                     ; BaudRate6850:BAUDRATEGEN|o_serialEn                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; ANSIDisplayVGA:ANSIDisplay|vertLineCount[2]                                                                                    ; ANSIDisplayVGA:ANSIDisplay|vSync                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.391      ;
; 0.273 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_code[4]                                                         ; Wrap_Keyboard:KEYBOARD|q_kbReadData[4]                                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.392      ;
; 0.273 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]   ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[1]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.393      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.203 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.325      ;
; 0.206 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.328      ;
; 0.207 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.329      ;
; 0.208 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.330      ;
; 0.263 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.385      ;
; 0.265 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.387      ;
; 0.271 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.393      ;
; 0.276 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.398      ;
; 0.277 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.399      ;
; 0.277 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.399      ;
; 0.339 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.604      ; 0.557      ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'i_CLOCK_50'                                                                                                                   ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.401 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 1.345      ;
; -0.401 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 1.345      ;
; -0.401 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 1.345      ;
; -0.401 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 1.345      ;
; -0.401 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 1.345      ;
; -0.401 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 1.345      ;
; -0.039 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.044     ; 0.982      ;
; -0.039 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.044     ; 0.982      ;
; -0.039 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.044     ; 0.982      ;
; -0.039 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.044     ; 0.982      ;
; -0.039 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.044     ; 0.982      ;
; -0.039 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.044     ; 0.982      ;
; -0.039 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.044     ; 0.982      ;
; 0.012  ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.051     ; 0.924      ;
; 0.074  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.877      ;
; 0.129  ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.822      ;
; 0.150  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.801      ;
; 0.150  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.801      ;
; 0.150  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.801      ;
; 0.150  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.801      ;
; 0.150  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.801      ;
; 0.150  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.801      ;
; 0.195  ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 0.929      ;
; 0.247  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 0.877      ;
; 0.247  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 0.877      ;
; 0.247  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 0.877      ;
; 0.254  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.697      ;
; 0.254  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.697      ;
; 0.254  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.697      ;
; 0.254  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.697      ;
; 0.254  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.697      ;
; 0.254  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.697      ;
; 0.254  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.697      ;
; 0.254  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.697      ;
; 0.254  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.697      ;
; 0.254  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.697      ;
; 0.339  ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 0.785      ;
; 0.339  ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 0.785      ;
; 0.339  ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 0.785      ;
; 0.339  ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 0.785      ;
; 0.339  ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 0.785      ;
; 0.339  ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 0.785      ;
; 0.339  ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 0.785      ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                    ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; 0.411 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.912      ; 1.478      ;
; 0.522 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.906      ; 1.361      ;
; 0.522 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.906      ; 1.361      ;
; 0.522 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.906      ; 1.361      ;
; 0.522 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.906      ; 1.361      ;
; 0.543 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.911      ; 1.345      ;
; 0.543 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.911      ; 1.345      ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                      ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -0.012 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.062      ; 1.164      ;
; -0.012 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.062      ; 1.164      ;
; 0.013  ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.057      ; 1.184      ;
; 0.013  ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.057      ; 1.184      ;
; 0.013  ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.057      ; 1.184      ;
; 0.013  ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.057      ; 1.184      ;
; 0.099  ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.063      ; 1.276      ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'i_CLOCK_50'                                                                                                                   ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.399 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.217      ; 0.700      ;
; 0.399 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.217      ; 0.700      ;
; 0.399 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.217      ; 0.700      ;
; 0.399 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.217      ; 0.700      ;
; 0.399 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.217      ; 0.700      ;
; 0.399 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.217      ; 0.700      ;
; 0.399 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.217      ; 0.700      ;
; 0.485 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.216      ; 0.785      ;
; 0.485 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.216      ; 0.785      ;
; 0.485 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.216      ; 0.785      ;
; 0.504 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.624      ;
; 0.504 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.624      ;
; 0.504 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.624      ;
; 0.504 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.624      ;
; 0.504 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.624      ;
; 0.504 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.624      ;
; 0.504 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.624      ;
; 0.504 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.624      ;
; 0.504 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.624      ;
; 0.504 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.624      ;
; 0.530 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.216      ; 0.830      ;
; 0.590 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.710      ;
; 0.608 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.728      ;
; 0.665 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.785      ;
; 0.699 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.041      ; 0.824      ;
; 0.753 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.027      ; 0.864      ;
; 0.753 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.027      ; 0.864      ;
; 0.753 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.027      ; 0.864      ;
; 0.753 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.027      ; 0.864      ;
; 0.753 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.027      ; 0.864      ;
; 0.753 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.027      ; 0.864      ;
; 0.753 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.027      ; 0.864      ;
; 1.051 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.029      ; 1.164      ;
; 1.051 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.029      ; 1.164      ;
; 1.051 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.029      ; 1.164      ;
; 1.051 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.029      ; 1.164      ;
; 1.051 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.029      ; 1.164      ;
; 1.051 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.029      ; 1.164      ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                                                  ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                                       ; -14.261   ; -0.342 ; -1.992   ; -0.213  ; -3.201              ;
;  IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -4.408    ; -0.342 ; 0.164    ; -0.213  ; -3.201              ;
;  Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.327    ; 0.203  ; N/A      ; N/A     ; -1.487              ;
;  i_CLOCK_50                                                                                                            ; -14.261   ; 0.144  ; -1.992   ; 0.399   ; -3.201              ;
; Design-wide TNS                                                                                                        ; -2914.902 ; -1.331 ; -41.184  ; -1.23   ; -908.215            ;
;  IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -141.287  ; -1.331 ; 0.000    ; -1.230  ; -63.757             ;
;  Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.355    ; 0.000  ; N/A      ; N/A     ; -16.357             ;
;  i_CLOCK_50                                                                                                            ; -2772.260 ; 0.000  ; -41.184  ; 0.000   ; -828.101            ;
+------------------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; utxd1           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; urts1           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_hSync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vSync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdDI            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdDO                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdCD                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_PS2_CLK              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_PS2_DAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ucts1                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_CLOCK_50              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; urxd1                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_n_reset               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; utxd1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; urts1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; utxd1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; urts1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; utxd1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; urts1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                            ; To Clock                                                                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; i_CLOCK_50                                                                                                            ; i_CLOCK_50                                                                                                            ; 20609905 ; 0        ; 0        ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; i_CLOCK_50                                                                                                            ; 272      ; 11502    ; 0        ; 0        ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; i_CLOCK_50                                                                                                            ; 25       ; 132      ; 0        ; 0        ;
; i_CLOCK_50                                                                                                            ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 144      ; 0        ; 625      ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 174      ; 9        ; 0        ; 8        ;
; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 1        ; 0        ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 0        ; 10       ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                            ; To Clock                                                                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; i_CLOCK_50                                                                                                            ; i_CLOCK_50                                                                                                            ; 20609905 ; 0        ; 0        ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; i_CLOCK_50                                                                                                            ; 272      ; 11502    ; 0        ; 0        ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; i_CLOCK_50                                                                                                            ; 25       ; 132      ; 0        ; 0        ;
; i_CLOCK_50                                                                                                            ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 144      ; 0        ; 625      ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 174      ; 9        ; 0        ; 8        ;
; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 1        ; 0        ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 0        ; 10       ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                    ;
+------------+----------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------+----------+----------+----------+----------+
; i_CLOCK_50 ; i_CLOCK_50                                   ; 43       ; 0        ; 0        ; 0        ;
; i_CLOCK_50 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 7        ; 0        ; 0        ; 0        ;
+------------+----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                     ;
+------------+----------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------+----------+----------+----------+----------+
; i_CLOCK_50 ; i_CLOCK_50                                   ; 43       ; 0        ; 0        ; 0        ;
; i_CLOCK_50 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 7        ; 0        ; 0        ; 0        ;
+------------+----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 34    ; 34   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                                                ; Clock                                                                                                                 ; Type ; Status      ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+-------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; Base ; Constrained ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Base ; Constrained ;
; i_CLOCK_50                                                                                                            ; i_CLOCK_50                                                                                                            ; Base ; Constrained ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_CLK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_DAT ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ucts1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; urxd1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_hSync     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; urts1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; utxd1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_CLK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_DAT ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ucts1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; urxd1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_hSync     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; urts1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; utxd1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Jun 30 14:22:38 2021
Info: Command: quartus_sta ANSITerm1 -c ANSITerm1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ANSITerm1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_CLOCK_50 i_CLOCK_50
    Info (332105): create_clock -period 1.000 -name IOP16:IOP16|GrayCounter:greyLow|Currstate[1] IOP16:IOP16|GrayCounter:greyLow|Currstate[1]
    Info (332105): create_clock -period 1.000 -name Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.261
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.261           -2772.260 i_CLOCK_50 
    Info (332119):    -4.408            -141.287 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -0.256              -1.355 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -0.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.194              -0.526 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.432               0.000 i_CLOCK_50 
    Info (332119):     0.531               0.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case recovery slack is -1.992
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.992             -41.184 i_CLOCK_50 
    Info (332119):     0.164               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is -0.085
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.085              -0.458 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.918               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -827.687 i_CLOCK_50 
    Info (332119):    -3.201             -62.681 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.487             -16.357 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -12.994
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.994           -2569.669 i_CLOCK_50 
    Info (332119):    -3.974            -131.797 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -0.327              -0.814 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -0.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.342              -1.331 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.382               0.000 i_CLOCK_50 
    Info (332119):     0.495               0.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case recovery slack is -1.804
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.804             -34.117 i_CLOCK_50 
    Info (332119):     0.260               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is -0.213
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.213              -1.230 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.849               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -828.101 i_CLOCK_50 
    Info (332119):    -3.201             -63.757 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.487             -16.357 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.553
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.553            -964.308 i_CLOCK_50 
    Info (332119):    -1.547             -44.928 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.285               0.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -0.048
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.048              -0.075 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.144               0.000 i_CLOCK_50 
    Info (332119):     0.203               0.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case recovery slack is -0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.401              -2.679 i_CLOCK_50 
    Info (332119):     0.411               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is -0.012
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.012              -0.024 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.399               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -649.914 i_CLOCK_50 
    Info (332119):    -1.000             -41.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.000             -11.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4799 megabytes
    Info: Processing ended: Wed Jun 30 14:22:42 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


