$version Generated by VerilatedVcd $end
$date Mon Dec  5 20:20:22 2022 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  4 # a [3:0] $end
  $var wire  2 $ s [1:0] $end
  $var wire  1 % y $end
  $scope module mux_4to1_Case $end
   $var wire  4 # a [3:0] $end
   $var wire  2 $ s [1:0] $end
   $var wire  1 % y $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b0000 #
b00 $
0%
#2
b0001 #
1%
#3
b0010 #
0%
#4
b0011 #
1%
#5
b0100 #
0%
#6
b0101 #
1%
#7
b0110 #
0%
#8
b0111 #
1%
#9
b1000 #
0%
#10
b1001 #
1%
#11
b1010 #
0%
#12
b1011 #
1%
#13
b1100 #
0%
#14
b1101 #
1%
#15
b1110 #
0%
#16
b1111 #
1%
#17
b0000 #
b01 $
0%
#18
b0001 #
#19
b0010 #
1%
#20
b0011 #
#21
b0100 #
0%
#22
b0101 #
#23
b0110 #
1%
#24
b0111 #
#25
b1000 #
0%
#26
b1001 #
#27
b1010 #
1%
#28
b1011 #
#29
b1100 #
0%
#30
b1101 #
#31
b1110 #
1%
#32
b1111 #
#33
b0000 #
b10 $
0%
#34
b0001 #
#35
b0010 #
#36
b0011 #
#37
b0100 #
1%
#38
b0101 #
#39
b0110 #
#40
b0111 #
#41
b1000 #
0%
#42
b1001 #
#43
b1010 #
#44
b1011 #
#45
b1100 #
1%
#46
b1101 #
#47
b1110 #
#48
b1111 #
#49
b0000 #
b11 $
0%
#50
b0001 #
#51
b0010 #
#52
b0011 #
#53
b0100 #
#54
b0101 #
#55
b0110 #
#56
b0111 #
#57
b1000 #
1%
#58
b1001 #
#59
b1010 #
#60
b1011 #
#61
b1100 #
#62
b1101 #
#63
b1110 #
#64
b1111 #
#65
