// Seed: 2375350202
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    output logic id_3
);
  assign id_1 = ((id_2));
  id_4(
      1 & 1
  ); type_7(
      1
  );
  logic id_5;
  assign id_3 = id_4;
  assign id_1 = 1;
  assign id_5 = id_2;
endmodule
