Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 12 10:27:07 2023
| Host         : DESKTOP-J2M8M7A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    63 |
| Unused register locations in slices containing registers |   116 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      6 |            2 |
|      8 |            4 |
|     10 |            1 |
|     12 |            2 |
|     14 |            3 |
|    16+ |           49 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             498 |          128 |
| No           | No                    | Yes                    |            2204 |          302 |
| No           | Yes                   | No                     |             520 |           75 |
| Yes          | No                    | No                     |             144 |           19 |
| Yes          | No                    | Yes                    |             110 |           15 |
| Yes          | Yes                   | No                     |             496 |          118 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|            Clock Signal            |                         Enable Signal                         |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
| ~clk_BUFG                          |                                                               |                                                               |                1 |              2 |
|  clock_IBUF_BUFG                   |                                                               |                                                               |                2 |              4 |
|  nolabel_line69/state0             |                                                               |                                                               |                1 |              6 |
|  clk_2                             |                                                               | pt/nn_inst/nn_rst                                             |                2 |              6 |
|  pt/unit_6p25m/clk_6p25MHz         |                                                               | pt/mouse_press_y[5]_i_1_n_0                                   |                2 |              8 |
|  clk_2                             | pt/nn_inst/nn1/digit[3]_i_1_n_0                               | pt/nn_inst/nn_algo_rst                                        |                1 |              8 |
|  clk_2                             | pt/nn_inst/nn1/FSM_sequential_state[1]_i_1_n_0                | pt/nn_inst/nn_algo_rst                                        |                3 |              8 |
|  clk_BUFG                          | nolabel_line69/Inst_Ps2Interface/bit_count[3]_i_1_n_0         | nolabel_line69/Inst_Ps2Interface/reset_bit_count              |                1 |              8 |
|  pt/colour_chooser_reg[15]_i_2_n_0 |                                                               |                                                               |                2 |             10 |
|  clk_2                             | pt/nn_inst/nn1/i[5]_i_1_n_0                                   | pt/nn_inst/nn_algo_rst                                        |                2 |             12 |
|  clk_BUFG                          | nolabel_line69/Inst_Ps2Interface/right_down_reg               |                                                               |                1 |             12 |
|  clk_2                             | pt/nn_inst/nn1/addr_inter0                                    | pt/nn_inst/nn_algo_rst                                        |                4 |             14 |
|  clk_2                             | pt/nn_inst/nn1/next_out_valid                                 | pt/nn_inst/nn_algo_rst                                        |                2 |             14 |
|  clk_BUFG                          | nolabel_line69/Inst_Ps2Interface/delay_63clk_count[6]_i_2_n_0 | nolabel_line69/Inst_Ps2Interface/delay_63clk_count[6]_i_1_n_0 |                2 |             14 |
|  clk_BUFG                          | nolabel_line69/write_data                                     |                                                               |                2 |             16 |
|  clk_BUFG                          | nolabel_line69/Inst_Ps2Interface/load_rx_data                 |                                                               |                2 |             16 |
|  clk_BUFG                          | nolabel_line69/Inst_Ps2Interface/x_inc_reg[0]                 |                                                               |                1 |             16 |
|  clk_BUFG                          | nolabel_line69/Inst_Ps2Interface/y_inc_reg[0]                 |                                                               |                2 |             16 |
|  clk_2                             | pt/nn_inst/nn1/addr_img0                                      | pt/nn_inst/nn_algo_rst                                        |                7 |             20 |
|  clk_2                             | pt/nn_inst/nn1/j[9]_i_1_n_0                                   | pt/nn_inst/nn_algo_rst                                        |                6 |             20 |
|  clk_2                             | pt/nn_inst/nn1/digit_valid                                    | pt/nn_inst/nn_rst                                             |                4 |             20 |
|  clk_BUFG                          | nolabel_line69/Inst_Ps2Interface/frame[9]_i_1_n_0             |                                                               |                3 |             20 |
|  clk_2                             | pt/nn_inst/imgw_valid_i_1_n_0                                 | pt/nn_inst/nn_rst                                             |                4 |             22 |
|  clk_BUFG                          | nolabel_line69/Inst_Ps2Interface/delay_20us_count[10]_i_2_n_0 | nolabel_line69/Inst_Ps2Interface/delay_20us_count[10]_i_1_n_0 |                3 |             22 |
|  clk_BUFG                          | nolabel_line69/x_new_reg_n_0                                  |                                                               |                4 |             24 |
|  clk_BUFG                          | nolabel_line69/y_new_reg_n_0                                  |                                                               |                4 |             24 |
|  clk_BUFG                          |                                                               | pt/nn_inst/nn_rst_i_1_n_0                                     |                7 |             28 |
|  clk_BUFG                          | nolabel_line69/Inst_Ps2Interface/delay_100us_count[0]_i_2_n_0 | nolabel_line69/Inst_Ps2Interface/clear                        |                4 |             28 |
|  clk_BUFG                          |                                                               | pt/invY_reg                                                   |                7 |             32 |
|  clk_2                             | pt/nn_inst/nn1/addr_const[15]_i_1_n_0                         | pt/nn_inst/nn_algo_rst                                        |               12 |             32 |
| ~clk_BUFG                          |                                                               | btnC_IBUF                                                     |                6 |             34 |
|  nolabel_line69/left               |                                                               |                                                               |               10 |             36 |
| ~clk_BUFG                          | nolabel_line54/delay[0]_i_1_n_0                               | btnC_IBUF                                                     |                5 |             40 |
|  pt/unit_6p25m/clk_6p25MHz         |                                                               |                                                               |                8 |             42 |
|  clk_BUFG                          |                                                               | nolabel_line69/reset_timeout_cnt_reg_n_0                      |                5 |             48 |
|  clk_BUFG                          |                                                               | nolabel_line69/reset_periodic_check_cnt__0                    |                7 |             52 |
|  clk_BUFG                          | pt/nn_inst/nn_rst_i_1_n_0                                     | pt/nn_inst/rst_counter                                        |                8 |             64 |
|  clk_BUFG                          |                                                               | pt/unit_6p25m/clear                                           |                8 |             64 |
|  clk_BUFG                          |                                                               | pt/clock_mouse/clear                                          |                8 |             64 |
| ~clk_BUFG                          | nolabel_line54/state                                          | btnC_IBUF                                                     |               10 |             64 |
|  clk_2                             |                                                               |                                                               |               29 |             66 |
|  clock_IBUF_BUFG                   |                                                               | clk6p25m/COUNT[0]_i_1__0_n_0                                  |                9 |             66 |
|  clock_IBUF_BUFG                   |                                                               | fivehertz/clear                                               |                9 |             66 |
|  clk_BUFG                          | pt/nn_inst/ct_inst/nextDY                                     | pt/invY_reg                                                   |                7 |             68 |
| ~clk_BUFG                          |                                                               | nolabel_line54/spi_word[39]_i_1_n_0                           |               14 |             90 |
|  clockMouse                        |                                                               | nolabel_line69/pixel_data_reg[129][0]                         |               20 |            128 |
|  clockMouse                        |                                                               | nolabel_line69/pixel_data_reg[129][1]                         |               19 |            128 |
|  clockMouse                        |                                                               | nolabel_line69/pixel_data_reg[65][0]                          |               21 |            128 |
|  clockMouse                        |                                                               | nolabel_line69/pixel_data_reg[257][0]                         |               17 |            128 |
|  clockMouse                        |                                                               | nolabel_line69/pixel_data_reg[257][1]                         |               12 |            128 |
|  clockMouse                        |                                                               | nolabel_line69/pixel_data_reg[257][2]                         |               15 |            128 |
|  clockMouse                        |                                                               | nolabel_line69/pixel_data_reg[1][0]                           |               18 |            128 |
|  clockMouse                        |                                                               | nolabel_line69/pixel_data_reg[1][1]                           |               16 |            128 |
|  clockMouse                        |                                                               | nolabel_line69/pixel_data_reg[129][2]                         |               17 |            128 |
|  clockMouse                        |                                                               | nolabel_line69/pixel_data_reg[193][1]                         |               18 |            128 |
|  clockMouse                        |                                                               | nolabel_line69/pixel_data_reg[225][0]                         |               18 |            128 |
|  clk_2                             | pt/nn_inst/nn1/val_out[63]_i_1_n_0                            | pt/nn_inst/nn_algo_rst                                        |               48 |            128 |
|  clockMouse                        |                                                               | nolabel_line69/pixel_data_reg[193][2]                         |               16 |            128 |
|  clockMouse                        |                                                               | nolabel_line69/pixel_data_reg[65][1]                          |               19 |            128 |
|  clockMouse                        |                                                               | nolabel_line69/pixel_data_reg[1][2]                           |               17 |            128 |
|  clockMouse                        |                                                               | nolabel_line69/pixel_data_reg[65][2]                          |               17 |            128 |
|  clockMouse                        |                                                               | nolabel_line69/right                                          |               33 |            246 |
|  clk_BUFG                          |                                                               |                                                               |               75 |            332 |
+------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+


