
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nghielme' on host 'yavin.cern.ch' (Linux_x86_64 version 5.4.0-146-generic) on Fri Mar 31 13:37:39 CEST 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float'
Sourcing Tcl script 'fixed_to_float_xilinx.tcl'
INFO: [HLS 200-1510] Running: open_project -reset fixed_to_float_xilinx 
INFO: [HLS 200-10] Creating and opening project '/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx'.
INFO: [HLS 200-1510] Running: set_top fixed_to_float_top 
INFO: [HLS 200-1510] Running: add_files fixed_to_float.cpp -cflags -O2 -I../ac_types/include -D__BAMBU__ -D__VIVADO__ -DAC_TYPES_INIT -std=c++14 
INFO: [HLS 200-10] Adding design file 'fixed_to_float.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb fixed_to_float_test.cpp -cflags -O2 -I../ac_types/include -D__BAMBU__ -D__VIVADO__ -DAC_TYPES_INIT -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'fixed_to_float_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset fixed_to_float_xilinx_solution 
INFO: [HLS 200-10] Creating and opening solution '/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set to 60.
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set to 60.
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
***** C SIMULATION *****
INFO: [HLS 200-1510] Running: csim_design 
Running Dispatch Server on port: 38269
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../fixed_to_float_test.cpp in debug mode
   Compiling ../../../../fixed_to_float.cpp in debug mode
   Generating csim.exe
fixpo = 1.2344999997876584529876708984375
flopo = 1.23449993133544921875e2+0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.42 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.79 seconds; current allocated memory: 0.000 MB.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 754.254 MB.
INFO: [HLS 200-10] Analyzing design file 'fixed_to_float.cpp' ... 
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:376:73)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:380:72)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:422:73)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:426:72)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:488:79)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:498:61)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:521:72)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:523:70)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:550:79)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:560:65)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:593:72)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:595:74)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1024:71)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1034:72)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1045:75)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1063:79)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1070:77)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1128:70)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1145:68)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1168:69)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1236:51)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1236:210)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1250:105)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1250:193)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1261:131)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1261:279)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1294:108)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1318:120)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1334:134)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1382:120)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1409:120)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1425:134)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1458:137)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1492:143)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1506:143)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1512:63)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1513:66)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1531:66)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1535:74)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1700:72)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1715:77)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1741:77)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1767:77)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1799:160)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1807:103)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1820:173)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1828:108)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1865:74)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1871:147)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1887:83)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1911:175)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1919:103)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1933:63)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1958:63)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:2404:69)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:2416:69)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:2563:144)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:2603:144)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4289:71)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4333:250)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4384:346)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4424:116)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4873:257)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (./../ac_types/include/ac_fixed.h:155:80)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (./../ac_types/include/ac_fixed.h:160:79)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (./../ac_types/include/ac_fixed.h:172:80)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:488:97)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:550:97)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1024:90)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1034:91)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1045:94)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1063:98)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1070:96)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1128:89)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1145:87)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1236:70)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1236:229)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1250:124)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1250:213)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1250:125)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1261:151)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1261:299)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1318:139)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1334:153)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1382:139)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1409:139)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1425:153)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1458:156)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1492:162)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1506:162)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1512:82)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1513:85)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1531:85)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1535:94)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1700:91)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1715:96)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1741:96)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1767:96)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1799:179)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1807:122)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1820:192)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1828:127)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1911:194)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1919:122)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:2404:88)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4289:90)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4424:135)
WARNING: [HLS 207-5292] unused parameter 'x' (../ac_types/include/ac_int.h:4898:105)
WARNING: [HLS 207-5292] unused parameter 'x' (../ac_types/include/ac_int.h:4918:99)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (./../ac_types/include/ac_fixed.h:155:98)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (./../ac_types/include/ac_fixed.h:160:97)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (./../ac_types/include/ac_fixed.h:172:98)
WARNING: [HLS 207-5292] unused parameter 'x' (./../ac_types/include/ac_fixed.h:1830:116)
WARNING: [HLS 207-5292] unused parameter 'x' (./../ac_types/include/ac_fixed.h:1839:110)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.49 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.96 seconds; current allocated memory: 761.020 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv()' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed()' (./../ac_types/include/ac_fixed.h:297:17)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv()' into 'ac_private::iv_conv<1, true, true, false, 8>::iv_conv()' (../ac_types/include/ac_int.h:2702:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, true, true, false, 8>::iv_conv()' into 'ac_int<8, true>::ac_int()' (../ac_types/include/ac_int.h:3269:17)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv(int)' into 'ac_private::iv_conv<1, true, true, false, 7>::iv_conv<int>(int const&)' (../ac_types/include/ac_int.h:2706:80)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<7, true>()' into 'ac_int<7, true>::bit_adjust()' (../ac_types/include/ac_int.h:3133:27)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, true, true, false, 7>::iv_conv<int>(int const&)' into 'ac_int<7, true>::ac_int(int)' (../ac_types/include/ac_int.h:3307:78)
INFO: [HLS 214-131] Inlining function 'ac_int<7, true>::bit_adjust()' into 'ac_int<7, true>::ac_int(int)' (../ac_types/include/ac_int.h:3309:10)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<2, false>::iv()' into 'ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed()' (./../ac_types/include/ac_fixed.h:297:17)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv()' into 'ac_private::iv_conv<1, true, true, false, 7>::iv_conv()' (../ac_types/include/ac_int.h:2702:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, true, true, false, 7>::iv_conv()' into 'ac_int<7, true>::ac_int()' (../ac_types/include/ac_int.h:3269:17)
INFO: [HLS 214-131] Inlining function 'bool ac_private::iv_equal_zero<0, 2, 2, false>(ac_private::iv_base<2, false> const&)' into 'ac_private::iv<2, false>::equal_zero() const' (../ac_types/include/ac_int.h:2537:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<2, false>::equal_zero() const' into 'ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::operator!() const' (./../ac_types/include/ac_fixed.h:889:23)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<2, false>::iv()' into 'ac_private::iv_conv<2, true, true, false, 64>::iv_conv()' (../ac_types/include/ac_int.h:2702:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<2, true, true, false, 64>::iv_conv()' into 'ac_int<64, true>::ac_int()' (../ac_types/include/ac_int.h:3269:17)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_shift_r<2, false, 2, false>(ac_private::iv_base<2, false> const&, unsigned int, ac_private::iv_base<2, false>&)' into 'void ac_private::iv<2, false>::shift_r<2, false>(unsigned int, ac_private::iv<2, false>&) const' (../ac_types/include/ac_int.h:2483:13)
INFO: [HLS 214-131] Inlining function 'ac_int<64, true>::ac_int()' into 'ac_int<64, true> ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::slc<64>(int) const' (./../ac_types/include/ac_fixed.h:1313:24)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<2, false>::shift_r<2, false>(unsigned int, ac_private::iv<2, false>&) const' into 'ac_int<64, true> ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::slc<64>(int) const' (./../ac_types/include/ac_fixed.h:1316:16)
INFO: [HLS 214-131] Inlining function 'ac_int<64, true>::bit_adjust()' into 'ac_int<64, true> ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::slc<64>(int) const' (./../ac_types/include/ac_fixed.h:1317:12)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<1, false>::to_int64() const' into 'ac_private::iv<1, false>::to_int64() const' (../ac_types/include/ac_int.h:2393:22)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::to_int64() const' into 'ac_private::iv_conv<1, true, true, false, 7>::operator long long() const' (../ac_types/include/ac_int.h:2694:34)
INFO: [HLS 214-131] Inlining function 'unsigned int ac_private::iv_leading_bits_base<2, false>(ac_private::iv_base<2, false> const&, bool, int)' into 'unsigned int ac_private::iv_leading_bits<2, false>(ac_private::iv_base<2, false> const&, bool)' (../ac_types/include/ac_int.h:2142:49)
INFO: [HLS 214-131] Inlining function 'unsigned int ac_private::iv_leading_bits<2, false>(ac_private::iv_base<2, false> const&, bool)' into 'ac_private::iv<2, false>::leading_bits(bool) const' (../ac_types/include/ac_int.h:2619:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv(unsigned int)' into 'ac_private::iv_conv<1, false, true, false, 6>::iv_conv<unsigned int>(unsigned int const&)' (../ac_types/include/ac_int.h:2682:80)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<6, false>()' into 'ac_int<6, false>::bit_adjust()' (../ac_types/include/ac_int.h:3133:27)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, false, true, false, 6>::iv_conv<unsigned int>(unsigned int const&)' into 'ac_int<6, false>::ac_int(unsigned int)' (../ac_types/include/ac_int.h:3311:80)
INFO: [HLS 214-131] Inlining function 'ac_int<6, false>::bit_adjust()' into 'ac_int<6, false>::ac_int(unsigned int)' (../ac_types/include/ac_int.h:3313:10)
INFO: [HLS 214-131] Inlining function 'ac_int<6, false>::ac_int(unsigned int)' into 'ac_int<64, true>::leading_sign() const' (../ac_types/include/ac_int.h:4244:17)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<1, false>::to_int64() const' into 'ac_private::iv<1, false>::to_uint64() const' (../ac_types/include/ac_int.h:2397:29)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::to_uint64() const' into 'ac_private::iv_conv<1, false, true, false, 6>::operator unsigned long long() const' (../ac_types/include/ac_int.h:2670:34)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv(int)' into 'ac_int<7, true>& ac_int<7, true>::set_val<(ac_special_val)2>()' (../ac_types/include/ac_int.h:3370:29)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_sub<1, false, 1, false, 1, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false>&)' into 'void ac_private::iv<1, false>::sub<1, false, 1, false>(ac_private::iv<1, false> const&, ac_private::iv<1, false>&) const' (../ac_types/include/ac_int.h:2445:13)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<8, true>()' into 'ac_int<8, true>::bit_adjust()' (../ac_types/include/ac_int.h:3133:27)
INFO: [HLS 214-131] Inlining function 'ac_int<7, true>::bit_adjust()' into 'ac_int<7, true>::rt<7, true>::minus const ac_int<7, true>::operator-<7, true>(ac_int<7, true> const&) const' (../ac_types/include/ac_int.h:3565:20)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::bit_adjust()' into 'ac_int<7, true>::rt<7, true>::minus const ac_int<7, true>::operator-<7, true>(ac_int<7, true> const&) const' (../ac_types/include/ac_int.h:3570:12)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<1, false>::sub<1, false, 1, false>(ac_private::iv<1, false> const&, ac_private::iv<1, false>&) const' into 'ac_int<7, true>::rt<7, true>::minus const ac_int<7, true>::operator-<7, true>(ac_int<7, true> const&) const' (../ac_types/include/ac_int.h:3569:26)
INFO: [HLS 214-131] Inlining function 'ac_int<7, true>::bit_adjust()' into 'ac_int<7, true>::rt<7, true>::minus const ac_int<7, true>::operator-<7, true>(ac_int<7, true> const&) const' (../ac_types/include/ac_int.h:3567:20)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::ac_int()' into 'ac_int<7, true>::rt<7, true>::minus const ac_int<7, true>::operator-<7, true>(ac_int<7, true> const&) const' (../ac_types/include/ac_int.h:3568:37)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::to_int64() const' into 'ac_private::iv_conv<1, true, true, false, 8>::operator long long() const' (../ac_types/include/ac_int.h:2694:34)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv(int)' into 'ac_private::iv_conv<1, false, true, false, 7>::iv_conv<int>(int const&)' (../ac_types/include/ac_int.h:2682:80)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<7, false>()' into 'ac_int<7, false>::bit_adjust()' (../ac_types/include/ac_int.h:3133:27)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, false, true, false, 7>::iv_conv<int>(int const&)' into 'ac_int<7, false>::ac_int(int)' (../ac_types/include/ac_int.h:3307:78)
INFO: [HLS 214-131] Inlining function 'ac_int<7, false>::bit_adjust()' into 'ac_int<7, false>::ac_int(int)' (../ac_types/include/ac_int.h:3309:10)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::to_uint64() const' into 'ac_private::iv_conv<1, false, true, false, 7>::operator unsigned long long() const' (../ac_types/include/ac_int.h:2670:34)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_shift_l<2, false, 2, false>(ac_private::iv_base<2, false> const&, unsigned int, ac_private::iv_base<2, false>&)' into 'void ac_private::iv<2, false>::shift_l<2, false>(unsigned int, ac_private::iv<2, false>&) const' (../ac_types/include/ac_int.h:2473:13)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, true, true, false, 7>::operator long long() const' into 'bool ac_int<64, true>::normalize_private<7, true>(ac_int<7, true>&, bool)' (../ac_types/include/ac_int.h:3156:21)
INFO: [HLS 214-131] Inlining function 'ac_int<64, true>::bit_adjust()' into 'bool ac_int<64, true>::normalize_private<7, true>(ac_int<7, true>&, bool)' (../ac_types/include/ac_int.h:3181:10)
INFO: [HLS 214-131] Inlining function 'ac_int<64, true>::leading_sign() const' into 'bool ac_int<64, true>::normalize_private<7, true>(ac_int<7, true>&, bool)' (../ac_types/include/ac_int.h:3157:23)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, false, true, false, 6>::operator unsigned long long() const' into 'bool ac_int<64, true>::normalize_private<7, true>(ac_int<7, true>&, bool)' (../ac_types/include/ac_int.h:3157:23)
INFO: [HLS 214-131] Inlining function 'ac_int<7, true>::ac_int()' into 'bool ac_int<64, true>::normalize_private<7, true>(ac_int<7, true>&, bool)' (../ac_types/include/ac_int.h:3159:25)
INFO: [HLS 214-131] Inlining function 'ac_int<7, true>& ac_int<7, true>::set_val<(ac_special_val)2>()' into 'bool ac_int<64, true>::normalize_private<7, true>(ac_int<7, true>&, bool)' (../ac_types/include/ac_int.h:3160:27)
INFO: [HLS 214-131] Inlining function 'ac_int<7, true>::rt<7, true>::minus const ac_int<7, true>::operator-<7, true>(ac_int<7, true> const&) const' into 'bool ac_int<64, true>::normalize_private<7, true>(ac_int<7, true>&, bool)' (../ac_types/include/ac_int.h:3161:30)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, true, true, false, 8>::operator long long() const' into 'bool ac_int<64, true>::normalize_private<7, true>(ac_int<7, true>&, bool)' (../ac_types/include/ac_int.h:3161:26)
INFO: [HLS 214-131] Inlining function 'ac_int<7, false>::ac_int(int)' into 'bool ac_int<64, true>::normalize_private<7, true>(ac_int<7, true>&, bool)' (../ac_types/include/ac_int.h:3164:22)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, false, true, false, 7>::operator unsigned long long() const' into 'bool ac_int<64, true>::normalize_private<7, true>(ac_int<7, true>&, bool)' (../ac_types/include/ac_int.h:3164:22)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, true, true, false, 7>::operator long long() const' into 'bool ac_int<64, true>::normalize_private<7, true>(ac_int<7, true>&, bool)' (../ac_types/include/ac_int.h:3165:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<2, false>::equal_zero() const' into 'bool ac_int<64, true>::normalize_private<7, true>(ac_int<7, true>&, bool)' (../ac_types/include/ac_int.h:3172:19)
INFO: [HLS 214-131] Inlining function 'ac_int<7, true>::ac_int(int)' into 'bool ac_int<64, true>::normalize_private<7, true>(ac_int<7, true>&, bool)' (../ac_types/include/ac_int.h:3177:16)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<2, false>::iv()' into 'bool ac_int<64, true>::normalize_private<7, true>(ac_int<7, true>&, bool)' (../ac_types/include/ac_int.h:3178:15)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<2, false>::shift_l<2, false>(unsigned int, ac_private::iv<2, false>&) const' into 'bool ac_int<64, true>::normalize_private<7, true>(ac_int<7, true>&, bool)' (../ac_types/include/ac_int.h:3179:16)
INFO: [HLS 214-131] Inlining function 'bool ac_int<64, true>::normalize_private<7, true>(ac_int<7, true>&, bool)' into 'bool ac_int<64, true>::normalize<7, true>(ac_int<7, true>&)' (../ac_types/include/ac_int.h:4257:17)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<2, false>::to_int64() const' into 'ac_private::iv<2, false>::to_uint64() const' (../ac_types/include/ac_int.h:2397:29)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_assign_uint64<2, false>(ac_private::iv_base<2, false>&, unsigned long long)' into 'ac_private::iv<2, false>::iv(unsigned long long)' (../ac_types/include/ac_int.h:2333:13)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<2, false>::to_uint64() const' into 'void ac_private::iv<2, false>::set_slc<2, false>(unsigned int, int, ac_private::iv<2, false> const&)' (../ac_types/include/ac_int.h:2642:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<2, false>::iv(unsigned long long)' into 'void ac_private::iv<2, false>::set_slc<2, false>(unsigned int, int, ac_private::iv<2, false> const&)' (../ac_types/include/ac_int.h:2645:18)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<2, false>::to_uint64() const' into 'void ac_private::iv<2, false>::set_slc<2, false>(unsigned int, int, ac_private::iv<2, false> const&)' (../ac_types/include/ac_int.h:2643:25)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<2, false>::set_slc<2, false>(unsigned int, int, ac_private::iv<2, false> const&)' into 'ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::set_slc<64, true>(int, ac_int<64, true> const&)' (./../ac_types/include/ac_fixed.h:1354:16)
INFO: [HLS 214-131] Inlining function 'ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::bit_adjust()' into 'ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::set_slc<64, true>(int, ac_int<64, true> const&)' (./../ac_types/include/ac_fixed.h:1355:10)
INFO: [HLS 214-131] Inlining function 'ac_int<64, true> ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::slc<64>(int) const' into 'bool ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::normalize<7, true>(ac_int<7, true>&)' (./../ac_types/include/ac_fixed.h:1472:42)
INFO: [HLS 214-131] Inlining function 'bool ac_int<64, true>::normalize<7, true>(ac_int<7, true>&)' into 'bool ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::normalize<7, true>(ac_int<7, true>&)' (./../ac_types/include/ac_fixed.h:1473:21)
INFO: [HLS 214-131] Inlining function 'ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::set_slc<64, true>(int, ac_int<64, true> const&)' into 'bool ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::normalize<7, true>(ac_int<7, true>&)' (./../ac_types/include/ac_fixed.h:1474:16)
INFO: [HLS 214-131] Inlining function 'ac_int<7, true>::ac_int()' into 'ac_float<64, 32, 7, (ac_q_mode)0>::ac_float(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_int<7, true> const&, bool)' (./../ac_types/include/ac_float.h:350:7)
INFO: [HLS 214-131] Inlining function 'ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::operator!() const' into 'ac_float<64, 32, 7, (ac_q_mode)0>::ac_float(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_int<7, true> const&, bool)' (./../ac_types/include/ac_float.h:355:16)
INFO: [HLS 214-131] Inlining function 'ac_int<7, true>::ac_int(int)' into 'ac_float<64, 32, 7, (ac_q_mode)0>::ac_float(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_int<7, true> const&, bool)' (./../ac_types/include/ac_float.h:356:20)
INFO: [HLS 214-131] Inlining function 'bool ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::normalize<7, true>(ac_int<7, true>&)' into 'ac_float<64, 32, 7, (ac_q_mode)0>::ac_float(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_int<7, true> const&, bool)' (./../ac_types/include/ac_float.h:361:21)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<2, false>::iv()' into 'ac_fixed<64, 2, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed()' (./../ac_types/include/ac_fixed.h:297:17)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<2, false>::set_slc<2, false>(unsigned int, int, ac_private::iv<2, false> const&)' into 'ac_fixed<64, 2, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<64, 2, true, (ac_q_mode)0, (ac_o_mode)0>::set_slc<64, true>(int, ac_int<64, true> const&)' (./../ac_types/include/ac_fixed.h:1354:16)
INFO: [HLS 214-131] Inlining function 'ac_fixed<64, 2, true, (ac_q_mode)0, (ac_o_mode)0>::bit_adjust()' into 'ac_fixed<64, 2, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<64, 2, true, (ac_q_mode)0, (ac_o_mode)0>::set_slc<64, true>(int, ac_int<64, true> const&)' (./../ac_types/include/ac_fixed.h:1355:10)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_const_shift_r<39, 2, false, 1, false>(ac_private::iv_base<2, false> const&, ac_private::iv_base<1, false>&)' into 'void ac_private::iv<2, false>::const_shift_r<39, 1, false>(ac_private::iv<1, false>&) const' (../ac_types/include/ac_int.h:2498:13)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<25, true>()' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::bit_adjust()' (./../ac_types/include/ac_fixed.h:126:27)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv()' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed<64, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<64, 2, true, (ac_q_mode)0, (ac_o_mode)0> const&)' (./../ac_types/include/ac_fixed.h:307:55)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<2, false>::const_shift_r<39, 1, false>(ac_private::iv<1, false>&) const' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed<64, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<64, 2, true, (ac_q_mode)0, (ac_o_mode)0> const&)' (./../ac_types/include/ac_fixed.h:322:25)
INFO: [HLS 214-131] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::bit_adjust()' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed<64, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<64, 2, true, (ac_q_mode)0, (ac_o_mode)0> const&)' (./../ac_types/include/ac_fixed.h:364:13)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv()' into 'ac_private::iv_conv<1, true, true, false, 25>::iv_conv()' (../ac_types/include/ac_int.h:2702:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, true, true, false, 25>::iv_conv()' into 'ac_int<25, true>::ac_int()' (../ac_types/include/ac_int.h:3269:17)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_shift_r<1, false, 1, false>(ac_private::iv_base<1, false> const&, unsigned int, ac_private::iv_base<1, false>&)' into 'void ac_private::iv<1, false>::shift_r<1, false>(unsigned int, ac_private::iv<1, false>&) const' (../ac_types/include/ac_int.h:2483:13)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<25, true>()' into 'ac_int<25, true>::bit_adjust()' (../ac_types/include/ac_int.h:3133:27)
INFO: [HLS 214-131] Inlining function 'ac_int<25, true>::ac_int()' into 'ac_int<25, true> ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::slc<25>(int) const' (./../ac_types/include/ac_fixed.h:1313:24)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<1, false>::shift_r<1, false>(unsigned int, ac_private::iv<1, false>&) const' into 'ac_int<25, true> ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::slc<25>(int) const' (./../ac_types/include/ac_fixed.h:1316:16)
INFO: [HLS 214-131] Inlining function 'ac_int<25, true>::bit_adjust()' into 'ac_int<25, true> ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::slc<25>(int) const' (./../ac_types/include/ac_fixed.h:1317:12)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<1, false>::set_slc<1, false>(unsigned int, int, ac_private::iv<1, false> const&)' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::set_slc<25, true>(int, ac_int<25, true> const&)' (./../ac_types/include/ac_fixed.h:1354:16)
INFO: [HLS 214-131] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::bit_adjust()' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::set_slc<25, true>(int, ac_int<25, true> const&)' (./../ac_types/include/ac_fixed.h:1355:10)
INFO: [HLS 214-131] Inlining function 'bool ac_private::iv_equal_zero<0, 1, 1, false>(ac_private::iv_base<1, false> const&)' into 'ac_private::iv<1, false>::equal_zero() const' (../ac_types/include/ac_int.h:2537:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::equal_zero() const' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::operator!() const' (./../ac_types/include/ac_fixed.h:889:23)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv(int)' into 'ac_private::iv_conv<1, true, true, false, 8>::iv_conv<int>(int const&)' (../ac_types/include/ac_int.h:2706:80)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, true, true, false, 8>::iv_conv<int>(int const&)' into 'ac_int<8, true>::ac_int(int)' (../ac_types/include/ac_int.h:3307:78)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::bit_adjust()' into 'ac_int<8, true>::ac_int(int)' (../ac_types/include/ac_int.h:3309:10)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv()' into 'ac_private::iv_conv<1, true, true, false, 32>::iv_conv()' (../ac_types/include/ac_int.h:2702:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, true, true, false, 32>::iv_conv()' into 'ac_int<32, true>::ac_int(int)' (../ac_types/include/ac_int.h:4774:70)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<32, true>()' into 'ac_int<32, true>::bit_adjust()' (../ac_types/include/ac_int.h:3133:27)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<2, false>::iv()' into 'ac_private::iv_conv<2, true, true, false, 33>::iv_conv()' (../ac_types/include/ac_int.h:2702:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<2, true, true, false, 33>::iv_conv()' into 'ac_int<33, true>::ac_int()' (../ac_types/include/ac_int.h:3269:17)
INFO: [HLS 214-131] Inlining function 'bool ac_private::iv_uadd_n<0, 1, false, 1, false, 2, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' into 'void ac_private::iv_add<1, false, 1, false, 2, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' (../ac_types/include/ac_int.h:1360:26)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_extend<1, 2, false>(ac_private::iv_base<2, false>&, int)' into 'void ac_private::iv_add<1, false, 1, false, 2, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' (../ac_types/include/ac_int.h:1362:13)
INFO: [HLS 214-131] Inlining function 'bool ac_private::iv_add_int_carry<0, 1, false, 2, false>(ac_private::iv_base<1, false> const&, int, bool, ac_private::iv_base<2, false>&)' into 'void ac_private::iv_add<1, false, 1, false, 2, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' (../ac_types/include/ac_int.h:1361:21)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_add<1, false, 1, false, 2, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' into 'void ac_private::iv<1, false>::add<1, false, 2, false>(ac_private::iv<1, false> const&, ac_private::iv<2, false>&) const' (../ac_types/include/ac_int.h:2440:13)
INFO: [HLS 214-131] Inlining function 'ac_int<7, true>::bit_adjust()' into 'ac_int<7, true>::rt<32, true>::plus const ac_int<7, true>::operator+<32, true>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3553:20)
INFO: [HLS 214-131] Inlining function 'ac_int<33, true>::bit_adjust()' into 'ac_int<7, true>::rt<32, true>::plus const ac_int<7, true>::operator+<32, true>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3558:12)
INFO: [HLS 214-131] Inlining function 'ac_int<32, true>::bit_adjust()' into 'ac_int<7, true>::rt<32, true>::plus const ac_int<7, true>::operator+<32, true>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3555:20)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<1, false>::add<1, false, 2, false>(ac_private::iv<1, false> const&, ac_private::iv<2, false>&) const' into 'ac_int<7, true>::rt<32, true>::plus const ac_int<7, true>::operator+<32, true>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3557:26)
INFO: [HLS 214-131] Inlining function 'ac_int<33, true>::ac_int()' into 'ac_int<7, true>::rt<32, true>::plus const ac_int<7, true>::operator+<32, true>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3556:36)
INFO: [HLS 214-131] Inlining function 'ac_int<32, true>::ac_int(int)' into 'ac_int<7, true>::rt<32, true>::plus ac::ops_with_other_types::operator+<7, true>(ac_int<7, true> const&, int)' (../ac_types/include/ac_int.h:5075:819)
INFO: [HLS 214-131] Inlining function 'ac_int<7, true>::rt<32, true>::plus const ac_int<7, true>::operator+<32, true>(ac_int<32, true> const&) const' into 'ac_int<7, true>::rt<32, true>::plus ac::ops_with_other_types::operator+<7, true>(ac_int<7, true> const&, int)' (../ac_types/include/ac_int.h:5075:808)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<2, false>::iv()' into 'ac_private::iv_conv<2, true, true, false, 34>::iv_conv()' (../ac_types/include/ac_int.h:2702:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<2, true, true, false, 34>::iv_conv()' into 'ac_int<34, true>::ac_int()' (../ac_types/include/ac_int.h:3269:17)
INFO: [HLS 214-131] Inlining function 'bool ac_private::iv_uadd_n<0, 2, false, 1, false, 2, false>(ac_private::iv_base<2, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' into 'void ac_private::iv_add<2, false, 1, false, 2, false>(ac_private::iv_base<2, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' (../ac_types/include/ac_int.h:1360:26)
INFO: [HLS 214-131] Inlining function 'bool ac_private::iv_add_int_carry<0, 2, false, 2, false>(ac_private::iv_base<2, false> const&, int, bool, ac_private::iv_base<2, false>&)' into 'void ac_private::iv_add<2, false, 1, false, 2, false>(ac_private::iv_base<2, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' (../ac_types/include/ac_int.h:1361:21)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_add<2, false, 1, false, 2, false>(ac_private::iv_base<2, false> const&, ac_private::iv_base<1, false> const&, ac_private::iv_base<2, false>&)' into 'void ac_private::iv<2, false>::add<1, false, 2, false>(ac_private::iv<1, false> const&, ac_private::iv<2, false>&) const' (../ac_types/include/ac_int.h:2440:13)
INFO: [HLS 214-131] Inlining function 'ac_int<33, true>::bit_adjust()' into 'ac_int<33, true>::rt<32, true>::plus const ac_int<33, true>::operator+<32, true>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3553:20)
INFO: [HLS 214-131] Inlining function 'ac_int<32, true>::bit_adjust()' into 'ac_int<33, true>::rt<32, true>::plus const ac_int<33, true>::operator+<32, true>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3555:20)
INFO: [HLS 214-131] Inlining function 'ac_int<34, true>::bit_adjust()' into 'ac_int<33, true>::rt<32, true>::plus const ac_int<33, true>::operator+<32, true>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3558:12)
INFO: [HLS 214-131] Inlining function 'ac_int<34, true>::ac_int()' into 'ac_int<33, true>::rt<32, true>::plus const ac_int<33, true>::operator+<32, true>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3556:36)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<2, false>::add<1, false, 2, false>(ac_private::iv<1, false> const&, ac_private::iv<2, false>&) const' into 'ac_int<33, true>::rt<32, true>::plus const ac_int<33, true>::operator+<32, true>(ac_int<32, true> const&) const' (../ac_types/include/ac_int.h:3557:26)
INFO: [HLS 214-131] Inlining function 'ac_int<32, true>::ac_int(int)' into 'ac_int<33, true>::rt<32, true>::plus ac::ops_with_other_types::operator+<33, true>(ac_int<33, true> const&, int)' (../ac_types/include/ac_int.h:5075:819)
INFO: [HLS 214-131] Inlining function 'ac_int<33, true>::rt<32, true>::plus const ac_int<33, true>::operator+<32, true>(ac_int<32, true> const&) const' into 'ac_int<33, true>::rt<32, true>::plus ac::ops_with_other_types::operator+<33, true>(ac_int<33, true> const&, int)' (../ac_types/include/ac_int.h:5075:808)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_copy<1, 0, 2, false, 1, false>(ac_private::iv_base<2, false> const&, ac_private::iv_base<1, false>&)' into 'ac_private::iv<1, false>::iv<2, false>(ac_private::iv<2, false> const&)' (../ac_types/include/ac_int.h:2322:13)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, true, true, false, 8>::iv_conv()' into 'ac_int<8, true>::ac_int<34, true>(ac_int<34, true> const&)' (../ac_types/include/ac_int.h:3277:55)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv<2, false>(ac_private::iv<2, false> const&)' into 'ac_int<8, true>::ac_int<34, true>(ac_int<34, true> const&)' (../ac_types/include/ac_int.h:3279:26)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::bit_adjust()' into 'ac_int<8, true>::ac_int<34, true>(ac_int<34, true> const&)' (../ac_types/include/ac_int.h:3280:10)
INFO: [HLS 214-131] Inlining function 'unsigned int ac_private::iv_leading_bits_base<1, false>(ac_private::iv_base<1, false> const&, bool, int)' into 'unsigned int ac_private::iv_leading_bits<1, false>(ac_private::iv_base<1, false> const&, bool)' (../ac_types/include/ac_int.h:2142:49)
INFO: [HLS 214-131] Inlining function 'unsigned int ac_private::iv_leading_bits<1, false>(ac_private::iv_base<1, false> const&, bool)' into 'ac_private::iv<1, false>::leading_bits(bool) const' (../ac_types/include/ac_int.h:2619:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv(unsigned int)' into 'ac_private::iv_conv<1, false, true, false, 5>::iv_conv<unsigned int>(unsigned int const&)' (../ac_types/include/ac_int.h:2682:80)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<5, false>()' into 'ac_int<5, false>::bit_adjust()' (../ac_types/include/ac_int.h:3133:27)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, false, true, false, 5>::iv_conv<unsigned int>(unsigned int const&)' into 'ac_int<5, false>::ac_int(unsigned int)' (../ac_types/include/ac_int.h:3311:80)
INFO: [HLS 214-131] Inlining function 'ac_int<5, false>::bit_adjust()' into 'ac_int<5, false>::ac_int(unsigned int)' (../ac_types/include/ac_int.h:3313:10)
INFO: [HLS 214-131] Inlining function 'ac_int<5, false>::ac_int(unsigned int)' into 'ac_int<25, true>::leading_sign() const' (../ac_types/include/ac_int.h:4244:17)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::to_uint64() const' into 'ac_private::iv_conv<1, false, true, false, 5>::operator unsigned long long() const' (../ac_types/include/ac_int.h:2670:34)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv(int)' into 'ac_int<8, true>& ac_int<8, true>::set_val<(ac_special_val)2>()' (../ac_types/include/ac_int.h:3370:29)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv()' into 'ac_private::iv_conv<1, true, true, false, 9>::iv_conv()' (../ac_types/include/ac_int.h:2702:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, true, true, false, 9>::iv_conv()' into 'ac_int<9, true>::ac_int()' (../ac_types/include/ac_int.h:3269:17)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<9, true>()' into 'ac_int<9, true>::bit_adjust()' (../ac_types/include/ac_int.h:3133:27)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::bit_adjust()' into 'ac_int<8, true>::rt<8, true>::minus const ac_int<8, true>::operator-<8, true>(ac_int<8, true> const&) const' (../ac_types/include/ac_int.h:3565:20)
INFO: [HLS 214-131] Inlining function 'ac_int<9, true>::bit_adjust()' into 'ac_int<8, true>::rt<8, true>::minus const ac_int<8, true>::operator-<8, true>(ac_int<8, true> const&) const' (../ac_types/include/ac_int.h:3570:12)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<1, false>::sub<1, false, 1, false>(ac_private::iv<1, false> const&, ac_private::iv<1, false>&) const' into 'ac_int<8, true>::rt<8, true>::minus const ac_int<8, true>::operator-<8, true>(ac_int<8, true> const&) const' (../ac_types/include/ac_int.h:3569:26)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::bit_adjust()' into 'ac_int<8, true>::rt<8, true>::minus const ac_int<8, true>::operator-<8, true>(ac_int<8, true> const&) const' (../ac_types/include/ac_int.h:3567:20)
INFO: [HLS 214-131] Inlining function 'ac_int<9, true>::ac_int()' into 'ac_int<8, true>::rt<8, true>::minus const ac_int<8, true>::operator-<8, true>(ac_int<8, true> const&) const' (../ac_types/include/ac_int.h:3568:37)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::to_int64() const' into 'ac_private::iv_conv<1, true, true, false, 9>::operator long long() const' (../ac_types/include/ac_int.h:2694:34)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv(int)' into 'ac_private::iv_conv<1, false, true, false, 8>::iv_conv<int>(int const&)' (../ac_types/include/ac_int.h:2682:80)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<8, false>()' into 'ac_int<8, false>::bit_adjust()' (../ac_types/include/ac_int.h:3133:27)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, false, true, false, 8>::iv_conv<int>(int const&)' into 'ac_int<8, false>::ac_int(int)' (../ac_types/include/ac_int.h:3307:78)
INFO: [HLS 214-131] Inlining function 'ac_int<8, false>::bit_adjust()' into 'ac_int<8, false>::ac_int(int)' (../ac_types/include/ac_int.h:3309:10)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::to_uint64() const' into 'ac_private::iv_conv<1, false, true, false, 8>::operator unsigned long long() const' (../ac_types/include/ac_int.h:2670:34)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_shift_l<1, false, 1, false>(ac_private::iv_base<1, false> const&, unsigned int, ac_private::iv_base<1, false>&)' into 'void ac_private::iv<1, false>::shift_l<1, false>(unsigned int, ac_private::iv<1, false>&) const' (../ac_types/include/ac_int.h:2473:13)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, true, true, false, 8>::operator long long() const' into 'bool ac_int<25, true>::normalize_private<8, true>(ac_int<8, true>&, bool)' (../ac_types/include/ac_int.h:3156:21)
INFO: [HLS 214-131] Inlining function 'ac_int<25, true>::bit_adjust()' into 'bool ac_int<25, true>::normalize_private<8, true>(ac_int<8, true>&, bool)' (../ac_types/include/ac_int.h:3181:10)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<1, false>::shift_l<1, false>(unsigned int, ac_private::iv<1, false>&) const' into 'bool ac_int<25, true>::normalize_private<8, true>(ac_int<8, true>&, bool)' (../ac_types/include/ac_int.h:3179:16)
INFO: [HLS 214-131] Inlining function 'ac_int<25, true>::leading_sign() const' into 'bool ac_int<25, true>::normalize_private<8, true>(ac_int<8, true>&, bool)' (../ac_types/include/ac_int.h:3157:23)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, false, true, false, 5>::operator unsigned long long() const' into 'bool ac_int<25, true>::normalize_private<8, true>(ac_int<8, true>&, bool)' (../ac_types/include/ac_int.h:3157:23)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::ac_int()' into 'bool ac_int<25, true>::normalize_private<8, true>(ac_int<8, true>&, bool)' (../ac_types/include/ac_int.h:3159:25)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>& ac_int<8, true>::set_val<(ac_special_val)2>()' into 'bool ac_int<25, true>::normalize_private<8, true>(ac_int<8, true>&, bool)' (../ac_types/include/ac_int.h:3160:27)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::rt<8, true>::minus const ac_int<8, true>::operator-<8, true>(ac_int<8, true> const&) const' into 'bool ac_int<25, true>::normalize_private<8, true>(ac_int<8, true>&, bool)' (../ac_types/include/ac_int.h:3161:30)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, true, true, false, 9>::operator long long() const' into 'bool ac_int<25, true>::normalize_private<8, true>(ac_int<8, true>&, bool)' (../ac_types/include/ac_int.h:3161:26)
INFO: [HLS 214-131] Inlining function 'ac_int<8, false>::ac_int(int)' into 'bool ac_int<25, true>::normalize_private<8, true>(ac_int<8, true>&, bool)' (../ac_types/include/ac_int.h:3164:22)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, false, true, false, 8>::operator unsigned long long() const' into 'bool ac_int<25, true>::normalize_private<8, true>(ac_int<8, true>&, bool)' (../ac_types/include/ac_int.h:3164:22)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_conv<1, true, true, false, 8>::operator long long() const' into 'bool ac_int<25, true>::normalize_private<8, true>(ac_int<8, true>&, bool)' (../ac_types/include/ac_int.h:3165:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::equal_zero() const' into 'bool ac_int<25, true>::normalize_private<8, true>(ac_int<8, true>&, bool)' (../ac_types/include/ac_int.h:3172:19)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::ac_int(int)' into 'bool ac_int<25, true>::normalize_private<8, true>(ac_int<8, true>&, bool)' (../ac_types/include/ac_int.h:3177:16)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<1, false>::iv()' into 'bool ac_int<25, true>::normalize_private<8, true>(ac_int<8, true>&, bool)' (../ac_types/include/ac_int.h:3178:15)
INFO: [HLS 214-131] Inlining function 'bool ac_int<25, true>::normalize_private<8, true>(ac_int<8, true>&, bool)' into 'bool ac_int<25, true>::normalize<8, true>(ac_int<8, true>&)' (../ac_types/include/ac_int.h:4257:17)
INFO: [HLS 214-131] Inlining function 'ac_int<25, true> ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::slc<25>(int) const' into 'bool ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::normalize<8, true>(ac_int<8, true>&)' (./../ac_types/include/ac_fixed.h:1472:42)
INFO: [HLS 214-131] Inlining function 'bool ac_int<25, true>::normalize<8, true>(ac_int<8, true>&)' into 'bool ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::normalize<8, true>(ac_int<8, true>&)' (./../ac_types/include/ac_fixed.h:1473:21)
INFO: [HLS 214-131] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::set_slc<25, true>(int, ac_int<25, true> const&)' into 'bool ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::normalize<8, true>(ac_int<8, true>&)' (./../ac_types/include/ac_fixed.h:1474:16)
INFO: [HLS 214-131] Inlining function 'bool ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::normalize<8, true>(ac_int<8, true>&)' into 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<8>(ac_int<8, true>, bool, bool)' (./../ac_types/include/ac_float.h:523:18)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::ac_int()' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:309:7)
INFO: [HLS 214-131] Inlining function 'ac_int<64, true> ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::slc<64>(int) const' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:334:35)
INFO: [HLS 214-131] Inlining function 'ac_fixed<64, 2, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<64, 2, true, (ac_q_mode)0, (ac_o_mode)0>::set_slc<64, true>(int, ac_int<64, true> const&)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:334:12)
INFO: [HLS 214-131] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed<64, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<64, 2, true, (ac_q_mode)0, (ac_o_mode)0> const&)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:335:49)
INFO: [HLS 214-131] Inlining function 'ac_int<25, true> ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::slc<25>(int) const' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:343:36)
INFO: [HLS 214-131] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>& ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::set_slc<25, true>(int, ac_int<25, true> const&)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:343:12)
INFO: [HLS 214-131] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::operator!() const' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:346:33)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::ac_int(int)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:346:38)
INFO: [HLS 214-131] Inlining function 'ac_int<7, true>::rt<32, true>::plus ac::ops_with_other_types::operator+<7, true>(ac_int<7, true> const&, int)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:346:82)
INFO: [HLS 214-131] Inlining function 'ac_int<33, true>::rt<32, true>::plus ac::ops_with_other_types::operator+<33, true>(ac_int<33, true> const&, int)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:346:91)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::ac_int<34, true>(ac_int<34, true> const&)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:346:60)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::ac_int()' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, bool)' (./../ac_types/include/ac_float.h:379:7)
INFO: [HLS 214-131] Inlining function 'ac_int<7, true>::ac_int(int)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, bool)' (./../ac_types/include/ac_float.h:395:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1024_1' (../ac_types/include/ac_int.h:1024:49) in function 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>' completely with a factor of 1 (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../ac_types/include/ac_int.h:1168:30) in function 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>' completely with a factor of 1 (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1034_1' (../ac_types/include/ac_int.h:1034:49) in function 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>' completely with a factor of 1 (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1828_3' (../ac_types/include/ac_int.h:1828:46) in function 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>' completely with a factor of 1 (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1911_1' (../ac_types/include/ac_int.h:1911:49) in function 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>' completely with a factor of 1 (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1828_3' (../ac_types/include/ac_int.h:1828:46) in function 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>' completely with a factor of 2 (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1799_1' (../ac_types/include/ac_int.h:1799:46) in function 'ac_float<64, 32, 7, (ac_q_mode)0>::ac_float' completely with a factor of 2 (./../ac_types/include/ac_float.h:351:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1807_3' (../ac_types/include/ac_int.h:1807:46) in function 'ac_float<64, 32, 7, (ac_q_mode)0>::ac_float' completely with a factor of 2 (./../ac_types/include/ac_float.h:351:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1034_1' (../ac_types/include/ac_int.h:1034:49) in function 'ac_float<64, 32, 7, (ac_q_mode)0>::ac_float' completely with a factor of 2 (./../ac_types/include/ac_float.h:351:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1828_3' (../ac_types/include/ac_int.h:1828:46) in function 'ac_float<64, 32, 7, (ac_q_mode)0>::ac_float' completely with a factor of 2 (./../ac_types/include/ac_float.h:351:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<1, false>::iv_base() (.5)' into 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed()' (./../ac_types/include/ac_fixed.h:298:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<2, false>::iv_base()' into 'ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed()' (./../ac_types/include/ac_fixed.h:298:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<2, false>::operator[](int) const' into 'ac_private::iv<2, false>::leading_bits(bool) const' (../ac_types/include/ac_int.h:2618:0)
INFO: [HLS 214-178] Inlining function 'ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed()' into 'ac_float<64, 32, 7, (ac_q_mode)0>::ac_float(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_int<7, true> const&, bool)' (./../ac_types/include/ac_float.h:351:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<1, false>::iv_base() (.5)' into 'ac_float<64, 32, 7, (ac_q_mode)0>::ac_float(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_int<7, true> const&, bool)' (./../ac_types/include/ac_float.h:351:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<2, false>::operator[](int) const' into 'ac_float<64, 32, 7, (ac_q_mode)0>::ac_float(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_int<7, true> const&, bool)' (./../ac_types/include/ac_float.h:351:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<1, false>::set(int, int)' into 'ac_float<64, 32, 7, (ac_q_mode)0>::ac_float(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_int<7, true> const&, bool)' (./../ac_types/include/ac_float.h:351:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<2, false>::iv_base()' into 'ac_float<64, 32, 7, (ac_q_mode)0>::ac_float(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_int<7, true> const&, bool)' (./../ac_types/include/ac_float.h:351:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<2, false>::set(int, int)' into 'ac_float<64, 32, 7, (ac_q_mode)0>::ac_float(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_int<7, true> const&, bool)' (./../ac_types/include/ac_float.h:351:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_base<2, false>::bit_adjust<64, true>()' into 'ac_float<64, 32, 7, (ac_q_mode)0>::ac_float(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_int<7, true> const&, bool)' (./../ac_types/include/ac_float.h:351:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<2, false>::leading_bits(bool) const' into 'ac_float<64, 32, 7, (ac_q_mode)0>::ac_float(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_int<7, true> const&, bool)' (./../ac_types/include/ac_float.h:351:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<1, false>::operator[](int) const' into 'ac_float<64, 32, 7, (ac_q_mode)0>::ac_float(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_int<7, true> const&, bool)' (./../ac_types/include/ac_float.h:351:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<2, false>::assign_uint64(unsigned long long)' into 'ac_float<64, 32, 7, (ac_q_mode)0>::ac_float(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_int<7, true> const&, bool)' (./../ac_types/include/ac_float.h:351:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<2, false>::iv_base()' into 'ac_fixed<64, 2, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed()' (./../ac_types/include/ac_fixed.h:298:0)
INFO: [HLS 214-178] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed()' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<1, false>::iv_base() (.5)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-178] Inlining function 'ac_fixed<64, 2, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed()' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<2, false>::iv_base()' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<2, false>::operator[](int) const' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<2, false>::set(int, int)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_base<2, false>::bit_adjust<64, true>()' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<2, false>::assign_uint64(unsigned long long)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<1, false>::set(int, int)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<1, false>::operator[](int) const' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_base<2, false>::bit_adjust<33, true>()' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_base<2, false>::bit_adjust<34, true>()' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-178] Inlining function 'void ac_float<25, 2, 8, (ac_q_mode)0>::adjust<8>(ac_int<8, true>, bool, bool)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' (./../ac_types/include/ac_float.h:310:0)
INFO: [HLS 214-178] Inlining function 'ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed()' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, bool)' (./../ac_types/include/ac_float.h:380:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<1, false>::iv_base() (.5)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, bool)' (./../ac_types/include/ac_float.h:380:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<1, false>::set(int, int)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, bool)' (./../ac_types/include/ac_float.h:380:0)
INFO: [HLS 214-178] Inlining function 'ac_float<64, 32, 7, (ac_q_mode)0>::ac_float(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_int<7, true> const&, bool)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, bool)' (./../ac_types/include/ac_float.h:380:0)
INFO: [HLS 214-178] Inlining function 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, 7, (ac_q_mode)0>(ac_float<64, 32, 7, (ac_q_mode)0> const&, bool, bool)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, bool)' (./../ac_types/include/ac_float.h:380:0)
INFO: [HLS 214-178] Inlining function 'ac_float<25, 2, 8, (ac_q_mode)0>::ac_float<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, bool)' into 'void convert<ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>, ac_float<25, 2, 8, (ac_q_mode)0> >(ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_float<25, 2, 8, (ac_q_mode)0>&)' (./fixed_to_float.h:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'flopo' with compact=bit mode in 128-bits (fixed_to_float.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.81 seconds. CPU system time: 0.46 seconds. Elapsed time: 4.37 seconds; current allocated memory: 762.789 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 762.898 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 767.820 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 773.055 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_2139_1' (../ac_types/include/ac_int.h:676) in function 'convert<ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>, ac_float<25, 2, 8, (ac_q_mode)0> >' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../ac_types/include/ac_int.h:2142:34) in function 'convert<ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>, ac_float<25, 2, 8, (ac_q_mode)0> >'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 800.164 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 815.715 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fixed_to_float_top' ...
WARNING: [SYN 201-103] Legalizing function name 'convert<ac_fixed,ac_float<25,2,8,0>>_Pipeline_VITIS_LOOP_213' to 'convert_ac_fixed_ac_float_25_2_8_0_Pipeline_VITIS_LOOP_213'.
WARNING: [SYN 201-103] Legalizing function name 'convert<ac_fixed,ac_float<25,2,8,0>>' to 'convert_ac_fixed_ac_float_25_2_8_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_ac_fixed_ac_float_25_2_8_0_Pipeline_VITIS_LOOP_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2139_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_2139_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 815.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 815.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_ac_fixed_ac_float_25_2_8_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 815.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 815.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fixed_to_float_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 815.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 815.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_ac_fixed_ac_float_25_2_8_0_Pipeline_VITIS_LOOP_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_ac_fixed_ac_float_25_2_8_0_Pipeline_VITIS_LOOP_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 815.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_ac_fixed_ac_float_25_2_8_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_ac_fixed_ac_float_25_2_8_0_s'.
INFO: [RTMG 210-279] Implementing memory 'fixed_to_float_top_convert_ac_fixed_ac_float_25_2_8_0_s_tab_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 815.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fixed_to_float_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fixed_to_float_top/fixpo' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fixed_to_float_top/flopo' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fixed_to_float_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fixed_to_float_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 816.664 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 818.750 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 820.184 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fixed_to_float_top.
INFO: [VLOG 209-307] Generating Verilog RTL for fixed_to_float_top.
INFO: [HLS 200-789] **** Estimated Fmax: 46.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.6 seconds. CPU system time: 0.95 seconds. Elapsed time: 10.76 seconds; current allocated memory: 67.008 MB.
***** C/RTL SIMULATION *****
INFO: [HLS 200-1510] Running: cosim_design -tool xsim -rtl verilog -trace_level none 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling fixed_to_float_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_fixed_to_float_top.cpp
   Compiling fixed_to_float.cpp_pre.cpp.tb.cpp
   Compiling apatb_fixed_to_float_top_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
fixpo = 1.2344999997876584529876708984375
flopo = 1.23449993133544921875e2+0
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fixed_to_float_top_top glbl -Oenable_linking_all_libraries -prj fixed_to_float_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s fixed_to_float_top 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/sim/verilog/fixed_to_float_top_convert_ac_fixed_ac_float_25_2_8_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float_top_convert_ac_fixed_ac_float_25_2_8_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/sim/verilog/fixed_to_float_top_convert_ac_fixed_ac_float_25_2_8_0_s_tab_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float_top_convert_ac_fixed_ac_float_25_2_8_0_s_tab_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/sim/verilog/fixed_to_float_top_convert_ac_fixed_ac_float_25_2_8_0_Pipeline_VITIS_LOOP_213.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float_top_convert_ac_fixed_ac_float_25_2_8_0_Pipeline_VITIS_LOOP_213
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/sim/verilog/fixed_to_float_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fixed_to_float_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/sim/verilog/fixed_to_float_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/sim/verilog/fixed_to_float_top_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float_top_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fixed_to_float_top_convert_ac_fi...
Compiling module xil_defaultlib.fixed_to_float_top_flow_control_...
Compiling module xil_defaultlib.fixed_to_float_top_convert_ac_fi...
Compiling module xil_defaultlib.fixed_to_float_top_convert_ac_fi...
Compiling module xil_defaultlib.fixed_to_float_top
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fixed_to_float_top_top
Compiling module work.glbl
Built simulation snapshot fixed_to_float_top

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fixed_to_float_top/xsim_script.tcl
# xsim {fixed_to_float_top} -autoloadwcfg -tclbatch {fixed_to_float_top.tcl}
Time resolution is 1 ps
source fixed_to_float_top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "225000"
// RTL Simulation : 1 / 1 [100.00%] @ "525000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 825 ns : File "/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/sim/verilog/fixed_to_float_top.autotb.v" Line 281
## quit
INFO: [Common 17-206] Exiting xsim at Fri Mar 31 13:38:16 2023...
INFO: [COSIM 212-316] Starting C post checking ...
fixpo = 1.2344999997876584529876708984375
flopo = 1.23449993133544921875e2+0
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 11.47 seconds. CPU system time: 1.34 seconds. Elapsed time: 13.47 seconds; current allocated memory: 5.844 MB.
INFO: [HLS 200-1510] Running: export_design -evaluate verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 13:38:26 2023...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module fixed_to_float_top
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg400
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "50.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:fixed_to_float_top:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project fixed_to_float_xilinx
# dict set report_options hls_solution fixed_to_float_xilinx_solution
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {fixed_to_float_top_flow_control_loop_pipe_sequential_init fixed_to_float_top_convert_ac_fixed_ac_float_25_2_8_0_s_tab_ROM_AUTO_1R}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Wrote  : </home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2023-03-31 13:38:51 CEST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Mar 31 13:38:51 2023] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Fri Mar 31 13:38:51 2023] Launched synth_1...
Run output will be captured here: /home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.runs/synth_1/runme.log
[Fri Mar 31 13:38:51 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 38269
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3591484
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2447.082 ; gain = 362.797 ; free physical = 552 ; free virtual = 38734
Synthesis current peak Physical Memory [PSS] (MB): peak = 1884.985; parent = 1676.356; children = 208.629
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3452.035; parent = 2453.023; children = 999.012
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.runs/synth_1/.Xil/Vivado-3588925-yavin/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.runs/synth_1/.Xil/Vivado-3588925-yavin/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2518.988 ; gain = 434.703 ; free physical = 627 ; free virtual = 38810
Synthesis current peak Physical Memory [PSS] (MB): peak = 1884.985; parent = 1676.356; children = 208.629
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3518.004; parent = 2518.992; children = 999.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2533.832 ; gain = 449.547 ; free physical = 628 ; free virtual = 38811
Synthesis current peak Physical Memory [PSS] (MB): peak = 1884.985; parent = 1676.356; children = 208.629
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3532.848; parent = 2533.836; children = 999.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2533.832 ; gain = 449.547 ; free physical = 628 ; free virtual = 38811
Synthesis current peak Physical Memory [PSS] (MB): peak = 1884.985; parent = 1676.356; children = 208.629
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3532.848; parent = 2533.836; children = 999.012
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.832 ; gain = 0.000 ; free physical = 621 ; free virtual = 38804
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/fixed_to_float_top.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/fixed_to_float_top.xdc]
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2609.738 ; gain = 0.000 ; free physical = 520 ; free virtual = 38702
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2609.738 ; gain = 0.000 ; free physical = 525 ; free virtual = 38707
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2609.738 ; gain = 525.453 ; free physical = 611 ; free virtual = 38797
Synthesis current peak Physical Memory [PSS] (MB): peak = 1884.985; parent = 1676.356; children = 208.629
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3576.738; parent = 2577.727; children = 999.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2609.738 ; gain = 525.453 ; free physical = 607 ; free virtual = 38792
Synthesis current peak Physical Memory [PSS] (MB): peak = 1884.985; parent = 1676.356; children = 208.629
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3576.738; parent = 2577.727; children = 999.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2609.738 ; gain = 525.453 ; free physical = 602 ; free virtual = 38788
Synthesis current peak Physical Memory [PSS] (MB): peak = 1884.985; parent = 1676.356; children = 208.629
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3576.738; parent = 2577.727; children = 999.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2609.738 ; gain = 525.453 ; free physical = 590 ; free virtual = 38774
Synthesis current peak Physical Memory [PSS] (MB): peak = 1884.985; parent = 1676.356; children = 208.629
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3576.738; parent = 2577.727; children = 999.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2609.738 ; gain = 525.453 ; free physical = 569 ; free virtual = 38760
Synthesis current peak Physical Memory [PSS] (MB): peak = 1884.985; parent = 1676.356; children = 208.629
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3576.738; parent = 2577.727; children = 999.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2609.738 ; gain = 525.453 ; free physical = 481 ; free virtual = 38512
Synthesis current peak Physical Memory [PSS] (MB): peak = 1966.531; parent = 1758.429; children = 208.629
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3576.738; parent = 2577.727; children = 999.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2609.738 ; gain = 525.453 ; free physical = 492 ; free virtual = 38524
Synthesis current peak Physical Memory [PSS] (MB): peak = 1966.777; parent = 1758.680; children = 208.629
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3576.738; parent = 2577.727; children = 999.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2609.738 ; gain = 525.453 ; free physical = 491 ; free virtual = 38522
Synthesis current peak Physical Memory [PSS] (MB): peak = 1967.273; parent = 1759.176; children = 208.629
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3576.738; parent = 2577.727; children = 999.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2609.738 ; gain = 525.453 ; free physical = 596 ; free virtual = 38520
Synthesis current peak Physical Memory [PSS] (MB): peak = 1967.469; parent = 1759.371; children = 208.629
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3576.738; parent = 2577.727; children = 999.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2609.738 ; gain = 525.453 ; free physical = 596 ; free virtual = 38520
Synthesis current peak Physical Memory [PSS] (MB): peak = 1967.531; parent = 1759.434; children = 208.629
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3576.738; parent = 2577.727; children = 999.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2609.738 ; gain = 525.453 ; free physical = 596 ; free virtual = 38520
Synthesis current peak Physical Memory [PSS] (MB): peak = 1967.547; parent = 1759.449; children = 208.629
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3576.738; parent = 2577.727; children = 999.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2609.738 ; gain = 525.453 ; free physical = 596 ; free virtual = 38520
Synthesis current peak Physical Memory [PSS] (MB): peak = 1967.562; parent = 1759.465; children = 208.629
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3576.738; parent = 2577.727; children = 999.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2609.738 ; gain = 525.453 ; free physical = 596 ; free virtual = 38520
Synthesis current peak Physical Memory [PSS] (MB): peak = 1967.562; parent = 1759.465; children = 208.629
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3576.738; parent = 2577.727; children = 999.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2609.738 ; gain = 525.453 ; free physical = 596 ; free virtual = 38520
Synthesis current peak Physical Memory [PSS] (MB): peak = 1967.578; parent = 1759.480; children = 208.629
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3576.738; parent = 2577.727; children = 999.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2609.738 ; gain = 525.453 ; free physical = 596 ; free virtual = 38520
Synthesis current peak Physical Memory [PSS] (MB): peak = 1967.641; parent = 1759.543; children = 208.629
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3576.738; parent = 2577.727; children = 999.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2609.738 ; gain = 449.547 ; free physical = 640 ; free virtual = 38565
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2609.738 ; gain = 525.453 ; free physical = 650 ; free virtual = 38575
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2609.738 ; gain = 0.000 ; free physical = 644 ; free virtual = 38568
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2609.738 ; gain = 0.000 ; free physical = 693 ; free virtual = 38618
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 60d30503
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2609.738 ; gain = 860.016 ; free physical = 897 ; free virtual = 38821
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 13:40:10 2023...
[Fri Mar 31 13:40:20 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 2087.555 ; gain = 0.000 ; free physical = 2312 ; free virtual = 40229
TIMESTAMP: HLS-REPORT: synthesis open_run: 2023-03-31 13:40:20 CEST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2215.461 ; gain = 0.000 ; free physical = 2156 ; free virtual = 40078
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/fixed_to_float_top.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/fixed_to_float_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2339.941 ; gain = 0.000 ; free physical = 2053 ; free virtual = 39976
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2023-03-31 13:40:23 CEST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/fixed_to_float_top_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/fixed_to_float_top_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/fixed_to_float_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2892.820 ; gain = 552.879 ; free physical = 3277 ; free virtual = 41210
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/fixed_to_float_top_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/fixed_to_float_top_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/fixed_to_float_top_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 0 seconds
 -I- control set metrics completed in 1 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg400-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.82%  | OK     |
#  | FD                                                        | 50%       | 0.18%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 8      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/report/fixed_to_float_top_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 1 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2023-03-31 13:40:30 CEST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2023-03-31 13:40:30 CEST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2023-03-31 13:40:30 CEST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2023-03-31 13:40:30 CEST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2023-03-31 13:40:30 CEST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2023-03-31 13:40:30 CEST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2023-03-31 13:40:30 CEST
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 435 189 0 0 0 0 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 435 AVAIL_FF 106400 FF 189 AVAIL_DSP 220 DSP 0 AVAIL_BRAM 280 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 0 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/report/verilog/fixed_to_float_top_export.rpt


Implementation tool: Xilinx Vivado v.2022.2
Project:             fixed_to_float_xilinx
Solution:            fixed_to_float_xilinx_solution
Device target:       xc7z020-clg400-1
Report date:         Fri Mar 31 13:40:30 CEST 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:            435
FF:             189
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     50.000
CP achieved post-synthesis:      10.676
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2023-03-31 13:40:30 CEST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Fri Mar 31 13:40:30 2023] Launched impl_1...
Run output will be captured here: /home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.runs/impl_1/runme.log
[Fri Mar 31 13:40:30 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 38269
Command: open_checkpoint /home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2080.348 ; gain = 0.000 ; free physical = 1931 ; free virtual = 39865
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.734 ; gain = 0.000 ; free physical = 3083 ; free virtual = 41018
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 88cb9702
----- Checksum: PlaceDB: 00000000 ShapeSum: 88cb9702 RouteDB: 00000000 
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2717.734 ; gain = 1061.848 ; free physical = 3083 ; free virtual = 41018
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2817.422 ; gain = 87.812 ; free physical = 3069 ; free virtual = 41003

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: d3b5cc5e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2817.422 ; gain = 0.000 ; free physical = 3070 ; free virtual = 41005

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_return_preg[10]_i_1 into driver instance bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[10]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f497755f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3042.359 ; gain = 0.000 ; free physical = 2893 ; free virtual = 40828
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f497755f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3042.359 ; gain = 0.000 ; free physical = 2893 ; free virtual = 40828
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10d52e6b8

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3042.359 ; gain = 0.000 ; free physical = 2893 ; free virtual = 40828
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10d52e6b8

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3042.359 ; gain = 0.000 ; free physical = 2893 ; free virtual = 40828
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10d52e6b8

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3042.359 ; gain = 0.000 ; free physical = 2893 ; free virtual = 40828
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10d52e6b8

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3042.359 ; gain = 0.000 ; free physical = 2893 ; free virtual = 40828
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.359 ; gain = 0.000 ; free physical = 2893 ; free virtual = 40828
Ending Logic Optimization Task | Checksum: 7c00d24c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3042.359 ; gain = 0.000 ; free physical = 2893 ; free virtual = 40828

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7c00d24c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3042.359 ; gain = 0.000 ; free physical = 2893 ; free virtual = 40828

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7c00d24c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.359 ; gain = 0.000 ; free physical = 2893 ; free virtual = 40828

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.359 ; gain = 0.000 ; free physical = 2893 ; free virtual = 40828
Ending Netlist Obfuscation Task | Checksum: 7c00d24c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.359 ; gain = 0.000 ; free physical = 2893 ; free virtual = 40828
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3154.414 ; gain = 0.000 ; free physical = 2879 ; free virtual = 40814
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 20aadb6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3154.414 ; gain = 0.000 ; free physical = 2879 ; free virtual = 40814
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3154.414 ; gain = 0.000 ; free physical = 2879 ; free virtual = 40814

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 80ef2057

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3154.414 ; gain = 0.000 ; free physical = 2863 ; free virtual = 40797

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ee8c045d

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2877 ; free virtual = 40811

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ee8c045d

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2877 ; free virtual = 40811
Phase 1 Placer Initialization | Checksum: ee8c045d

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2877 ; free virtual = 40811

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 104dfe8d7

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2874 ; free virtual = 40809

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f7e0ac21

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2874 ; free virtual = 40809

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f7e0ac21

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2874 ; free virtual = 40809

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: e096a093

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2850 ; free virtual = 40785

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 28 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 5 nets or LUTs. Breaked 0 LUT, combined 5 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3161.441 ; gain = 0.000 ; free physical = 2848 ; free virtual = 40783

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              5  |                     5  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              5  |                     5  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1837c6b67

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2848 ; free virtual = 40783
Phase 2.4 Global Placement Core | Checksum: e843f0af

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2848 ; free virtual = 40783
Phase 2 Global Placement | Checksum: e843f0af

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2848 ; free virtual = 40783

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 9a45250f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2848 ; free virtual = 40782

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1180fbd69

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2848 ; free virtual = 40783

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f8f4b51c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2848 ; free virtual = 40783

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d62cee8d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2848 ; free virtual = 40783

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1abd70050

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2848 ; free virtual = 40783

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 197adf872

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2848 ; free virtual = 40783

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 162662ce9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2848 ; free virtual = 40783
Phase 3 Detail Placement | Checksum: 162662ce9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2848 ; free virtual = 40783

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23da67016

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=38.874 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e6a32946

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3161.441 ; gain = 0.000 ; free physical = 2849 ; free virtual = 40783
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 19ecb430c

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3161.441 ; gain = 0.000 ; free physical = 2849 ; free virtual = 40783
Phase 4.1.1.1 BUFG Insertion | Checksum: 23da67016

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2849 ; free virtual = 40784

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=38.874. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1bbd5d351

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2849 ; free virtual = 40784

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2849 ; free virtual = 40784
Phase 4.1 Post Commit Optimization | Checksum: 1bbd5d351

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2849 ; free virtual = 40784

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bbd5d351

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2850 ; free virtual = 40784

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1bbd5d351

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2850 ; free virtual = 40784
Phase 4.3 Placer Reporting | Checksum: 1bbd5d351

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2850 ; free virtual = 40784

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3161.441 ; gain = 0.000 ; free physical = 2850 ; free virtual = 40784

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2850 ; free virtual = 40784
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2231d3454

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2850 ; free virtual = 40784
Ending Placer Task | Checksum: 1aabcad32

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3161.441 ; gain = 7.027 ; free physical = 2850 ; free virtual = 40784
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3161.441 ; gain = 0.000 ; free physical = 2873 ; free virtual = 40810
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3161.441 ; gain = 0.000 ; free physical = 2859 ; free virtual = 40794
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3161.441 ; gain = 0.000 ; free physical = 2864 ; free virtual = 40799
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3161.441 ; gain = 0.000 ; free physical = 2832 ; free virtual = 40767
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3164.246 ; gain = 2.805 ; free physical = 2827 ; free virtual = 40763
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b2593dad ConstDB: 0 ShapeSum: f8636f85 RouteDB: 0
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "fixpo[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fixpo[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fixpo[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Post Restoration Checksum: NetGraph: 14902fa0 NumContArr: 2041b3d Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 16944add

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3273.453 ; gain = 62.480 ; free physical = 2656 ; free virtual = 40607

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 16944add

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3282.453 ; gain = 71.480 ; free physical = 2621 ; free virtual = 40572

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16944add

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3282.453 ; gain = 71.480 ; free physical = 2621 ; free virtual = 40572
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 17b1ec891

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3296.336 ; gain = 85.363 ; free physical = 2618 ; free virtual = 40568
INFO: [Route 35-416] Intermediate Timing Summary | WNS=39.283 | TNS=0.000  | WHS=0.146  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 549
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 549
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: ccebf8de

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3298.336 ; gain = 87.363 ; free physical = 2617 ; free virtual = 40568

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: ccebf8de

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3298.336 ; gain = 87.363 ; free physical = 2617 ; free virtual = 40568
Phase 3 Initial Routing | Checksum: 15080b00e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3298.336 ; gain = 87.363 ; free physical = 2616 ; free virtual = 40566

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=36.817 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1daf613a0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3298.336 ; gain = 87.363 ; free physical = 2614 ; free virtual = 40565
Phase 4 Rip-up And Reroute | Checksum: 1daf613a0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3298.336 ; gain = 87.363 ; free physical = 2614 ; free virtual = 40565

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1daf613a0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3298.336 ; gain = 87.363 ; free physical = 2614 ; free virtual = 40565

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1daf613a0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3298.336 ; gain = 87.363 ; free physical = 2614 ; free virtual = 40565
Phase 5 Delay and Skew Optimization | Checksum: 1daf613a0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3298.336 ; gain = 87.363 ; free physical = 2614 ; free virtual = 40565

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c36b9155

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3298.336 ; gain = 87.363 ; free physical = 2614 ; free virtual = 40565
INFO: [Route 35-416] Intermediate Timing Summary | WNS=36.817 | TNS=0.000  | WHS=0.156  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c36b9155

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3298.336 ; gain = 87.363 ; free physical = 2614 ; free virtual = 40565
Phase 6 Post Hold Fix | Checksum: 1c36b9155

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3298.336 ; gain = 87.363 ; free physical = 2614 ; free virtual = 40565

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0729523 %
  Global Horizontal Routing Utilization  = 0.0933908 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a60339ec

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3298.336 ; gain = 87.363 ; free physical = 2614 ; free virtual = 40565

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a60339ec

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3298.336 ; gain = 87.363 ; free physical = 2612 ; free virtual = 40563

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21147b13f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3314.344 ; gain = 103.371 ; free physical = 2612 ; free virtual = 40563

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=36.817 | TNS=0.000  | WHS=0.156  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 21147b13f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3314.344 ; gain = 103.371 ; free physical = 2612 ; free virtual = 40563
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3314.344 ; gain = 103.371 ; free physical = 2650 ; free virtual = 40600

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3314.344 ; gain = 150.098 ; free physical = 2650 ; free virtual = 40600
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3314.344 ; gain = 0.000 ; free physical = 2644 ; free virtual = 40596
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 13:41:12 2023...
[Fri Mar 31 13:41:22 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:52 . Memory (MB): peak = 2976.730 ; gain = 0.000 ; free physical = 4800 ; free virtual = 42739
TIMESTAMP: HLS-REPORT: implementation open_run: 2023-03-31 13:41:22 CEST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2976.730 ; gain = 0.000 ; free physical = 4792 ; free virtual = 42731
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3192.199 ; gain = 0.000 ; free physical = 4616 ; free virtual = 42555
Restored from archive | CPU: 0.050000 secs | Memory: 0.687965 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3192.199 ; gain = 0.000 ; free physical = 4616 ; free virtual = 42555
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3192.199 ; gain = 0.000 ; free physical = 4615 ; free virtual = 42555
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2023-03-31 13:41:23 CEST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/fixed_to_float_top_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/fixed_to_float_top_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/fixed_to_float_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_route_status -file ./report/fixed_to_float_top_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/fixed_to_float_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/fixed_to_float_top_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/fixed_to_float_top_failfast_routed.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7z020clg400-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.81%  | OK     |
#  | FD                                                        | 50%       | 0.18%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 8      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/report/fixed_to_float_top_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 1 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2023-03-31 13:41:24 CEST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2023-03-31 13:41:24 CEST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2023-03-31 13:41:24 CEST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2023-03-31 13:41:24 CEST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2023-03-31 13:41:24 CEST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2023-03-31 13:41:24 CEST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2023-03-31 13:41:24 CEST
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 127 430 189 0 0 0 0 0 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_SLICE 13300 SLICE 127 AVAIL_LUT 53200 LUT 430 AVAIL_FF 106400 FF 189 AVAIL_DSP 220 DSP 0 AVAIL_BRAM 280 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 0 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /home/nghielme/PycharmProjects/thesis-project/addmul/fixed_to_float/fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/report/verilog/fixed_to_float_top_export.rpt


Implementation tool: Xilinx Vivado v.2022.2
Project:             fixed_to_float_xilinx
Solution:            fixed_to_float_xilinx_solution
Device target:       xc7z020-clg400-1
Report date:         Fri Mar 31 13:41:24 CEST 2023

#=== Post-Implementation Resource usage ===
SLICE:          127
LUT:            430
FF:             189
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     50.000
CP achieved post-synthesis:      10.676
CP achieved post-implementation: 13.182
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2023-03-31 13:41:24 CEST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=36.818409, worst hold slack (WHS)=0.156851, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2023-03-31 13:41:24 CEST
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 13:41:24 2023...
INFO: [HLS 200-802] Generated output file fixed_to_float_xilinx/fixed_to_float_xilinx_solution/impl/export.zip
WARNING: [HLS 200-484] The 'export_design -evaluate' command is deprecated and will be removed in a future release.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 106.66 seconds. CPU system time: 8.63 seconds. Elapsed time: 197.99 seconds; current allocated memory: 4.965 MB.
INFO: [HLS 200-112] Total CPU user time: 130.92 seconds. Total CPU system time: 11.37 seconds. Total elapsed time: 236.03 seconds; peak allocated memory: 832.070 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Mar 31 13:41:35 2023...
