// Seed: 1015072623
module module_0 (
    output wor   id_0,
    input  tri   id_1,
    output uwire id_2,
    output tri0  id_3
);
  assign id_3 = 1;
  assign id_2 = 1;
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input wire id_2,
    output tri0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6
);
  id_8(
      .id_0(id_2), .id_1(id_1)
  );
  wire id_9;
  module_0(
      id_3, id_1, id_3, id_3
  );
endmodule
