	component nios is
		port (
			clk_clk                         : in  std_logic                     := 'X';             -- clk
			loadvga_0_conduit_end_data      : out std_logic_vector(31 downto 0);                    -- data
			loadvga_0_conduit_end_wraddress : out std_logic_vector(5 downto 0);                     -- wraddress
			loadvga_0_conduit_end_wren      : out std_logic;                                        -- wren
			loadvga_0_conduit_end_memorySel : out std_logic;                                        -- memorySel
			rx_data_pio_export              : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			rx_ready_pio_export             : in  std_logic                     := 'X';             -- export
			rx_ready_clr_pio_export         : out std_logic                                         -- export
		);
	end component nios;

