// Seed: 1504860993
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire  id_4;
  logic id_5;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input tri1 id_2,
    output logic id_3,
    output tri1 id_4,
    output uwire id_5,
    input supply1 id_6,
    input wand id_7,
    input uwire id_8,
    input tri0 id_9,
    input tri1 id_10,
    output wor id_11,
    output tri id_12,
    input tri1 id_13,
    output tri0 id_14,
    input wor id_15,
    input wor id_16,
    input supply1 id_17,
    input tri id_18,
    input wor id_19
    , id_22,
    input wand id_20
);
  always begin : LABEL_0
    id_3 <= ~id_18;
  end
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22
  );
endmodule
