Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jan 21 21:36:36 2026
| Host         : LAPTOP-RFCDB03I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                               1           
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  512         
TIMING-18  Warning   Missing input or output delay                              2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.089       -0.435                     12                22142        0.188        0.000                      0                22142        8.870        0.000                       0                  2556  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.089       -0.435                     12                21885        0.188        0.000                      0                21885        8.870        0.000                       0                  2556  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             10.811        0.000                      0                  257        0.529        0.000                      0                  257  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack       -0.089ns,  Total Violation       -0.435ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[3]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.712ns  (logic 3.027ns (15.356%)  route 16.685ns (84.644%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=9 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 24.289 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.442     4.642    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X59Y4          FDCE                                         r  u_pc_reg/pc_reg[3]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.379     5.021 r  u_pc_reg/pc_reg[3]_replica_3/Q
                         net (fo=211, routed)         1.281     6.301    u_pc_reg/pc_wire[3]_repN_3
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.105     6.406 r  u_pc_reg/g49_b2/O
                         net (fo=1, routed)           0.478     6.884    u_pc_reg/g49_b2_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I3_O)        0.105     6.989 r  u_pc_reg/pc[31]_i_124/O
                         net (fo=1, routed)           0.000     6.989    u_pc_reg/pc[31]_i_124_n_0
    SLICE_X56Y2          MUXF7 (Prop_muxf7_I0_O)      0.173     7.162 r  u_pc_reg/pc_reg[31]_i_67/O
                         net (fo=1, routed)           0.962     8.124    u_pc_reg/pc_reg[31]_i_67_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.241     8.365 r  u_pc_reg/pc[31]_i_25/O
                         net (fo=1, routed)           1.093     9.458    u_pc_reg/pc[31]_i_25_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I3_O)        0.105     9.563 r  u_pc_reg/pc[31]_i_10/O
                         net (fo=210, routed)         0.747    10.310    u_pc_reg/inst_wire[3]
    SLICE_X46Y22         LUT5 (Prop_lut5_I4_O)        0.105    10.415 f  u_pc_reg/regs_reg_r1_0_31_0_5_i_51/O
                         net (fo=43, routed)          0.399    10.814    u_pc_reg/regs_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.105    10.919 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=32, routed)          1.062    11.980    u_regfile/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X38Y24         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105    12.085 r  u_regfile/regs_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=5, routed)           0.583    12.669    u_pc_reg/rs1_data_o0[1]
    SLICE_X37Y32         LUT4 (Prop_lut4_I3_O)        0.105    12.774 f  u_pc_reg/result_o0_carry_i_16/O
                         net (fo=6, routed)           1.036    13.810    u_pc_reg/result_o0_carry_i_16_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.105    13.915 f  u_pc_reg/ram_reg_0_255_0_0_i_75/O
                         net (fo=2, routed)           0.631    14.546    u_pc_reg/ram_reg_0_255_0_0_i_75_n_0
    SLICE_X39Y48         LUT4 (Prop_lut4_I2_O)        0.105    14.651 f  u_pc_reg/ram_reg_0_255_0_0_i_61/O
                         net (fo=2, routed)           0.557    15.207    u_pc_reg/ram_reg_0_255_0_0_i_61_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.105    15.312 r  u_pc_reg/ram_reg_0_255_0_0_i_28/O
                         net (fo=5, routed)           0.756    16.069    u_pc_reg/ram_reg_0_255_0_0_i_28_n_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I2_O)        0.105    16.174 r  u_pc_reg/g95_b24__0_i_2/O
                         net (fo=940, routed)         1.564    17.738    u_pc_reg/g95_b24__0_i_2_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I4_O)        0.105    17.843 r  u_pc_reg/g67_b28/O
                         net (fo=2, routed)           0.846    18.689    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_24_29_i_80_1
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.105    18.794 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_66/O
                         net (fo=1, routed)           0.000    18.794    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_66_n_0
    SLICE_X36Y75         MUXF7 (Prop_muxf7_I0_O)      0.199    18.993 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=2, routed)           0.736    19.728    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_28_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.250    19.978 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_112/O
                         net (fo=1, routed)           0.993    20.971    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.105    21.076 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_53/O
                         net (fo=1, routed)           0.661    21.737    u_pc_reg/bus_imem_rdata[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I0_O)        0.105    21.842 f  u_pc_reg/regs_reg_r1_0_31_6_11_i_31/O
                         net (fo=6, routed)           0.466    22.308    u_pc_reg/regs_reg_r1_0_31_6_11_i_31_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.105    22.413 r  u_pc_reg/regs_reg_r1_0_31_12_17_i_21/O
                         net (fo=16, routed)          1.038    23.451    u_pc_reg/regs_reg_r1_0_31_6_11_i_31_0
    SLICE_X39Y33         LUT5 (Prop_lut5_I3_O)        0.105    23.556 r  u_pc_reg/regs_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.797    24.353    u_regfile/regs_reg_r2_0_31_24_29/DIB0
    SLICE_X30Y22         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.248    24.289    u_regfile/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X30Y22         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism              0.166    24.455    
                         clock uncertainty           -0.035    24.419    
    SLICE_X30Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.155    24.264    u_regfile/regs_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         24.264    
                         arrival time                         -24.353    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.060ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[3]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.685ns  (logic 3.027ns (15.377%)  route 16.658ns (84.623%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=10 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 24.289 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.442     4.642    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X59Y4          FDCE                                         r  u_pc_reg/pc_reg[3]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.379     5.021 r  u_pc_reg/pc_reg[3]_replica_3/Q
                         net (fo=211, routed)         1.281     6.301    u_pc_reg/pc_wire[3]_repN_3
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.105     6.406 r  u_pc_reg/g49_b2/O
                         net (fo=1, routed)           0.478     6.884    u_pc_reg/g49_b2_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I3_O)        0.105     6.989 r  u_pc_reg/pc[31]_i_124/O
                         net (fo=1, routed)           0.000     6.989    u_pc_reg/pc[31]_i_124_n_0
    SLICE_X56Y2          MUXF7 (Prop_muxf7_I0_O)      0.173     7.162 r  u_pc_reg/pc_reg[31]_i_67/O
                         net (fo=1, routed)           0.962     8.124    u_pc_reg/pc_reg[31]_i_67_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.241     8.365 r  u_pc_reg/pc[31]_i_25/O
                         net (fo=1, routed)           1.093     9.458    u_pc_reg/pc[31]_i_25_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I3_O)        0.105     9.563 r  u_pc_reg/pc[31]_i_10/O
                         net (fo=210, routed)         0.747    10.310    u_pc_reg/inst_wire[3]
    SLICE_X46Y22         LUT5 (Prop_lut5_I4_O)        0.105    10.415 f  u_pc_reg/regs_reg_r1_0_31_0_5_i_51/O
                         net (fo=43, routed)          0.399    10.814    u_pc_reg/regs_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.105    10.919 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=32, routed)          1.062    11.980    u_regfile/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X38Y24         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105    12.085 r  u_regfile/regs_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=5, routed)           0.583    12.669    u_pc_reg/rs1_data_o0[1]
    SLICE_X37Y32         LUT4 (Prop_lut4_I3_O)        0.105    12.774 f  u_pc_reg/result_o0_carry_i_16/O
                         net (fo=6, routed)           1.036    13.810    u_pc_reg/result_o0_carry_i_16_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.105    13.915 f  u_pc_reg/ram_reg_0_255_0_0_i_75/O
                         net (fo=2, routed)           0.631    14.546    u_pc_reg/ram_reg_0_255_0_0_i_75_n_0
    SLICE_X39Y48         LUT4 (Prop_lut4_I2_O)        0.105    14.651 f  u_pc_reg/ram_reg_0_255_0_0_i_61/O
                         net (fo=2, routed)           0.557    15.207    u_pc_reg/ram_reg_0_255_0_0_i_61_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.105    15.312 r  u_pc_reg/ram_reg_0_255_0_0_i_28/O
                         net (fo=5, routed)           0.756    16.069    u_pc_reg/ram_reg_0_255_0_0_i_28_n_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I2_O)        0.105    16.174 r  u_pc_reg/g95_b24__0_i_2/O
                         net (fo=940, routed)         1.564    17.738    u_pc_reg/g95_b24__0_i_2_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I4_O)        0.105    17.843 r  u_pc_reg/g67_b28/O
                         net (fo=2, routed)           0.846    18.689    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_24_29_i_80_1
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.105    18.794 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_66/O
                         net (fo=1, routed)           0.000    18.794    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_66_n_0
    SLICE_X36Y75         MUXF7 (Prop_muxf7_I0_O)      0.199    18.993 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=2, routed)           0.736    19.728    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_28_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.250    19.978 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_112/O
                         net (fo=1, routed)           0.993    20.971    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.105    21.076 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_53/O
                         net (fo=1, routed)           0.661    21.737    u_pc_reg/bus_imem_rdata[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I0_O)        0.105    21.842 f  u_pc_reg/regs_reg_r1_0_31_6_11_i_31/O
                         net (fo=6, routed)           0.867    22.709    u_pc_reg/regs_reg_r1_0_31_6_11_i_31_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.105    22.814 f  u_pc_reg/regs_reg_r1_0_31_6_11_i_7/O
                         net (fo=1, routed)           0.220    23.033    u_pc_reg/regs_reg_r1_0_31_6_11_i_7_n_0
    SLICE_X48Y43         LUT5 (Prop_lut5_I1_O)        0.105    23.138 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           1.188    24.326    u_regfile/regs_reg_r1_0_31_6_11/DIA1
    SLICE_X38Y22         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.248    24.289    u_regfile/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X38Y22         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.226    24.515    
                         clock uncertainty           -0.035    24.479    
    SLICE_X38Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.213    24.266    u_regfile/regs_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         24.266    
                         arrival time                         -24.326    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.055ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[3]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.615ns  (logic 3.027ns (15.432%)  route 16.588ns (84.568%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=10 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 24.284 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.442     4.642    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X59Y4          FDCE                                         r  u_pc_reg/pc_reg[3]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.379     5.021 r  u_pc_reg/pc_reg[3]_replica_3/Q
                         net (fo=211, routed)         1.281     6.301    u_pc_reg/pc_wire[3]_repN_3
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.105     6.406 r  u_pc_reg/g49_b2/O
                         net (fo=1, routed)           0.478     6.884    u_pc_reg/g49_b2_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I3_O)        0.105     6.989 r  u_pc_reg/pc[31]_i_124/O
                         net (fo=1, routed)           0.000     6.989    u_pc_reg/pc[31]_i_124_n_0
    SLICE_X56Y2          MUXF7 (Prop_muxf7_I0_O)      0.173     7.162 r  u_pc_reg/pc_reg[31]_i_67/O
                         net (fo=1, routed)           0.962     8.124    u_pc_reg/pc_reg[31]_i_67_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.241     8.365 r  u_pc_reg/pc[31]_i_25/O
                         net (fo=1, routed)           1.093     9.458    u_pc_reg/pc[31]_i_25_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I3_O)        0.105     9.563 r  u_pc_reg/pc[31]_i_10/O
                         net (fo=210, routed)         0.747    10.310    u_pc_reg/inst_wire[3]
    SLICE_X46Y22         LUT5 (Prop_lut5_I4_O)        0.105    10.415 f  u_pc_reg/regs_reg_r1_0_31_0_5_i_51/O
                         net (fo=43, routed)          0.399    10.814    u_pc_reg/regs_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.105    10.919 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=32, routed)          1.062    11.980    u_regfile/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X38Y24         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105    12.085 r  u_regfile/regs_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=5, routed)           0.583    12.669    u_pc_reg/rs1_data_o0[1]
    SLICE_X37Y32         LUT4 (Prop_lut4_I3_O)        0.105    12.774 f  u_pc_reg/result_o0_carry_i_16/O
                         net (fo=6, routed)           1.036    13.810    u_pc_reg/result_o0_carry_i_16_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.105    13.915 f  u_pc_reg/ram_reg_0_255_0_0_i_75/O
                         net (fo=2, routed)           0.631    14.546    u_pc_reg/ram_reg_0_255_0_0_i_75_n_0
    SLICE_X39Y48         LUT4 (Prop_lut4_I2_O)        0.105    14.651 f  u_pc_reg/ram_reg_0_255_0_0_i_61/O
                         net (fo=2, routed)           0.557    15.207    u_pc_reg/ram_reg_0_255_0_0_i_61_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.105    15.312 r  u_pc_reg/ram_reg_0_255_0_0_i_28/O
                         net (fo=5, routed)           0.756    16.069    u_pc_reg/ram_reg_0_255_0_0_i_28_n_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I2_O)        0.105    16.174 r  u_pc_reg/g95_b24__0_i_2/O
                         net (fo=940, routed)         1.564    17.738    u_pc_reg/g95_b24__0_i_2_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I4_O)        0.105    17.843 r  u_pc_reg/g67_b28/O
                         net (fo=2, routed)           0.846    18.689    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_24_29_i_80_1
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.105    18.794 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_66/O
                         net (fo=1, routed)           0.000    18.794    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_66_n_0
    SLICE_X36Y75         MUXF7 (Prop_muxf7_I0_O)      0.199    18.993 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=2, routed)           0.736    19.728    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_28_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.250    19.978 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_112/O
                         net (fo=1, routed)           0.993    20.971    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.105    21.076 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_53/O
                         net (fo=1, routed)           0.661    21.737    u_pc_reg/bus_imem_rdata[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I0_O)        0.105    21.842 f  u_pc_reg/regs_reg_r1_0_31_6_11_i_31/O
                         net (fo=6, routed)           0.473    22.315    u_pc_reg/regs_reg_r1_0_31_6_11_i_31_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I3_O)        0.105    22.420 f  u_pc_reg/regs_reg_r1_0_31_6_11_i_15/O
                         net (fo=19, routed)          0.897    23.317    u_pc_reg/pc_reg[14]_2
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.105    23.422 r  u_pc_reg/regs_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.834    24.256    u_regfile/regs_reg_r1_0_31_18_23/DIA1
    SLICE_X34Y26         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.243    24.284    u_regfile/regs_reg_r1_0_31_18_23/WCLK
    SLICE_X34Y26         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.166    24.450    
                         clock uncertainty           -0.035    24.414    
    SLICE_X34Y26         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.213    24.201    u_regfile/regs_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         24.201    
                         arrival time                         -24.256    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.048ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[3]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.613ns  (logic 3.027ns (15.434%)  route 16.586ns (84.566%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=9 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 24.289 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.442     4.642    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X59Y4          FDCE                                         r  u_pc_reg/pc_reg[3]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.379     5.021 r  u_pc_reg/pc_reg[3]_replica_3/Q
                         net (fo=211, routed)         1.281     6.301    u_pc_reg/pc_wire[3]_repN_3
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.105     6.406 r  u_pc_reg/g49_b2/O
                         net (fo=1, routed)           0.478     6.884    u_pc_reg/g49_b2_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I3_O)        0.105     6.989 r  u_pc_reg/pc[31]_i_124/O
                         net (fo=1, routed)           0.000     6.989    u_pc_reg/pc[31]_i_124_n_0
    SLICE_X56Y2          MUXF7 (Prop_muxf7_I0_O)      0.173     7.162 r  u_pc_reg/pc_reg[31]_i_67/O
                         net (fo=1, routed)           0.962     8.124    u_pc_reg/pc_reg[31]_i_67_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.241     8.365 r  u_pc_reg/pc[31]_i_25/O
                         net (fo=1, routed)           1.093     9.458    u_pc_reg/pc[31]_i_25_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I3_O)        0.105     9.563 r  u_pc_reg/pc[31]_i_10/O
                         net (fo=210, routed)         0.747    10.310    u_pc_reg/inst_wire[3]
    SLICE_X46Y22         LUT5 (Prop_lut5_I4_O)        0.105    10.415 f  u_pc_reg/regs_reg_r1_0_31_0_5_i_51/O
                         net (fo=43, routed)          0.399    10.814    u_pc_reg/regs_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.105    10.919 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=32, routed)          1.062    11.980    u_regfile/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X38Y24         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105    12.085 r  u_regfile/regs_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=5, routed)           0.583    12.669    u_pc_reg/rs1_data_o0[1]
    SLICE_X37Y32         LUT4 (Prop_lut4_I3_O)        0.105    12.774 f  u_pc_reg/result_o0_carry_i_16/O
                         net (fo=6, routed)           1.036    13.810    u_pc_reg/result_o0_carry_i_16_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.105    13.915 f  u_pc_reg/ram_reg_0_255_0_0_i_75/O
                         net (fo=2, routed)           0.631    14.546    u_pc_reg/ram_reg_0_255_0_0_i_75_n_0
    SLICE_X39Y48         LUT4 (Prop_lut4_I2_O)        0.105    14.651 f  u_pc_reg/ram_reg_0_255_0_0_i_61/O
                         net (fo=2, routed)           0.557    15.207    u_pc_reg/ram_reg_0_255_0_0_i_61_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.105    15.312 r  u_pc_reg/ram_reg_0_255_0_0_i_28/O
                         net (fo=5, routed)           0.756    16.069    u_pc_reg/ram_reg_0_255_0_0_i_28_n_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I2_O)        0.105    16.174 r  u_pc_reg/g95_b24__0_i_2/O
                         net (fo=940, routed)         1.564    17.738    u_pc_reg/g95_b24__0_i_2_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I4_O)        0.105    17.843 r  u_pc_reg/g67_b28/O
                         net (fo=2, routed)           0.846    18.689    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_24_29_i_80_1
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.105    18.794 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_66/O
                         net (fo=1, routed)           0.000    18.794    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_66_n_0
    SLICE_X36Y75         MUXF7 (Prop_muxf7_I0_O)      0.199    18.993 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=2, routed)           0.736    19.728    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_28_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.250    19.978 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_112/O
                         net (fo=1, routed)           0.993    20.971    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.105    21.076 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_53/O
                         net (fo=1, routed)           0.661    21.737    u_pc_reg/bus_imem_rdata[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I0_O)        0.105    21.842 f  u_pc_reg/regs_reg_r1_0_31_6_11_i_31/O
                         net (fo=6, routed)           0.466    22.308    u_pc_reg/regs_reg_r1_0_31_6_11_i_31_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.105    22.413 r  u_pc_reg/regs_reg_r1_0_31_12_17_i_21/O
                         net (fo=16, routed)          0.725    23.138    u_pc_reg/regs_reg_r1_0_31_6_11_i_31_0
    SLICE_X44Y40         LUT5 (Prop_lut5_I3_O)        0.105    23.243 r  u_pc_reg/regs_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           1.011    24.254    u_regfile/regs_reg_r2_0_31_24_29/DIA1
    SLICE_X30Y22         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.248    24.289    u_regfile/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X30Y22         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.166    24.455    
                         clock uncertainty           -0.035    24.419    
    SLICE_X30Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.213    24.206    u_regfile/regs_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         24.206    
                         arrival time                         -24.255    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.045ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[3]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.616ns  (logic 3.027ns (15.432%)  route 16.589ns (84.568%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=9 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 24.289 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.442     4.642    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X59Y4          FDCE                                         r  u_pc_reg/pc_reg[3]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.379     5.021 r  u_pc_reg/pc_reg[3]_replica_3/Q
                         net (fo=211, routed)         1.281     6.301    u_pc_reg/pc_wire[3]_repN_3
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.105     6.406 r  u_pc_reg/g49_b2/O
                         net (fo=1, routed)           0.478     6.884    u_pc_reg/g49_b2_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I3_O)        0.105     6.989 r  u_pc_reg/pc[31]_i_124/O
                         net (fo=1, routed)           0.000     6.989    u_pc_reg/pc[31]_i_124_n_0
    SLICE_X56Y2          MUXF7 (Prop_muxf7_I0_O)      0.173     7.162 r  u_pc_reg/pc_reg[31]_i_67/O
                         net (fo=1, routed)           0.962     8.124    u_pc_reg/pc_reg[31]_i_67_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.241     8.365 r  u_pc_reg/pc[31]_i_25/O
                         net (fo=1, routed)           1.093     9.458    u_pc_reg/pc[31]_i_25_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I3_O)        0.105     9.563 r  u_pc_reg/pc[31]_i_10/O
                         net (fo=210, routed)         0.747    10.310    u_pc_reg/inst_wire[3]
    SLICE_X46Y22         LUT5 (Prop_lut5_I4_O)        0.105    10.415 f  u_pc_reg/regs_reg_r1_0_31_0_5_i_51/O
                         net (fo=43, routed)          0.399    10.814    u_pc_reg/regs_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.105    10.919 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=32, routed)          1.062    11.980    u_regfile/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X38Y24         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105    12.085 r  u_regfile/regs_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=5, routed)           0.583    12.669    u_pc_reg/rs1_data_o0[1]
    SLICE_X37Y32         LUT4 (Prop_lut4_I3_O)        0.105    12.774 f  u_pc_reg/result_o0_carry_i_16/O
                         net (fo=6, routed)           1.036    13.810    u_pc_reg/result_o0_carry_i_16_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.105    13.915 f  u_pc_reg/ram_reg_0_255_0_0_i_75/O
                         net (fo=2, routed)           0.631    14.546    u_pc_reg/ram_reg_0_255_0_0_i_75_n_0
    SLICE_X39Y48         LUT4 (Prop_lut4_I2_O)        0.105    14.651 f  u_pc_reg/ram_reg_0_255_0_0_i_61/O
                         net (fo=2, routed)           0.557    15.207    u_pc_reg/ram_reg_0_255_0_0_i_61_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.105    15.312 r  u_pc_reg/ram_reg_0_255_0_0_i_28/O
                         net (fo=5, routed)           0.756    16.069    u_pc_reg/ram_reg_0_255_0_0_i_28_n_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I2_O)        0.105    16.174 r  u_pc_reg/g95_b24__0_i_2/O
                         net (fo=940, routed)         1.564    17.738    u_pc_reg/g95_b24__0_i_2_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I4_O)        0.105    17.843 r  u_pc_reg/g67_b28/O
                         net (fo=2, routed)           0.846    18.689    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_24_29_i_80_1
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.105    18.794 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_66/O
                         net (fo=1, routed)           0.000    18.794    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_66_n_0
    SLICE_X36Y75         MUXF7 (Prop_muxf7_I0_O)      0.199    18.993 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=2, routed)           0.736    19.728    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_28_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.250    19.978 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_112/O
                         net (fo=1, routed)           0.993    20.971    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.105    21.076 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_53/O
                         net (fo=1, routed)           0.661    21.737    u_pc_reg/bus_imem_rdata[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I0_O)        0.105    21.842 f  u_pc_reg/regs_reg_r1_0_31_6_11_i_31/O
                         net (fo=6, routed)           0.466    22.308    u_pc_reg/regs_reg_r1_0_31_6_11_i_31_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.105    22.413 r  u_pc_reg/regs_reg_r1_0_31_12_17_i_21/O
                         net (fo=16, routed)          0.611    23.024    u_pc_reg/regs_reg_r1_0_31_6_11_i_31_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I3_O)        0.105    23.129 r  u_pc_reg/regs_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           1.128    24.257    u_regfile/regs_reg_r2_0_31_24_29/DIC1
    SLICE_X30Y22         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.248    24.289    u_regfile/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X30Y22         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.166    24.455    
                         clock uncertainty           -0.035    24.419    
    SLICE_X30Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.207    24.212    u_regfile/regs_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         24.212    
                         arrival time                         -24.257    
  -------------------------------------------------------------------
                         slack                                 -0.045    

Slack (VIOLATED) :        -0.040ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[3]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.684ns  (logic 3.027ns (15.378%)  route 16.657ns (84.622%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=10 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 24.289 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.442     4.642    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X59Y4          FDCE                                         r  u_pc_reg/pc_reg[3]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.379     5.021 r  u_pc_reg/pc_reg[3]_replica_3/Q
                         net (fo=211, routed)         1.281     6.301    u_pc_reg/pc_wire[3]_repN_3
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.105     6.406 r  u_pc_reg/g49_b2/O
                         net (fo=1, routed)           0.478     6.884    u_pc_reg/g49_b2_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I3_O)        0.105     6.989 r  u_pc_reg/pc[31]_i_124/O
                         net (fo=1, routed)           0.000     6.989    u_pc_reg/pc[31]_i_124_n_0
    SLICE_X56Y2          MUXF7 (Prop_muxf7_I0_O)      0.173     7.162 r  u_pc_reg/pc_reg[31]_i_67/O
                         net (fo=1, routed)           0.962     8.124    u_pc_reg/pc_reg[31]_i_67_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.241     8.365 r  u_pc_reg/pc[31]_i_25/O
                         net (fo=1, routed)           1.093     9.458    u_pc_reg/pc[31]_i_25_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I3_O)        0.105     9.563 r  u_pc_reg/pc[31]_i_10/O
                         net (fo=210, routed)         0.747    10.310    u_pc_reg/inst_wire[3]
    SLICE_X46Y22         LUT5 (Prop_lut5_I4_O)        0.105    10.415 f  u_pc_reg/regs_reg_r1_0_31_0_5_i_51/O
                         net (fo=43, routed)          0.399    10.814    u_pc_reg/regs_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.105    10.919 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=32, routed)          1.062    11.980    u_regfile/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X38Y24         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105    12.085 r  u_regfile/regs_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=5, routed)           0.583    12.669    u_pc_reg/rs1_data_o0[1]
    SLICE_X37Y32         LUT4 (Prop_lut4_I3_O)        0.105    12.774 f  u_pc_reg/result_o0_carry_i_16/O
                         net (fo=6, routed)           1.036    13.810    u_pc_reg/result_o0_carry_i_16_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.105    13.915 f  u_pc_reg/ram_reg_0_255_0_0_i_75/O
                         net (fo=2, routed)           0.631    14.546    u_pc_reg/ram_reg_0_255_0_0_i_75_n_0
    SLICE_X39Y48         LUT4 (Prop_lut4_I2_O)        0.105    14.651 f  u_pc_reg/ram_reg_0_255_0_0_i_61/O
                         net (fo=2, routed)           0.557    15.207    u_pc_reg/ram_reg_0_255_0_0_i_61_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.105    15.312 r  u_pc_reg/ram_reg_0_255_0_0_i_28/O
                         net (fo=5, routed)           0.756    16.069    u_pc_reg/ram_reg_0_255_0_0_i_28_n_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I2_O)        0.105    16.174 r  u_pc_reg/g95_b24__0_i_2/O
                         net (fo=940, routed)         1.564    17.738    u_pc_reg/g95_b24__0_i_2_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I4_O)        0.105    17.843 r  u_pc_reg/g67_b28/O
                         net (fo=2, routed)           0.846    18.689    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_24_29_i_80_1
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.105    18.794 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_66/O
                         net (fo=1, routed)           0.000    18.794    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_66_n_0
    SLICE_X36Y75         MUXF7 (Prop_muxf7_I0_O)      0.199    18.993 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=2, routed)           0.736    19.728    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_28_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.250    19.978 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_112/O
                         net (fo=1, routed)           0.993    20.971    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.105    21.076 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_53/O
                         net (fo=1, routed)           0.661    21.737    u_pc_reg/bus_imem_rdata[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I0_O)        0.105    21.842 f  u_pc_reg/regs_reg_r1_0_31_6_11_i_31/O
                         net (fo=6, routed)           0.473    22.315    u_pc_reg/regs_reg_r1_0_31_6_11_i_31_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I3_O)        0.105    22.420 f  u_pc_reg/regs_reg_r1_0_31_6_11_i_15/O
                         net (fo=19, routed)          1.013    23.433    u_pc_reg/pc_reg[14]_2
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.105    23.538 r  u_pc_reg/regs_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.788    24.325    u_regfile/regs_reg_r2_0_31_24_29/DIA0
    SLICE_X30Y22         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.248    24.289    u_regfile/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X30Y22         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.166    24.455    
                         clock uncertainty           -0.035    24.419    
    SLICE_X30Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.134    24.285    u_regfile/regs_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         24.285    
                         arrival time                         -24.325    
  -------------------------------------------------------------------
                         slack                                 -0.040    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[3]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r1_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.648ns  (logic 3.027ns (15.406%)  route 16.621ns (84.594%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=10 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 24.286 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.442     4.642    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X59Y4          FDCE                                         r  u_pc_reg/pc_reg[3]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.379     5.021 r  u_pc_reg/pc_reg[3]_replica_3/Q
                         net (fo=211, routed)         1.281     6.301    u_pc_reg/pc_wire[3]_repN_3
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.105     6.406 r  u_pc_reg/g49_b2/O
                         net (fo=1, routed)           0.478     6.884    u_pc_reg/g49_b2_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I3_O)        0.105     6.989 r  u_pc_reg/pc[31]_i_124/O
                         net (fo=1, routed)           0.000     6.989    u_pc_reg/pc[31]_i_124_n_0
    SLICE_X56Y2          MUXF7 (Prop_muxf7_I0_O)      0.173     7.162 r  u_pc_reg/pc_reg[31]_i_67/O
                         net (fo=1, routed)           0.962     8.124    u_pc_reg/pc_reg[31]_i_67_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.241     8.365 r  u_pc_reg/pc[31]_i_25/O
                         net (fo=1, routed)           1.093     9.458    u_pc_reg/pc[31]_i_25_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I3_O)        0.105     9.563 r  u_pc_reg/pc[31]_i_10/O
                         net (fo=210, routed)         0.747    10.310    u_pc_reg/inst_wire[3]
    SLICE_X46Y22         LUT5 (Prop_lut5_I4_O)        0.105    10.415 f  u_pc_reg/regs_reg_r1_0_31_0_5_i_51/O
                         net (fo=43, routed)          0.399    10.814    u_pc_reg/regs_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.105    10.919 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=32, routed)          1.062    11.980    u_regfile/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X38Y24         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105    12.085 r  u_regfile/regs_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=5, routed)           0.583    12.669    u_pc_reg/rs1_data_o0[1]
    SLICE_X37Y32         LUT4 (Prop_lut4_I3_O)        0.105    12.774 f  u_pc_reg/result_o0_carry_i_16/O
                         net (fo=6, routed)           1.036    13.810    u_pc_reg/result_o0_carry_i_16_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.105    13.915 f  u_pc_reg/ram_reg_0_255_0_0_i_75/O
                         net (fo=2, routed)           0.631    14.546    u_pc_reg/ram_reg_0_255_0_0_i_75_n_0
    SLICE_X39Y48         LUT4 (Prop_lut4_I2_O)        0.105    14.651 f  u_pc_reg/ram_reg_0_255_0_0_i_61/O
                         net (fo=2, routed)           0.557    15.207    u_pc_reg/ram_reg_0_255_0_0_i_61_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.105    15.312 r  u_pc_reg/ram_reg_0_255_0_0_i_28/O
                         net (fo=5, routed)           0.756    16.069    u_pc_reg/ram_reg_0_255_0_0_i_28_n_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I2_O)        0.105    16.174 r  u_pc_reg/g95_b24__0_i_2/O
                         net (fo=940, routed)         1.564    17.738    u_pc_reg/g95_b24__0_i_2_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I4_O)        0.105    17.843 r  u_pc_reg/g67_b28/O
                         net (fo=2, routed)           0.846    18.689    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_24_29_i_80_1
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.105    18.794 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_66/O
                         net (fo=1, routed)           0.000    18.794    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_66_n_0
    SLICE_X36Y75         MUXF7 (Prop_muxf7_I0_O)      0.199    18.993 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=2, routed)           0.736    19.728    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_28_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.250    19.978 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_112/O
                         net (fo=1, routed)           0.993    20.971    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.105    21.076 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_53/O
                         net (fo=1, routed)           0.661    21.737    u_pc_reg/bus_imem_rdata[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I0_O)        0.105    21.842 f  u_pc_reg/regs_reg_r1_0_31_6_11_i_31/O
                         net (fo=6, routed)           0.714    22.556    u_pc_reg/regs_reg_r1_0_31_6_11_i_31_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I2_O)        0.105    22.661 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_29/O
                         net (fo=4, routed)           0.695    23.356    u_pc_reg/regs_reg_r1_0_31_6_11_i_29_n_0
    SLICE_X49Y34         LUT6 (Prop_lut6_I1_O)        0.105    23.461 r  u_pc_reg/regs_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.828    24.289    u_regfile/regs_reg_r1_0_31_12_17/DIB0
    SLICE_X34Y27         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.245    24.286    u_regfile/regs_reg_r1_0_31_12_17/WCLK
    SLICE_X34Y27         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism              0.166    24.452    
                         clock uncertainty           -0.035    24.416    
    SLICE_X34Y27         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.155    24.261    u_regfile/regs_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         24.261    
                         arrival time                         -24.289    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[3]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.609ns  (logic 3.027ns (15.437%)  route 16.582ns (84.564%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=10 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 24.284 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.442     4.642    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X59Y4          FDCE                                         r  u_pc_reg/pc_reg[3]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.379     5.021 r  u_pc_reg/pc_reg[3]_replica_3/Q
                         net (fo=211, routed)         1.281     6.301    u_pc_reg/pc_wire[3]_repN_3
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.105     6.406 r  u_pc_reg/g49_b2/O
                         net (fo=1, routed)           0.478     6.884    u_pc_reg/g49_b2_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I3_O)        0.105     6.989 r  u_pc_reg/pc[31]_i_124/O
                         net (fo=1, routed)           0.000     6.989    u_pc_reg/pc[31]_i_124_n_0
    SLICE_X56Y2          MUXF7 (Prop_muxf7_I0_O)      0.173     7.162 r  u_pc_reg/pc_reg[31]_i_67/O
                         net (fo=1, routed)           0.962     8.124    u_pc_reg/pc_reg[31]_i_67_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.241     8.365 r  u_pc_reg/pc[31]_i_25/O
                         net (fo=1, routed)           1.093     9.458    u_pc_reg/pc[31]_i_25_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I3_O)        0.105     9.563 r  u_pc_reg/pc[31]_i_10/O
                         net (fo=210, routed)         0.747    10.310    u_pc_reg/inst_wire[3]
    SLICE_X46Y22         LUT5 (Prop_lut5_I4_O)        0.105    10.415 f  u_pc_reg/regs_reg_r1_0_31_0_5_i_51/O
                         net (fo=43, routed)          0.399    10.814    u_pc_reg/regs_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.105    10.919 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=32, routed)          1.062    11.980    u_regfile/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X38Y24         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105    12.085 r  u_regfile/regs_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=5, routed)           0.583    12.669    u_pc_reg/rs1_data_o0[1]
    SLICE_X37Y32         LUT4 (Prop_lut4_I3_O)        0.105    12.774 f  u_pc_reg/result_o0_carry_i_16/O
                         net (fo=6, routed)           1.036    13.810    u_pc_reg/result_o0_carry_i_16_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.105    13.915 f  u_pc_reg/ram_reg_0_255_0_0_i_75/O
                         net (fo=2, routed)           0.631    14.546    u_pc_reg/ram_reg_0_255_0_0_i_75_n_0
    SLICE_X39Y48         LUT4 (Prop_lut4_I2_O)        0.105    14.651 f  u_pc_reg/ram_reg_0_255_0_0_i_61/O
                         net (fo=2, routed)           0.557    15.207    u_pc_reg/ram_reg_0_255_0_0_i_61_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.105    15.312 r  u_pc_reg/ram_reg_0_255_0_0_i_28/O
                         net (fo=5, routed)           0.756    16.069    u_pc_reg/ram_reg_0_255_0_0_i_28_n_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I2_O)        0.105    16.174 r  u_pc_reg/g95_b24__0_i_2/O
                         net (fo=940, routed)         1.564    17.738    u_pc_reg/g95_b24__0_i_2_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I4_O)        0.105    17.843 r  u_pc_reg/g67_b28/O
                         net (fo=2, routed)           0.846    18.689    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_24_29_i_80_1
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.105    18.794 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_66/O
                         net (fo=1, routed)           0.000    18.794    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_66_n_0
    SLICE_X36Y75         MUXF7 (Prop_muxf7_I0_O)      0.199    18.993 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=2, routed)           0.736    19.728    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_28_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.250    19.978 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_112/O
                         net (fo=1, routed)           0.993    20.971    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.105    21.076 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_53/O
                         net (fo=1, routed)           0.661    21.737    u_pc_reg/bus_imem_rdata[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I0_O)        0.105    21.842 f  u_pc_reg/regs_reg_r1_0_31_6_11_i_31/O
                         net (fo=6, routed)           0.473    22.315    u_pc_reg/regs_reg_r1_0_31_6_11_i_31_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I3_O)        0.105    22.420 f  u_pc_reg/regs_reg_r1_0_31_6_11_i_15/O
                         net (fo=19, routed)          0.984    23.404    u_pc_reg/pc_reg[14]_2
    SLICE_X45Y37         LUT5 (Prop_lut5_I4_O)        0.105    23.509 r  u_pc_reg/regs_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.742    24.251    u_regfile/regs_reg_r1_0_31_18_23/DIB1
    SLICE_X34Y26         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.243    24.284    u_regfile/regs_reg_r1_0_31_18_23/WCLK
    SLICE_X34Y26         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.166    24.450    
                         clock uncertainty           -0.035    24.414    
    SLICE_X34Y26         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189    24.225    u_regfile/regs_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         24.225    
                         arrival time                         -24.251    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.018ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[3]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.655ns  (logic 3.027ns (15.400%)  route 16.628ns (84.600%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=10 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 24.283 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.442     4.642    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X59Y4          FDCE                                         r  u_pc_reg/pc_reg[3]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.379     5.021 r  u_pc_reg/pc_reg[3]_replica_3/Q
                         net (fo=211, routed)         1.281     6.301    u_pc_reg/pc_wire[3]_repN_3
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.105     6.406 r  u_pc_reg/g49_b2/O
                         net (fo=1, routed)           0.478     6.884    u_pc_reg/g49_b2_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I3_O)        0.105     6.989 r  u_pc_reg/pc[31]_i_124/O
                         net (fo=1, routed)           0.000     6.989    u_pc_reg/pc[31]_i_124_n_0
    SLICE_X56Y2          MUXF7 (Prop_muxf7_I0_O)      0.173     7.162 r  u_pc_reg/pc_reg[31]_i_67/O
                         net (fo=1, routed)           0.962     8.124    u_pc_reg/pc_reg[31]_i_67_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.241     8.365 r  u_pc_reg/pc[31]_i_25/O
                         net (fo=1, routed)           1.093     9.458    u_pc_reg/pc[31]_i_25_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I3_O)        0.105     9.563 r  u_pc_reg/pc[31]_i_10/O
                         net (fo=210, routed)         0.747    10.310    u_pc_reg/inst_wire[3]
    SLICE_X46Y22         LUT5 (Prop_lut5_I4_O)        0.105    10.415 f  u_pc_reg/regs_reg_r1_0_31_0_5_i_51/O
                         net (fo=43, routed)          0.399    10.814    u_pc_reg/regs_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.105    10.919 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=32, routed)          1.062    11.980    u_regfile/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X38Y24         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105    12.085 r  u_regfile/regs_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=5, routed)           0.583    12.669    u_pc_reg/rs1_data_o0[1]
    SLICE_X37Y32         LUT4 (Prop_lut4_I3_O)        0.105    12.774 f  u_pc_reg/result_o0_carry_i_16/O
                         net (fo=6, routed)           1.036    13.810    u_pc_reg/result_o0_carry_i_16_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.105    13.915 f  u_pc_reg/ram_reg_0_255_0_0_i_75/O
                         net (fo=2, routed)           0.631    14.546    u_pc_reg/ram_reg_0_255_0_0_i_75_n_0
    SLICE_X39Y48         LUT4 (Prop_lut4_I2_O)        0.105    14.651 f  u_pc_reg/ram_reg_0_255_0_0_i_61/O
                         net (fo=2, routed)           0.557    15.207    u_pc_reg/ram_reg_0_255_0_0_i_61_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.105    15.312 r  u_pc_reg/ram_reg_0_255_0_0_i_28/O
                         net (fo=5, routed)           0.756    16.069    u_pc_reg/ram_reg_0_255_0_0_i_28_n_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I2_O)        0.105    16.174 r  u_pc_reg/g95_b24__0_i_2/O
                         net (fo=940, routed)         1.564    17.738    u_pc_reg/g95_b24__0_i_2_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I4_O)        0.105    17.843 r  u_pc_reg/g67_b28/O
                         net (fo=2, routed)           0.846    18.689    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_24_29_i_80_1
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.105    18.794 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_66/O
                         net (fo=1, routed)           0.000    18.794    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_66_n_0
    SLICE_X36Y75         MUXF7 (Prop_muxf7_I0_O)      0.199    18.993 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=2, routed)           0.736    19.728    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_28_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.250    19.978 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_112/O
                         net (fo=1, routed)           0.993    20.971    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.105    21.076 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_53/O
                         net (fo=1, routed)           0.661    21.737    u_pc_reg/bus_imem_rdata[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I0_O)        0.105    21.842 f  u_pc_reg/regs_reg_r1_0_31_6_11_i_31/O
                         net (fo=6, routed)           0.473    22.315    u_pc_reg/regs_reg_r1_0_31_6_11_i_31_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I3_O)        0.105    22.420 f  u_pc_reg/regs_reg_r1_0_31_6_11_i_15/O
                         net (fo=19, routed)          1.013    23.433    u_pc_reg/pc_reg[14]_2
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.105    23.538 r  u_pc_reg/regs_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.759    24.297    u_regfile/regs_reg_r1_0_31_24_29/DIA0
    SLICE_X34Y25         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.242    24.283    u_regfile/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X34Y25         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.166    24.449    
                         clock uncertainty           -0.035    24.413    
    SLICE_X34Y25         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.134    24.279    u_regfile/regs_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         24.279    
                         arrival time                         -24.297    
  -------------------------------------------------------------------
                         slack                                 -0.018    

Slack (VIOLATED) :        -0.017ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[3]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.634ns  (logic 3.027ns (15.417%)  route 16.607ns (84.583%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=9 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 24.283 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.442     4.642    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X59Y4          FDCE                                         r  u_pc_reg/pc_reg[3]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.379     5.021 r  u_pc_reg/pc_reg[3]_replica_3/Q
                         net (fo=211, routed)         1.281     6.301    u_pc_reg/pc_wire[3]_repN_3
    SLICE_X57Y0          LUT6 (Prop_lut6_I1_O)        0.105     6.406 r  u_pc_reg/g49_b2/O
                         net (fo=1, routed)           0.478     6.884    u_pc_reg/g49_b2_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I3_O)        0.105     6.989 r  u_pc_reg/pc[31]_i_124/O
                         net (fo=1, routed)           0.000     6.989    u_pc_reg/pc[31]_i_124_n_0
    SLICE_X56Y2          MUXF7 (Prop_muxf7_I0_O)      0.173     7.162 r  u_pc_reg/pc_reg[31]_i_67/O
                         net (fo=1, routed)           0.962     8.124    u_pc_reg/pc_reg[31]_i_67_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.241     8.365 r  u_pc_reg/pc[31]_i_25/O
                         net (fo=1, routed)           1.093     9.458    u_pc_reg/pc[31]_i_25_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I3_O)        0.105     9.563 r  u_pc_reg/pc[31]_i_10/O
                         net (fo=210, routed)         0.747    10.310    u_pc_reg/inst_wire[3]
    SLICE_X46Y22         LUT5 (Prop_lut5_I4_O)        0.105    10.415 f  u_pc_reg/regs_reg_r1_0_31_0_5_i_51/O
                         net (fo=43, routed)          0.399    10.814    u_pc_reg/regs_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.105    10.919 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=32, routed)          1.062    11.980    u_regfile/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X38Y24         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105    12.085 r  u_regfile/regs_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=5, routed)           0.583    12.669    u_pc_reg/rs1_data_o0[1]
    SLICE_X37Y32         LUT4 (Prop_lut4_I3_O)        0.105    12.774 f  u_pc_reg/result_o0_carry_i_16/O
                         net (fo=6, routed)           1.036    13.810    u_pc_reg/result_o0_carry_i_16_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.105    13.915 f  u_pc_reg/ram_reg_0_255_0_0_i_75/O
                         net (fo=2, routed)           0.631    14.546    u_pc_reg/ram_reg_0_255_0_0_i_75_n_0
    SLICE_X39Y48         LUT4 (Prop_lut4_I2_O)        0.105    14.651 f  u_pc_reg/ram_reg_0_255_0_0_i_61/O
                         net (fo=2, routed)           0.557    15.207    u_pc_reg/ram_reg_0_255_0_0_i_61_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.105    15.312 r  u_pc_reg/ram_reg_0_255_0_0_i_28/O
                         net (fo=5, routed)           0.756    16.069    u_pc_reg/ram_reg_0_255_0_0_i_28_n_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I2_O)        0.105    16.174 r  u_pc_reg/g95_b24__0_i_2/O
                         net (fo=940, routed)         1.564    17.738    u_pc_reg/g95_b24__0_i_2_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I4_O)        0.105    17.843 r  u_pc_reg/g67_b28/O
                         net (fo=2, routed)           0.846    18.689    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_24_29_i_80_1
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.105    18.794 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_66/O
                         net (fo=1, routed)           0.000    18.794    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_66_n_0
    SLICE_X36Y75         MUXF7 (Prop_muxf7_I0_O)      0.199    18.993 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_28/O
                         net (fo=2, routed)           0.736    19.728    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_30_31__0_i_28_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.250    19.978 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_112/O
                         net (fo=1, routed)           0.993    20.971    u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_112_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.105    21.076 r  u_imem/p_0_out_inferred__0/regs_reg_r1_0_31_6_11_i_53/O
                         net (fo=1, routed)           0.661    21.737    u_pc_reg/bus_imem_rdata[6]
    SLICE_X44Y50         LUT5 (Prop_lut5_I0_O)        0.105    21.842 f  u_pc_reg/regs_reg_r1_0_31_6_11_i_31/O
                         net (fo=6, routed)           0.466    22.308    u_pc_reg/regs_reg_r1_0_31_6_11_i_31_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.105    22.413 r  u_pc_reg/regs_reg_r1_0_31_12_17_i_21/O
                         net (fo=16, routed)          1.038    23.451    u_pc_reg/regs_reg_r1_0_31_6_11_i_31_0
    SLICE_X39Y33         LUT5 (Prop_lut5_I3_O)        0.105    23.556 r  u_pc_reg/regs_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.719    24.276    u_regfile/regs_reg_r1_0_31_24_29/DIB0
    SLICE_X34Y25         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.242    24.283    u_regfile/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X34Y25         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism              0.166    24.449    
                         clock uncertainty           -0.035    24.413    
    SLICE_X34Y25         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.155    24.258    u_regfile/regs_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         24.258    
                         arrival time                         -24.276    
  -------------------------------------------------------------------
                         slack                                 -0.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.746%)  route 0.106ns (36.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.562     1.484    sys_clk_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.106     1.731    rst_cnt_reg[6]
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.776 r  rst_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.776    rst_cnt[7]_i_1_n_0
    SLICE_X49Y93         FDRE                                         r  rst_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.831     2.000    sys_clk_IBUF_BUFG
    SLICE_X49Y93         FDRE                                         r  rst_cnt_reg[7]/C
                         clock pessimism             -0.502     1.497    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.091     1.588    rst_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_uart_tx/state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/bit_idx_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.055%)  route 0.167ns (46.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.558     1.480    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X53Y86         FDCE                                         r  u_uart_tx/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  u_uart_tx/state_reg/Q
                         net (fo=19, routed)          0.167     1.789    u_uart_tx/tx_busy_wire
    SLICE_X52Y86         LUT5 (Prop_lut5_I3_O)        0.048     1.837 r  u_uart_tx/bit_idx[3]_i_2/O
                         net (fo=1, routed)           0.000     1.837    u_uart_tx/p_0_in__2[3]
    SLICE_X52Y86         FDCE                                         r  u_uart_tx/bit_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.827     1.996    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X52Y86         FDCE                                         r  u_uart_tx/bit_idx_reg[3]/C
                         clock pessimism             -0.502     1.493    
    SLICE_X52Y86         FDCE (Hold_fdce_C_D)         0.131     1.624    u_uart_tx/bit_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.212ns (63.239%)  route 0.123ns (36.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.560     1.482    sys_clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  rst_cnt_reg[0]/Q
                         net (fo=7, routed)           0.123     1.770    rst_cnt_reg[0]
    SLICE_X47Y93         LUT3 (Prop_lut3_I2_O)        0.048     1.818 r  rst_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.818    p_0_in__3[2]
    SLICE_X47Y93         FDRE                                         r  rst_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.830     1.998    sys_clk_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  rst_cnt_reg[2]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.107     1.602    rst_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_uart_tx/state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/bit_idx_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.259%)  route 0.163ns (46.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.558     1.480    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X53Y86         FDCE                                         r  u_uart_tx/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  u_uart_tx/state_reg/Q
                         net (fo=19, routed)          0.163     1.785    u_uart_tx/tx_busy_wire
    SLICE_X52Y86         LUT3 (Prop_lut3_I1_O)        0.045     1.830 r  u_uart_tx/bit_idx[1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    u_uart_tx/p_0_in__2[1]
    SLICE_X52Y86         FDCE                                         r  u_uart_tx/bit_idx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.827     1.996    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X52Y86         FDCE                                         r  u_uart_tx/bit_idx_reg[1]/C
                         clock pessimism             -0.502     1.493    
    SLICE_X52Y86         FDCE (Hold_fdce_C_D)         0.120     1.613    u_uart_tx/bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.213ns (63.161%)  route 0.124ns (36.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.560     1.482    sys_clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  rst_cnt_reg[0]/Q
                         net (fo=7, routed)           0.124     1.771    rst_cnt_reg[0]
    SLICE_X47Y93         LUT5 (Prop_lut5_I3_O)        0.049     1.820 r  rst_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.820    p_0_in__3[4]
    SLICE_X47Y93         FDRE                                         r  rst_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.830     1.998    sys_clk_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  rst_cnt_reg[4]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.107     1.602    rst_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_uart_tx/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.923%)  route 0.141ns (43.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.559     1.481    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X48Y87         FDCE                                         r  u_uart_tx/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  u_uart_tx/cnt_reg[4]/Q
                         net (fo=4, routed)           0.141     1.763    u_uart_tx/cnt[4]
    SLICE_X48Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  u_uart_tx/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.808    u_uart_tx/p_1_in[5]
    SLICE_X48Y88         FDCE                                         r  u_uart_tx/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.830     1.998    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  u_uart_tx/cnt_reg[5]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X48Y88         FDCE (Hold_fdce_C_D)         0.091     1.589    u_uart_tx/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_uart_tx/state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/bit_idx_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.656%)  route 0.167ns (47.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.558     1.480    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X53Y86         FDCE                                         r  u_uart_tx/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  u_uart_tx/state_reg/Q
                         net (fo=19, routed)          0.167     1.789    u_uart_tx/tx_busy_wire
    SLICE_X52Y86         LUT4 (Prop_lut4_I2_O)        0.045     1.834 r  u_uart_tx/bit_idx[2]_i_1/O
                         net (fo=1, routed)           0.000     1.834    u_uart_tx/p_0_in__2[2]
    SLICE_X52Y86         FDCE                                         r  u_uart_tx/bit_idx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.827     1.996    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X52Y86         FDCE                                         r  u_uart_tx/bit_idx_reg[2]/C
                         clock pessimism             -0.502     1.493    
    SLICE_X52Y86         FDCE (Hold_fdce_C_D)         0.121     1.614    u_uart_tx/bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.908%)  route 0.123ns (37.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.560     1.482    sys_clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  rst_cnt_reg[0]/Q
                         net (fo=7, routed)           0.123     1.770    rst_cnt_reg[0]
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.045     1.815 r  rst_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.815    p_0_in__3[1]
    SLICE_X47Y93         FDRE                                         r  rst_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.830     1.998    sys_clk_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  rst_cnt_reg[1]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.091     1.586    rst_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.719%)  route 0.124ns (37.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.560     1.482    sys_clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  rst_cnt_reg[0]/Q
                         net (fo=7, routed)           0.124     1.771    rst_cnt_reg[0]
    SLICE_X47Y93         LUT4 (Prop_lut4_I1_O)        0.045     1.816 r  rst_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.816    p_0_in__3[3]
    SLICE_X47Y93         FDRE                                         r  rst_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.830     1.998    sys_clk_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  rst_cnt_reg[3]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.092     1.587    rst_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rst_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.560     1.482    sys_clk_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  rst_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  rst_cnt_reg[1]/Q
                         net (fo=6, routed)           0.137     1.761    rst_cnt_reg[1]
    SLICE_X47Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.806 r  rst_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.806    p_0_in__3[5]
    SLICE_X47Y93         FDRE                                         r  rst_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.830     1.998    sys_clk_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  rst_cnt_reg[5]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.092     1.574    rst_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y61     led_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y63     led_cnt_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y63     led_cnt_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y64     led_cnt_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y64     led_cnt_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y64     led_cnt_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y64     led_cnt_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y65     led_cnt_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y65     led_cnt_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X38Y51    u_dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X38Y51    u_dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X38Y51    u_dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X38Y51    u_dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X38Y51    u_dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X38Y51    u_dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X38Y51    u_dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X38Y51    u_dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X50Y53    u_dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X50Y53    u_dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X38Y51    u_dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X38Y51    u_dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X38Y51    u_dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X38Y51    u_dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X38Y51    u_dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X38Y51    u_dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X38Y51    u_dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X38Y51    u_dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X50Y53    u_dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X50Y53    u_dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       10.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.529ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.811ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[3]_replica_5/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 0.643ns (7.364%)  route 8.088ns (92.636%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 24.302 - 20.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.352     4.552    sys_clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.433     4.985 r  rst_cnt_reg[0]/Q
                         net (fo=7, routed)           0.594     5.579    u_pc_reg/rst_cnt_reg[0]
    SLICE_X47Y93         LUT6 (Prop_lut6_I2_O)        0.105     5.684 r  u_pc_reg/pc[31]_i_15/O
                         net (fo=4, routed)           0.756     6.440    u_pc_reg/rst_cnt_reg_5_sn_1
    SLICE_X49Y93         LUT3 (Prop_lut3_I1_O)        0.105     6.545 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=264, routed)         6.738    13.283    u_pc_reg/rst_cnt_reg_6_sn_1
    SLICE_X43Y5          FDCE                                         f  u_pc_reg/pc_reg[3]_replica_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.261    24.302    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X43Y5          FDCE                                         r  u_pc_reg/pc_reg[3]_replica_5/C
                         clock pessimism              0.159    24.461    
                         clock uncertainty           -0.035    24.425    
    SLICE_X43Y5          FDCE (Recov_fdce_C_CLR)     -0.331    24.094    u_pc_reg/pc_reg[3]_replica_5
  -------------------------------------------------------------------
                         required time                         24.094    
                         arrival time                         -13.283    
  -------------------------------------------------------------------
                         slack                                 10.811    

Slack (MET) :             10.913ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[8]_rep__17/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.629ns  (logic 0.643ns (7.452%)  route 7.986ns (92.548%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 24.302 - 20.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.352     4.552    sys_clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.433     4.985 r  rst_cnt_reg[0]/Q
                         net (fo=7, routed)           0.594     5.579    u_pc_reg/rst_cnt_reg[0]
    SLICE_X47Y93         LUT6 (Prop_lut6_I2_O)        0.105     5.684 r  u_pc_reg/pc[31]_i_15/O
                         net (fo=4, routed)           0.756     6.440    u_pc_reg/rst_cnt_reg_5_sn_1
    SLICE_X49Y93         LUT3 (Prop_lut3_I1_O)        0.105     6.545 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=264, routed)         6.636    13.181    u_pc_reg/rst_cnt_reg_6_sn_1
    SLICE_X43Y6          FDCE                                         f  u_pc_reg/pc_reg[8]_rep__17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.261    24.302    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X43Y6          FDCE                                         r  u_pc_reg/pc_reg[8]_rep__17/C
                         clock pessimism              0.159    24.461    
                         clock uncertainty           -0.035    24.425    
    SLICE_X43Y6          FDCE (Recov_fdce_C_CLR)     -0.331    24.094    u_pc_reg/pc_reg[8]_rep__17
  -------------------------------------------------------------------
                         required time                         24.094    
                         arrival time                         -13.181    
  -------------------------------------------------------------------
                         slack                                 10.913    

Slack (MET) :             10.986ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[6]_rep__8/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.629ns  (logic 0.643ns (7.452%)  route 7.986ns (92.548%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 24.302 - 20.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.352     4.552    sys_clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.433     4.985 r  rst_cnt_reg[0]/Q
                         net (fo=7, routed)           0.594     5.579    u_pc_reg/rst_cnt_reg[0]
    SLICE_X47Y93         LUT6 (Prop_lut6_I2_O)        0.105     5.684 r  u_pc_reg/pc[31]_i_15/O
                         net (fo=4, routed)           0.756     6.440    u_pc_reg/rst_cnt_reg_5_sn_1
    SLICE_X49Y93         LUT3 (Prop_lut3_I1_O)        0.105     6.545 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=264, routed)         6.636    13.181    u_pc_reg/rst_cnt_reg_6_sn_1
    SLICE_X42Y6          FDCE                                         f  u_pc_reg/pc_reg[6]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.261    24.302    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X42Y6          FDCE                                         r  u_pc_reg/pc_reg[6]_rep__8/C
                         clock pessimism              0.159    24.461    
                         clock uncertainty           -0.035    24.425    
    SLICE_X42Y6          FDCE (Recov_fdce_C_CLR)     -0.258    24.167    u_pc_reg/pc_reg[6]_rep__8
  -------------------------------------------------------------------
                         required time                         24.167    
                         arrival time                         -13.181    
  -------------------------------------------------------------------
                         slack                                 10.986    

Slack (MET) :             11.053ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[6]_rep__16/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 0.643ns (7.522%)  route 7.905ns (92.478%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 24.361 - 20.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.352     4.552    sys_clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.433     4.985 r  rst_cnt_reg[0]/Q
                         net (fo=7, routed)           0.594     5.579    u_pc_reg/rst_cnt_reg[0]
    SLICE_X47Y93         LUT6 (Prop_lut6_I2_O)        0.105     5.684 r  u_pc_reg/pc[31]_i_15/O
                         net (fo=4, routed)           0.756     6.440    u_pc_reg/rst_cnt_reg_5_sn_1
    SLICE_X49Y93         LUT3 (Prop_lut3_I1_O)        0.105     6.545 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=264, routed)         6.556    13.100    u_pc_reg/rst_cnt_reg_6_sn_1
    SLICE_X61Y22         FDCE                                         f  u_pc_reg/pc_reg[6]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.320    24.361    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  u_pc_reg/pc_reg[6]_rep__16/C
                         clock pessimism              0.159    24.520    
                         clock uncertainty           -0.035    24.484    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.331    24.153    u_pc_reg/pc_reg[6]_rep__16
  -------------------------------------------------------------------
                         required time                         24.153    
                         arrival time                         -13.100    
  -------------------------------------------------------------------
                         slack                                 11.053    

Slack (MET) :             11.057ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[4]_rep__18/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 0.643ns (7.512%)  route 7.916ns (92.488%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 24.303 - 20.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.352     4.552    sys_clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.433     4.985 r  rst_cnt_reg[0]/Q
                         net (fo=7, routed)           0.594     5.579    u_pc_reg/rst_cnt_reg[0]
    SLICE_X47Y93         LUT6 (Prop_lut6_I2_O)        0.105     5.684 r  u_pc_reg/pc[31]_i_15/O
                         net (fo=4, routed)           0.756     6.440    u_pc_reg/rst_cnt_reg_5_sn_1
    SLICE_X49Y93         LUT3 (Prop_lut3_I1_O)        0.105     6.545 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=264, routed)         6.566    13.111    u_pc_reg/rst_cnt_reg_6_sn_1
    SLICE_X46Y5          FDCE                                         f  u_pc_reg/pc_reg[4]_rep__18/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.262    24.303    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X46Y5          FDCE                                         r  u_pc_reg/pc_reg[4]_rep__18/C
                         clock pessimism              0.159    24.462    
                         clock uncertainty           -0.035    24.426    
    SLICE_X46Y5          FDCE (Recov_fdce_C_CLR)     -0.258    24.168    u_pc_reg/pc_reg[4]_rep__18
  -------------------------------------------------------------------
                         required time                         24.168    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                 11.057    

Slack (MET) :             11.126ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[7]_rep__16/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 0.643ns (7.522%)  route 7.905ns (92.478%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 24.361 - 20.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.352     4.552    sys_clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.433     4.985 r  rst_cnt_reg[0]/Q
                         net (fo=7, routed)           0.594     5.579    u_pc_reg/rst_cnt_reg[0]
    SLICE_X47Y93         LUT6 (Prop_lut6_I2_O)        0.105     5.684 r  u_pc_reg/pc[31]_i_15/O
                         net (fo=4, routed)           0.756     6.440    u_pc_reg/rst_cnt_reg_5_sn_1
    SLICE_X49Y93         LUT3 (Prop_lut3_I1_O)        0.105     6.545 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=264, routed)         6.556    13.100    u_pc_reg/rst_cnt_reg_6_sn_1
    SLICE_X60Y22         FDCE                                         f  u_pc_reg/pc_reg[7]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.320    24.361    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  u_pc_reg/pc_reg[7]_rep__16/C
                         clock pessimism              0.159    24.520    
                         clock uncertainty           -0.035    24.484    
    SLICE_X60Y22         FDCE (Recov_fdce_C_CLR)     -0.258    24.226    u_pc_reg/pc_reg[7]_rep__16
  -------------------------------------------------------------------
                         required time                         24.226    
                         arrival time                         -13.100    
  -------------------------------------------------------------------
                         slack                                 11.126    

Slack (MET) :             11.212ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[6]_rep__14/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.395ns  (logic 0.643ns (7.659%)  route 7.752ns (92.341%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 24.367 - 20.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.352     4.552    sys_clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.433     4.985 r  rst_cnt_reg[0]/Q
                         net (fo=7, routed)           0.594     5.579    u_pc_reg/rst_cnt_reg[0]
    SLICE_X47Y93         LUT6 (Prop_lut6_I2_O)        0.105     5.684 r  u_pc_reg/pc[31]_i_15/O
                         net (fo=4, routed)           0.756     6.440    u_pc_reg/rst_cnt_reg_5_sn_1
    SLICE_X49Y93         LUT3 (Prop_lut3_I1_O)        0.105     6.545 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=264, routed)         6.402    12.947    u_pc_reg/rst_cnt_reg_6_sn_1
    SLICE_X62Y17         FDCE                                         f  u_pc_reg/pc_reg[6]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.326    24.367    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  u_pc_reg/pc_reg[6]_rep__14/C
                         clock pessimism              0.159    24.526    
                         clock uncertainty           -0.035    24.490    
    SLICE_X62Y17         FDCE (Recov_fdce_C_CLR)     -0.331    24.159    u_pc_reg/pc_reg[6]_rep__14
  -------------------------------------------------------------------
                         required time                         24.159    
                         arrival time                         -12.947    
  -------------------------------------------------------------------
                         slack                                 11.212    

Slack (MET) :             11.262ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[3]_replica_1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 0.643ns (7.766%)  route 7.636ns (92.234%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 24.301 - 20.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.352     4.552    sys_clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.433     4.985 r  rst_cnt_reg[0]/Q
                         net (fo=7, routed)           0.594     5.579    u_pc_reg/rst_cnt_reg[0]
    SLICE_X47Y93         LUT6 (Prop_lut6_I2_O)        0.105     5.684 r  u_pc_reg/pc[31]_i_15/O
                         net (fo=4, routed)           0.756     6.440    u_pc_reg/rst_cnt_reg_5_sn_1
    SLICE_X49Y93         LUT3 (Prop_lut3_I1_O)        0.105     6.545 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=264, routed)         6.286    12.831    u_pc_reg/rst_cnt_reg_6_sn_1
    SLICE_X41Y8          FDCE                                         f  u_pc_reg/pc_reg[3]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.260    24.301    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X41Y8          FDCE                                         r  u_pc_reg/pc_reg[3]_replica_1/C
                         clock pessimism              0.159    24.460    
                         clock uncertainty           -0.035    24.424    
    SLICE_X41Y8          FDCE (Recov_fdce_C_CLR)     -0.331    24.093    u_pc_reg/pc_reg[3]_replica_1
  -------------------------------------------------------------------
                         required time                         24.093    
                         arrival time                         -12.831    
  -------------------------------------------------------------------
                         slack                                 11.262    

Slack (MET) :             11.303ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[5]_rep__16/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 0.643ns (7.747%)  route 7.657ns (92.253%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 24.363 - 20.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.352     4.552    sys_clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.433     4.985 r  rst_cnt_reg[0]/Q
                         net (fo=7, routed)           0.594     5.579    u_pc_reg/rst_cnt_reg[0]
    SLICE_X47Y93         LUT6 (Prop_lut6_I2_O)        0.105     5.684 r  u_pc_reg/pc[31]_i_15/O
                         net (fo=4, routed)           0.756     6.440    u_pc_reg/rst_cnt_reg_5_sn_1
    SLICE_X49Y93         LUT3 (Prop_lut3_I1_O)        0.105     6.545 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=264, routed)         6.307    12.852    u_pc_reg/rst_cnt_reg_6_sn_1
    SLICE_X59Y20         FDCE                                         f  u_pc_reg/pc_reg[5]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.322    24.363    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X59Y20         FDCE                                         r  u_pc_reg/pc_reg[5]_rep__16/C
                         clock pessimism              0.159    24.522    
                         clock uncertainty           -0.035    24.486    
    SLICE_X59Y20         FDCE (Recov_fdce_C_CLR)     -0.331    24.155    u_pc_reg/pc_reg[5]_rep__16
  -------------------------------------------------------------------
                         required time                         24.155    
                         arrival time                         -12.852    
  -------------------------------------------------------------------
                         slack                                 11.303    

Slack (MET) :             11.347ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[7]_rep__13/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.261ns  (logic 0.643ns (7.784%)  route 7.618ns (92.216%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 24.368 - 20.000 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.352     4.552    sys_clk_IBUF_BUFG
    SLICE_X46Y93         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.433     4.985 r  rst_cnt_reg[0]/Q
                         net (fo=7, routed)           0.594     5.579    u_pc_reg/rst_cnt_reg[0]
    SLICE_X47Y93         LUT6 (Prop_lut6_I2_O)        0.105     5.684 r  u_pc_reg/pc[31]_i_15/O
                         net (fo=4, routed)           0.756     6.440    u_pc_reg/rst_cnt_reg_5_sn_1
    SLICE_X49Y93         LUT3 (Prop_lut3_I1_O)        0.105     6.545 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=264, routed)         6.268    12.813    u_pc_reg/rst_cnt_reg_6_sn_1
    SLICE_X62Y15         FDCE                                         f  u_pc_reg/pc_reg[7]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.327    24.368    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  u_pc_reg/pc_reg[7]_rep__13/C
                         clock pessimism              0.159    24.527    
                         clock uncertainty           -0.035    24.491    
    SLICE_X62Y15         FDCE (Recov_fdce_C_CLR)     -0.331    24.160    u_pc_reg/pc_reg[7]_rep__13
  -------------------------------------------------------------------
                         required time                         24.160    
                         arrival time                         -12.813    
  -------------------------------------------------------------------
                         slack                                 11.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/wr_ptr_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.386%)  route 0.312ns (62.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.562     1.484    sys_clk_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.107     1.732    u_pc_reg/rst_cnt_reg[6]
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.777 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=264, routed)         0.205     1.982    u_uart_mmio/rd_ptr_reg[3]_0
    SLICE_X52Y92         FDCE                                         f  u_uart_mmio/wr_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.831     2.000    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X52Y92         FDCE                                         r  u_uart_mmio/wr_ptr_reg[0]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X52Y92         FDCE (Remov_fdce_C_CLR)     -0.067     1.453    u_uart_mmio/wr_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/wr_ptr_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.386%)  route 0.312ns (62.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.562     1.484    sys_clk_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.107     1.732    u_pc_reg/rst_cnt_reg[6]
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.777 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=264, routed)         0.205     1.982    u_uart_mmio/rd_ptr_reg[3]_0
    SLICE_X52Y92         FDCE                                         f  u_uart_mmio/wr_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.831     2.000    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X52Y92         FDCE                                         r  u_uart_mmio/wr_ptr_reg[1]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X52Y92         FDCE (Remov_fdce_C_CLR)     -0.067     1.453    u_uart_mmio/wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/wr_ptr_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.386%)  route 0.312ns (62.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.562     1.484    sys_clk_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.107     1.732    u_pc_reg/rst_cnt_reg[6]
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.777 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=264, routed)         0.205     1.982    u_uart_mmio/rd_ptr_reg[3]_0
    SLICE_X52Y92         FDCE                                         f  u_uart_mmio/wr_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.831     2.000    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X52Y92         FDCE                                         r  u_uart_mmio/wr_ptr_reg[2]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X52Y92         FDCE (Remov_fdce_C_CLR)     -0.067     1.453    u_uart_mmio/wr_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/wr_ptr_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.386%)  route 0.312ns (62.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.562     1.484    sys_clk_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.107     1.732    u_pc_reg/rst_cnt_reg[6]
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.777 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=264, routed)         0.205     1.982    u_uart_mmio/rd_ptr_reg[3]_0
    SLICE_X52Y92         FDCE                                         f  u_uart_mmio/wr_ptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.831     2.000    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X52Y92         FDCE                                         r  u_uart_mmio/wr_ptr_reg[3]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X52Y92         FDCE (Remov_fdce_C_CLR)     -0.067     1.453    u_uart_mmio/wr_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.856%)  route 0.417ns (69.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.562     1.484    sys_clk_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.107     1.732    u_pc_reg/rst_cnt_reg[6]
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.777 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=264, routed)         0.310     2.087    u_uart_tx/tx_pin_reg_0
    SLICE_X52Y86         FDCE                                         f  u_uart_tx/bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.827     1.996    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X52Y86         FDCE                                         r  u_uart_tx/bit_idx_reg[0]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X52Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.449    u_uart_tx/bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.856%)  route 0.417ns (69.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.562     1.484    sys_clk_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.107     1.732    u_pc_reg/rst_cnt_reg[6]
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.777 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=264, routed)         0.310     2.087    u_uart_tx/tx_pin_reg_0
    SLICE_X52Y86         FDCE                                         f  u_uart_tx/bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.827     1.996    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X52Y86         FDCE                                         r  u_uart_tx/bit_idx_reg[1]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X52Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.449    u_uart_tx/bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.856%)  route 0.417ns (69.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.562     1.484    sys_clk_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.107     1.732    u_pc_reg/rst_cnt_reg[6]
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.777 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=264, routed)         0.310     2.087    u_uart_tx/tx_pin_reg_0
    SLICE_X52Y86         FDCE                                         f  u_uart_tx/bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.827     1.996    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X52Y86         FDCE                                         r  u_uart_tx/bit_idx_reg[2]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X52Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.449    u_uart_tx/bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/bit_idx_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.856%)  route 0.417ns (69.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.562     1.484    sys_clk_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.107     1.732    u_pc_reg/rst_cnt_reg[6]
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.777 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=264, routed)         0.310     2.087    u_uart_tx/tx_pin_reg_0
    SLICE_X52Y86         FDCE                                         f  u_uart_tx/bit_idx_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.827     1.996    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X52Y86         FDCE                                         r  u_uart_tx/bit_idx_reg[3]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X52Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.449    u_uart_tx/bit_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/rd_ptr_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.217%)  route 0.430ns (69.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.562     1.484    sys_clk_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.107     1.732    u_pc_reg/rst_cnt_reg[6]
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.777 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=264, routed)         0.323     2.100    u_uart_mmio/rd_ptr_reg[3]_0
    SLICE_X54Y92         FDCE                                         f  u_uart_mmio/rd_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.831     2.000    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X54Y92         FDCE                                         r  u_uart_mmio/rd_ptr_reg[2]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X54Y92         FDCE (Remov_fdce_C_CLR)     -0.067     1.453    u_uart_mmio/rd_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/rd_ptr_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.217%)  route 0.430ns (69.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.562     1.484    sys_clk_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.107     1.732    u_pc_reg/rst_cnt_reg[6]
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.777 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=264, routed)         0.323     2.100    u_uart_mmio/rd_ptr_reg[3]_0
    SLICE_X54Y92         FDCE                                         f  u_uart_mmio/rd_ptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.831     2.000    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X54Y92         FDCE                                         r  u_uart_mmio/rd_ptr_reg[3]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X54Y92         FDCE (Remov_fdce_C_CLR)     -0.067     1.453    u_uart_mmio/rd_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.647    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart_tx/tx_pin_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.566ns  (logic 3.754ns (57.172%)  route 2.812ns (42.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.354     4.554    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X54Y86         FDPE                                         r  u_uart_tx/tx_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDPE (Prop_fdpe_C_Q)         0.433     4.987 r  u_uart_tx/tx_pin_reg/Q
                         net (fo=1, routed)           2.812     7.799    uart_tx_OBUF
    V2                   OBUF (Prop_obuf_I_O)         3.321    11.120 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.120    uart_tx
    V2                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.043ns  (logic 3.649ns (72.353%)  route 1.394ns (27.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        1.413     4.613    sys_clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  led_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.379     4.992 r  led_cnt_reg[25]/Q
                         net (fo=2, routed)           1.394     6.386    led_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.270     9.656 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     9.656    led
    M18                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.366ns (80.577%)  route 0.329ns (19.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.585     1.507    sys_clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  led_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  led_cnt_reg[25]/Q
                         net (fo=2, routed)           0.329     1.978    led_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.225     3.203 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.203    led
    M18                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart_tx/tx_pin_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.440ns (56.755%)  route 1.097ns (43.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2555, routed)        0.558     1.480    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X54Y86         FDPE                                         r  u_uart_tx/tx_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDPE (Prop_fdpe_C_Q)         0.164     1.644 r  u_uart_tx/tx_pin_reg/Q
                         net (fo=1, routed)           1.097     2.742    uart_tx_OBUF
    V2                   OBUF (Prop_obuf_I_O)         1.276     4.018 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.018    uart_tx
    V2                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





