<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2328" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2328{left:172px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_2328{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t3_2328{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_2328{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_2328{left:69px;bottom:1083px;letter-spacing:0.15px;word-spacing:-0.3px;}
#t6_2328{left:69px;bottom:1061px;letter-spacing:0.15px;word-spacing:0.01px;}
#t7_2328{left:359px;bottom:886px;letter-spacing:0.12px;word-spacing:0.02px;}
#t8_2328{left:69px;bottom:802px;letter-spacing:-0.13px;}
#t9_2328{left:69px;bottom:779px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#ta_2328{left:69px;bottom:762px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_2328{left:69px;bottom:745px;letter-spacing:-0.23px;word-spacing:-0.33px;}
#tc_2328{left:69px;bottom:723px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_2328{left:69px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_2328{left:69px;bottom:683px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#tf_2328{left:69px;bottom:666px;}
#tg_2328{left:80px;bottom:666px;}
#th_2328{left:88px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_2328{left:595px;bottom:666px;}
#tj_2328{left:607px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tk_2328{left:69px;bottom:643px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tl_2328{left:69px;bottom:626px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tm_2328{left:69px;bottom:603px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_2328{left:69px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#to_2328{left:523px;bottom:580px;letter-spacing:-0.14px;}
#tp_2328{left:69px;bottom:564px;letter-spacing:-0.17px;}
#tq_2328{left:742px;bottom:564px;}
#tr_2328{left:69px;bottom:529px;letter-spacing:-0.13px;}
#ts_2328{left:69px;bottom:504px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tt_2328{left:69px;bottom:486px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tu_2328{left:69px;bottom:449px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_2328{left:90px;bottom:431px;letter-spacing:-0.09px;}
#tw_2328{left:90px;bottom:412px;letter-spacing:-0.12px;}
#tx_2328{left:145px;bottom:394px;letter-spacing:-0.12px;}
#ty_2328{left:172px;bottom:376px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tz_2328{left:172px;bottom:357px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t10_2328{left:145px;bottom:339px;letter-spacing:-0.07px;}
#t11_2328{left:90px;bottom:321px;letter-spacing:-0.09px;}
#t12_2328{left:117px;bottom:302px;letter-spacing:-0.12px;}
#t13_2328{left:337px;bottom:302px;letter-spacing:-0.12px;}
#t14_2328{left:145px;bottom:284px;letter-spacing:-0.13px;}
#t15_2328{left:145px;bottom:266px;letter-spacing:-0.1px;}
#t16_2328{left:337px;bottom:266px;letter-spacing:-0.12px;}
#t17_2328{left:172px;bottom:247px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t18_2328{left:117px;bottom:229px;letter-spacing:-0.07px;}
#t19_2328{left:90px;bottom:211px;letter-spacing:-0.07px;}
#t1a_2328{left:69px;bottom:192px;letter-spacing:-0.15px;}
#t1b_2328{left:78px;bottom:1043px;letter-spacing:-0.14px;}
#t1c_2328{left:78px;bottom:1028px;letter-spacing:-0.12px;}
#t1d_2328{left:266px;bottom:1043px;letter-spacing:-0.1px;word-spacing:-1.87px;}
#t1e_2328{left:266px;bottom:1028px;letter-spacing:-0.09px;}
#t1f_2328{left:310px;bottom:1043px;letter-spacing:-0.12px;}
#t1g_2328{left:310px;bottom:1028px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t1h_2328{left:310px;bottom:1013px;letter-spacing:-0.12px;}
#t1i_2328{left:385px;bottom:1043px;letter-spacing:-0.12px;}
#t1j_2328{left:385px;bottom:1028px;letter-spacing:-0.12px;}
#t1k_2328{left:385px;bottom:1013px;letter-spacing:-0.12px;}
#t1l_2328{left:468px;bottom:1043px;letter-spacing:-0.12px;}
#t1m_2328{left:78px;bottom:993px;letter-spacing:-0.13px;}
#t1n_2328{left:78px;bottom:976px;letter-spacing:-0.12px;}
#t1o_2328{left:78px;bottom:959px;letter-spacing:-0.14px;}
#t1p_2328{left:266px;bottom:993px;}
#t1q_2328{left:310px;bottom:993px;letter-spacing:-0.11px;}
#t1r_2328{left:385px;bottom:993px;letter-spacing:-0.16px;}
#t1s_2328{left:468px;bottom:993px;letter-spacing:-0.11px;}
#t1t_2328{left:468px;bottom:976px;letter-spacing:-0.11px;}
#t1u_2328{left:468px;bottom:959px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1v_2328{left:468px;bottom:943px;letter-spacing:-0.11px;}
#t1w_2328{left:81px;bottom:865px;letter-spacing:-0.13px;}
#t1x_2328{left:148px;bottom:865px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1y_2328{left:278px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1z_2328{left:429px;bottom:865px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t20_2328{left:582px;bottom:865px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t21_2328{left:736px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t22_2328{left:96px;bottom:840px;}
#t23_2328{left:173px;bottom:840px;letter-spacing:-0.13px;}
#t24_2328{left:267px;bottom:840px;letter-spacing:-0.13px;}
#t25_2328{left:421px;bottom:840px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t26_2328{left:603px;bottom:840px;letter-spacing:-0.17px;}
#t27_2328{left:757px;bottom:840px;letter-spacing:-0.11px;}

.s1_2328{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2328{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2328{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_2328{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_2328{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_2328{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_2328{font-size:14px;font-family:NeoSansIntel_5l0;color:#000;}
.s8_2328{font-size:14px;font-family:Verdana_5k9;color:#0860A8;}
.s9_2328{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.sa_2328{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2328" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_5l0;
	src: url("fonts/NeoSansIntel_5l0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2328Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2328" style="-webkit-user-select: none;"><object width="935" height="1210" data="2328/2328.svg" type="image/svg+xml" id="pdf2328" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2328" class="t s1_2328">VRCP28PD—Approximation to the Reciprocal of Packed Double Precision Floating-Point Values With Less Than 2^-28 Relative Error </span>
<span id="t2_2328" class="t s2_2328">INSTRUCTION SET REFERENCE UNIQUE TO INTEL® XEON PHI™ PROCESSORS </span>
<span id="t3_2328" class="t s1_2328">8-20 </span><span id="t4_2328" class="t s1_2328">Vol. 2D </span>
<span id="t5_2328" class="t s3_2328">VRCP28PD—Approximation to the Reciprocal of Packed Double Precision Floating-Point Values </span>
<span id="t6_2328" class="t s3_2328">With Less Than 2^-28 Relative Error </span>
<span id="t7_2328" class="t s4_2328">Instruction Operand Encoding </span>
<span id="t8_2328" class="t s5_2328">Description </span>
<span id="t9_2328" class="t s6_2328">Computes the reciprocal approximation of the float64 values in the source operand (the second operand) and store </span>
<span id="ta_2328" class="t s6_2328">the results to the destination operand (the first operand). The approximate reciprocal is evaluated with less than </span>
<span id="tb_2328" class="t s6_2328">2^-28 of maximum relative error. </span>
<span id="tc_2328" class="t s6_2328">Denormal input values are treated as zeros and do not signal #DE, irrespective of MXCSR.DAZ. Denormal results </span>
<span id="td_2328" class="t s6_2328">are flushed to zeros and do not signal #UE, irrespective of MXCSR.FTZ. </span>
<span id="te_2328" class="t s6_2328">If any source element is NaN, the quietized NaN source value is returned for that element. If any source element is </span>
<span id="tf_2328" class="t s6_2328">±</span><span id="tg_2328" class="t s7_2328">∞</span><span id="th_2328" class="t s6_2328">, ±0.0 is returned for that element. Also, if any source element is ±0.0, ±</span><span id="ti_2328" class="t s7_2328">∞ </span><span id="tj_2328" class="t s6_2328">is returned for that element. </span>
<span id="tk_2328" class="t s6_2328">The source operand is a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 64-bit </span>
<span id="tl_2328" class="t s6_2328">memory location. The destination operand is a ZMM register, conditionally updated using writemask k1. </span>
<span id="tm_2328" class="t s6_2328">EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD. </span>
<span id="tn_2328" class="t s6_2328">A numerically exact implementation of VRCP28xx can be found at </span><span id="to_2328" class="t s8_2328">https://software.intel.com/en-us/articles/refer- </span>
<span id="tp_2328" class="t s8_2328">ence-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2 </span><span id="tq_2328" class="t s6_2328">. </span>
<span id="tr_2328" class="t s5_2328">Operation </span>
<span id="ts_2328" class="t s9_2328">VRCP28PD (EVEX Encoded Versions) </span>
<span id="tt_2328" class="t sa_2328">(KL, VL) = (8, 512) </span>
<span id="tu_2328" class="t sa_2328">FOR j := 0 TO KL-1 </span>
<span id="tv_2328" class="t sa_2328">i := j * 64 </span>
<span id="tw_2328" class="t sa_2328">IF k1[j] OR *no writemask* THEN </span>
<span id="tx_2328" class="t sa_2328">IF (EVEX.b = 1) AND (SRC *is memory*) </span>
<span id="ty_2328" class="t sa_2328">THEN DEST[i+63:i] := RCP_28_DP(1.0/SRC[63:0]); </span>
<span id="tz_2328" class="t sa_2328">ELSE DEST[i+63:i] := RCP_28_DP(1.0/SRC[i+63:i]); </span>
<span id="t10_2328" class="t sa_2328">FI; </span>
<span id="t11_2328" class="t sa_2328">ELSE </span>
<span id="t12_2328" class="t sa_2328">IF *merging-masking* </span><span id="t13_2328" class="t sa_2328">; merging-masking </span>
<span id="t14_2328" class="t sa_2328">THEN *DEST[i+63:i] remains unchanged* </span>
<span id="t15_2328" class="t sa_2328">ELSE </span><span id="t16_2328" class="t sa_2328">; zeroing-masking </span>
<span id="t17_2328" class="t sa_2328">DEST[i+63:i] := 0 </span>
<span id="t18_2328" class="t sa_2328">FI; </span>
<span id="t19_2328" class="t sa_2328">FI; </span>
<span id="t1a_2328" class="t sa_2328">ENDFOR; </span>
<span id="t1b_2328" class="t s9_2328">Opcode/ </span>
<span id="t1c_2328" class="t s9_2328">Instruction </span>
<span id="t1d_2328" class="t s9_2328">Op / </span>
<span id="t1e_2328" class="t s9_2328">En </span>
<span id="t1f_2328" class="t s9_2328">64/32 </span>
<span id="t1g_2328" class="t s9_2328">bit Mode </span>
<span id="t1h_2328" class="t s9_2328">Support </span>
<span id="t1i_2328" class="t s9_2328">CPUID </span>
<span id="t1j_2328" class="t s9_2328">Feature </span>
<span id="t1k_2328" class="t s9_2328">Flag </span>
<span id="t1l_2328" class="t s9_2328">Description </span>
<span id="t1m_2328" class="t sa_2328">EVEX.512.66.0F38.W1 CA /r </span>
<span id="t1n_2328" class="t sa_2328">VRCP28PD zmm1 {k1}{z}, </span>
<span id="t1o_2328" class="t sa_2328">zmm2/m512/m64bcst {sae} </span>
<span id="t1p_2328" class="t sa_2328">A </span><span id="t1q_2328" class="t sa_2328">V/V </span><span id="t1r_2328" class="t sa_2328">AVX512ER </span><span id="t1s_2328" class="t sa_2328">Computes the approximate reciprocals ( &lt; 2^-28 relative error) </span>
<span id="t1t_2328" class="t sa_2328">of the packed double precision floating-point values in </span>
<span id="t1u_2328" class="t sa_2328">zmm2/m512/m64bcst and stores the results in zmm1. Under </span>
<span id="t1v_2328" class="t sa_2328">writemask. </span>
<span id="t1w_2328" class="t s9_2328">Op/En </span><span id="t1x_2328" class="t s9_2328">Tuple Type </span><span id="t1y_2328" class="t s9_2328">Operand 1 </span><span id="t1z_2328" class="t s9_2328">Operand 2 </span><span id="t20_2328" class="t s9_2328">Operand 3 </span><span id="t21_2328" class="t s9_2328">Operand 4 </span>
<span id="t22_2328" class="t sa_2328">A </span><span id="t23_2328" class="t sa_2328">Full </span><span id="t24_2328" class="t sa_2328">ModRM:reg (w) </span><span id="t25_2328" class="t sa_2328">ModRM:r/m (r) </span><span id="t26_2328" class="t sa_2328">N/A </span><span id="t27_2328" class="t sa_2328">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
