module operators(
  input wire a , b ,
  output reg c 
);

assign c = (a )
