

================================================================
== Vitis HLS Report for 'rdc_mont_81_82'
================================================================
* Date:           Tue May 20 14:38:08 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      190|      352|  1.900 us|  3.520 us|  190|  352|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
        |                       Instance                      |                  Module                  |   min   |   max   |    min    |    max   | min | max |                      Type                      |
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_180_1_fu_225  |rdc_mont_81_82_Pipeline_VITIS_LOOP_180_1  |       10|       10|   0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_185_3_fu_239  |rdc_mont_81_82_Pipeline_VITIS_LOOP_185_3  |        2|       17|  20.000 ns|  0.170 us|    1|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_206_5_fu_259  |rdc_mont_81_82_Pipeline_VITIS_LOOP_206_5  |       11|       17|   0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_184_2  |       56|      176|    7 ~ 22|          -|          -|     8|        no|
        |- VITIS_LOOP_202_4  |      119|      161|   17 ~ 23|          -|          -|     7|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1372|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   16|    3417|   3839|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    509|    -|
|Register         |        -|    -|     789|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    4206|   5720|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |mul_32ns_32ns_64_2_1_U3034                           |mul_32ns_32ns_64_2_1                      |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U3035                           |mul_32ns_32ns_64_2_1                      |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U3036                           |mul_32ns_32ns_64_2_1                      |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U3037                           |mul_32ns_32ns_64_2_1                      |        0|   4|   165|    50|    0|
    |grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_180_1_fu_225  |rdc_mont_81_82_Pipeline_VITIS_LOOP_180_1  |        0|   0|     6|    53|    0|
    |grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_185_3_fu_239  |rdc_mont_81_82_Pipeline_VITIS_LOOP_185_3  |        0|   0|  1375|  1767|    0|
    |grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_206_5_fu_259  |rdc_mont_81_82_Pipeline_VITIS_LOOP_206_5  |        0|   0|  1376|  1819|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |Total                                                |                                          |        0|  16|  3417|  3839|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln184_fu_352_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln185_fu_382_p2     |         +|   0|  0|  13|           4|           3|
    |add_ln202_1_fu_755_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln202_fu_750_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln204_fu_574_p2     |         +|   0|  0|  39|          32|           2|
    |t_fu_711_p2             |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_661_p2       |         +|   0|  0|  71|          64|          64|
    |u_12_fu_515_p2          |         +|   0|  0|  71|          64|          64|
    |v_10_fu_421_p2          |         +|   0|  0|  71|          64|          64|
    |v_12_fu_784_p2          |         +|   0|  0|  71|          64|          64|
    |v_13_fu_614_p2          |         +|   0|  0|  71|          64|          64|
    |v_14_fu_465_p2          |         +|   0|  0|  71|          64|          64|
    |sub66_fu_588_p2         |         -|   0|  0|  39|           4|          32|
    |and_ln105_1_fu_693_p2   |       and|   0|  0|  64|          64|          64|
    |and_ln105_fu_497_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln184_fu_346_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln202_fu_559_p2    |      icmp|   0|  0|  13|           4|           2|
    |icmp_ln203_fu_568_p2    |      icmp|   0|  0|  39|          32|           1|
    |mc_0_we0                |        or|   0|  0|   2|           1|           1|
    |mc_1_we0                |        or|   0|  0|   2|           1|           1|
    |or_ln105_3_fu_638_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_442_p2      |        or|   0|  0|  64|          64|          64|
    |count_1_fu_580_p3       |    select|   0|  0|  32|           1|          32|
    |xor_ln105_11_fu_629_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_12_fu_633_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_13_fu_644_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_1_fu_437_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_20_fu_479_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_21_fu_675_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_2_fu_448_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_433_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1372|        1185|        1174|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  65|         16|    1|         16|
    |count_fu_114         |   9|          2|   32|         64|
    |grp_fu_1037_ce       |  14|          3|    1|          3|
    |grp_fu_1037_p0       |  14|          3|   32|         96|
    |grp_fu_1037_p1       |  14|          3|   32|         96|
    |grp_fu_1041_ce       |  14|          3|    1|          3|
    |grp_fu_1041_p0       |  14|          3|   32|         96|
    |grp_fu_1041_p1       |  14|          3|   32|         96|
    |grp_fu_1045_ce       |  14|          3|    1|          3|
    |grp_fu_1045_p0       |  14|          3|   32|         96|
    |grp_fu_1045_p1       |  14|          3|   32|         96|
    |grp_fu_1049_ce       |  14|          3|    1|          3|
    |grp_fu_1049_p0       |  14|          3|   32|         96|
    |grp_fu_1049_p1       |  14|          3|   32|         96|
    |i_1_fu_78            |   9|          2|    4|          8|
    |i_2_fu_130           |   9|          2|    4|          8|
    |indvars_iv_fu_126    |   9|          2|    4|          8|
    |ma_address0_local    |  20|          4|    4|         16|
    |mc_0_address0        |  20|          4|    3|         12|
    |mc_0_address0_local  |  14|          3|    3|          9|
    |mc_0_ce0             |  20|          4|    1|          4|
    |mc_0_d0              |   9|          2|   64|        128|
    |mc_0_d0_local        |  14|          3|   64|        192|
    |mc_0_we0             |   9|          2|    1|          2|
    |mc_1_address0        |  20|          4|    3|         12|
    |mc_1_address0_local  |  20|          4|    3|         12|
    |mc_1_ce0             |  20|          4|    1|          4|
    |mc_1_d0              |   9|          2|   64|        128|
    |mc_1_d0_local        |  20|          4|   64|        256|
    |mc_1_we0             |   9|          2|    1|          2|
    |u_1_fu_118           |   9|          2|   64|        128|
    |u_fu_82              |   9|          2|   64|        128|
    |v_3_fu_122           |   9|          2|   64|        128|
    |v_fu_86              |   9|          2|   64|        128|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 509|        110|  837|       2173|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln184_reg_891                                                 |   4|   0|    4|          0|
    |add_ln185_reg_913                                                 |   4|   0|    4|          0|
    |ap_CS_fsm                                                         |  15|   0|   15|          0|
    |count_1_reg_980                                                   |  32|   0|   32|          0|
    |count_fu_114                                                      |  32|   0|   32|          0|
    |grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_180_1_fu_225_ap_start_reg  |   1|   0|    1|          0|
    |grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_185_3_fu_239_ap_start_reg  |   1|   0|    1|          0|
    |grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_206_5_fu_259_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_78                                                         |   4|   0|    4|          0|
    |i_2_fu_130                                                        |   4|   0|    4|          0|
    |indvars_iv_fu_126                                                 |   4|   0|    4|          0|
    |lshr_ln177_1_reg_907                                              |   2|   0|    2|          0|
    |mc_1_addr_reg_877                                                 |   1|   0|    3|          2|
    |reg_286                                                           |  64|   0|   64|          0|
    |sub66_reg_985                                                     |  32|   0|   32|          0|
    |t_reg_1032                                                        |  64|   0|   64|          0|
    |tmp_2_reg_865                                                     |   1|   0|    3|          2|
    |tmp_4_reg_871                                                     |   1|   0|    3|          2|
    |trunc_ln184_1_reg_903                                             |   1|   0|    1|          0|
    |trunc_ln184_reg_896                                               |   3|   0|    3|          0|
    |trunc_ln202_2_reg_1008                                            |   3|   0|    3|          0|
    |trunc_ln202_reg_1003                                              |   3|   0|    3|          0|
    |u_12_reg_969                                                      |  64|   0|   64|          0|
    |u_1_fu_118                                                        |  64|   0|   64|          0|
    |u_fu_82                                                           |  64|   0|   64|          0|
    |v_10_reg_961                                                      |  64|   0|   64|          0|
    |v_13_reg_1021                                                     |  64|   0|   64|          0|
    |v_3_fu_122                                                        |  64|   0|   64|          0|
    |v_3_load_1_reg_998                                                |  64|   0|   64|          0|
    |v_fu_86                                                           |  64|   0|   64|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 789|   0|  795|          6|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------+-----+-----+------------+----------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  rdc_mont.81.82|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  rdc_mont.81.82|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  rdc_mont.81.82|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82|  return value|
|ma_address0    |  out|    4|   ap_memory|              ma|         array|
|ma_ce0         |  out|    1|   ap_memory|              ma|         array|
|ma_q0          |   in|   64|   ap_memory|              ma|         array|
|mc_0_address0  |  out|    3|   ap_memory|            mc_0|         array|
|mc_0_ce0       |  out|    1|   ap_memory|            mc_0|         array|
|mc_0_we0       |  out|    1|   ap_memory|            mc_0|         array|
|mc_0_d0        |  out|   64|   ap_memory|            mc_0|         array|
|mc_0_q0        |   in|   64|   ap_memory|            mc_0|         array|
|mc_0_offset    |   in|    1|     ap_none|     mc_0_offset|        scalar|
|mc_1_address0  |  out|    3|   ap_memory|            mc_1|         array|
|mc_1_ce0       |  out|    1|   ap_memory|            mc_1|         array|
|mc_1_we0       |  out|    1|   ap_memory|            mc_1|         array|
|mc_1_d0        |  out|   64|   ap_memory|            mc_1|         array|
|mc_1_q0        |   in|   64|   ap_memory|            mc_1|         array|
|mc_1_offset    |   in|    1|     ap_none|     mc_1_offset|        scalar|
+---------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 14 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 8 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 16 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%u = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 17 'alloca' 'u' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 18 'alloca' 'v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mc_1_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mc_1_offset"   --->   Operation 19 'read' 'mc_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mc_0_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mc_0_offset"   --->   Operation 20 'read' 'mc_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%t_6_loc = alloca i32 1"   --->   Operation 21 'alloca' 't_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%u_9_loc = alloca i32 1"   --->   Operation 22 'alloca' 'u_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%v_10_loc = alloca i32 1"   --->   Operation 23 'alloca' 'v_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%t_1_loc = alloca i32 1"   --->   Operation 24 'alloca' 't_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%u_6_loc = alloca i32 1"   --->   Operation 25 'alloca' 'u_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%v_7_loc = alloca i32 1"   --->   Operation 26 'alloca' 'v_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %mc_1_offset_read, i2 0" [src/generic/fp_generic.c:181]   --->   Operation 27 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %mc_0_offset_read, i2 0" [src/generic/fp_generic.c:181]   --->   Operation 28 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%call_ln181 = call void @rdc_mont.81.82_Pipeline_VITIS_LOOP_180_1, i64 %mc_1, i3 %tmp_2, i64 %mc_0, i3 %tmp_4, i1 %mc_0_offset_read, i1 %mc_1_offset_read" [src/generic/fp_generic.c:181]   --->   Operation 29 'call' 'call_ln181' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 30 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %u" [src/generic/fp_generic.c:178]   --->   Operation 31 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 0, i4 %i_1" [src/generic/fp_generic.c:177]   --->   Operation 32 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.91>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %mc_1_offset_read, i2 3" [src/generic/fp_generic.c:223]   --->   Operation 33 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i3 %tmp_3" [src/generic/fp_generic.c:223]   --->   Operation 34 'zext' 'zext_ln223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%mc_1_addr = getelementptr i64 %mc_1, i32 0, i32 %zext_ln223" [src/generic/fp_generic.c:223]   --->   Operation 35 'getelementptr' 'mc_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (4.91ns)   --->   "%call_ln181 = call void @rdc_mont.81.82_Pipeline_VITIS_LOOP_180_1, i64 %mc_1, i3 %tmp_2, i64 %mc_0, i3 %tmp_4, i1 %mc_0_offset_read, i1 %mc_1_offset_read" [src/generic/fp_generic.c:181]   --->   Operation 36 'call' 'call_ln181' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln184 = br void %VITIS_LOOP_185_3" [src/generic/fp_generic.c:184]   --->   Operation 37 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [src/generic/fp_generic.c:184]   --->   Operation 38 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%u_8 = load i64 %u"   --->   Operation 39 'load' 'u_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%v_8 = load i64 %v"   --->   Operation 40 'load' 'v_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.73ns)   --->   "%icmp_ln184 = icmp_eq  i4 %i, i4 8" [src/generic/fp_generic.c:184]   --->   Operation 41 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.73ns)   --->   "%add_ln184 = add i4 %i, i4 1" [src/generic/fp_generic.c:184]   --->   Operation 42 'add' 'add_ln184' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %icmp_ln184, void %VITIS_LOOP_185_3.split, void %for.body56.preheader" [src/generic/fp_generic.c:184]   --->   Operation 43 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i4 %i" [src/generic/fp_generic.c:184]   --->   Operation 44 'trunc' 'trunc_ln184' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln184_1 = trunc i4 %i" [src/generic/fp_generic.c:184]   --->   Operation 45 'trunc' 'trunc_ln184_1' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%lshr_ln177_1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i, i32 1, i32 2" [src/generic/fp_generic.c:177]   --->   Operation 46 'partselect' 'lshr_ln177_1' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln185_1 = zext i3 %trunc_ln184" [src/generic/fp_generic.c:185]   --->   Operation 47 'zext' 'zext_ln185_1' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.65ns)   --->   "%add_ln185 = add i4 %zext_ln185_1, i4 14" [src/generic/fp_generic.c:185]   --->   Operation 48 'add' 'add_ln185' <Predicate = (!icmp_ln184)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [2/2] (3.97ns)   --->   "%call_ln184 = call void @rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3, i64 %v_8, i64 %u_8, i3 %trunc_ln184, i4 %add_ln185, i1 %mc_0_offset_read, i64 %mc_0, i1 %mc_1_offset_read, i64 %mc_1, i3 %trunc_ln184, i64 %v_7_loc, i64 %u_6_loc, i64 %t_1_loc, i64 %p503p1_1" [src/generic/fp_generic.c:184]   --->   Operation 49 'call' 'call_ln184' <Predicate = (!icmp_ln184)> <Delay = 3.97> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%count = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 50 'alloca' 'count' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%u_1 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 51 'alloca' 'u_1' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%v_3 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 52 'alloca' 'v_3' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 53 'alloca' 'indvars_iv' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 54 'alloca' 'i_2' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 8, i4 %i_2" [src/generic/fp_generic.c:177]   --->   Operation 55 'store' 'store_ln177' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 1, i4 %indvars_iv"   --->   Operation 56 'store' 'store_ln0' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_8, i64 %v_3" [src/generic/fp_generic.c:178]   --->   Operation 57 'store' 'store_ln178' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_8, i64 %u_1" [src/generic/fp_generic.c:178]   --->   Operation 58 'store' 'store_ln178' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln177 = store i32 3, i32 %count" [src/generic/fp_generic.c:177]   --->   Operation 59 'store' 'store_ln177' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.body56" [src/generic/fp_generic.c:202]   --->   Operation 60 'br' 'br_ln202' <Predicate = (icmp_ln184)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i3 %trunc_ln184" [src/generic/fp_generic.c:185]   --->   Operation 61 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln184 = call void @rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3, i64 %v_8, i64 %u_8, i3 %trunc_ln184, i4 %add_ln185, i1 %mc_0_offset_read, i64 %mc_0, i1 %mc_1_offset_read, i64 %mc_1, i3 %trunc_ln184, i64 %v_7_loc, i64 %u_6_loc, i64 %t_1_loc, i64 %p503p1_1" [src/generic/fp_generic.c:184]   --->   Operation 62 'call' 'call_ln184' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%ma_addr_1 = getelementptr i64 %ma, i32 0, i32 %zext_ln185" [src/generic/fp_generic.c:193]   --->   Operation 63 'getelementptr' 'ma_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (3.25ns)   --->   "%ma_load_1 = load i4 %ma_addr_1" [src/generic/fp_generic.c:193]   --->   Operation 64 'load' 'ma_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 6.77>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%v_7_loc_load = load i64 %v_7_loc"   --->   Operation 65 'load' 'v_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/2] ( I:3.25ns O:3.25ns )   --->   "%ma_load_1 = load i4 %ma_addr_1" [src/generic/fp_generic.c:193]   --->   Operation 66 'load' 'ma_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_5 : Operation 67 [1/1] (3.52ns)   --->   "%v_10 = add i64 %ma_load_1, i64 %v_7_loc_load" [src/generic/fp_generic.c:193]   --->   Operation 67 'add' 'v_10' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.04>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:177]   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln177' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/generic/fp_generic.c:184]   --->   Operation 69 'specloopname' 'specloopname_ln184' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%u_6_loc_load = load i64 %u_6_loc"   --->   Operation 70 'load' 'u_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%t_1_loc_load = load i64 %t_1_loc"   --->   Operation 71 'load' 't_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node v_14)   --->   "%xor_ln105 = xor i64 %v_7_loc_load, i64 %v_10" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 72 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node v_14)   --->   "%xor_ln105_1 = xor i64 %ma_load_1, i64 %v_7_loc_load" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 73 'xor' 'xor_ln105_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node v_14)   --->   "%or_ln105 = or i64 %xor_ln105_1, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 74 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node v_14)   --->   "%xor_ln105_2 = xor i64 %or_ln105, i64 %v_10" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 75 'xor' 'xor_ln105_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node v_14)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_2, i32 63" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 76 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node v_14)   --->   "%zext_ln105 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 77 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (3.52ns) (out node of the LUT)   --->   "%v_14 = add i64 %u_6_loc_load, i64 %zext_ln105" [src/generic/fp_generic.c:194]   --->   Operation 78 'add' 'v_14' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node u_12)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %v_14, i64 63" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 79 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node u_12)   --->   "%xor_ln105_20 = xor i1 %bit_sel1, i1 1" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 80 'xor' 'xor_ln105_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node u_12)   --->   "%trunc_ln105 = trunc i64 %v_14" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 81 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node u_12)   --->   "%xor_ln105_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_20, i63 %trunc_ln105" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 82 'bitconcatenate' 'xor_ln105_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node u_12)   --->   "%and_ln105 = and i64 %u_6_loc_load, i64 %xor_ln105_3" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 83 'and' 'and_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node u_12)   --->   "%carry_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 84 'bitselect' 'carry_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node u_12)   --->   "%zext_ln105_6 = zext i1 %carry_5" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 85 'zext' 'zext_ln105_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (3.52ns) (out node of the LUT)   --->   "%u_12 = add i64 %t_1_loc_load, i64 %zext_ln105_6" [src/generic/fp_generic.c:195]   --->   Operation 86 'add' 'u_12' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %mc_0_offset_read, i2 %lshr_ln177_1" [src/generic/fp_generic.c:196]   --->   Operation 87 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i3 %tmp_7" [src/generic/fp_generic.c:196]   --->   Operation 88 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%mc_0_addr = getelementptr i64 %mc_0, i32 0, i32 %zext_ln196" [src/generic/fp_generic.c:196]   --->   Operation 89 'getelementptr' 'mc_0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %mc_1_offset_read, i2 %lshr_ln177_1" [src/generic/fp_generic.c:196]   --->   Operation 90 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i3 %tmp_8" [src/generic/fp_generic.c:196]   --->   Operation 91 'zext' 'zext_ln196_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%mc_1_addr_1 = getelementptr i64 %mc_1, i32 0, i32 %zext_ln196_1" [src/generic/fp_generic.c:196]   --->   Operation 92 'getelementptr' 'mc_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln196 = br i1 %trunc_ln184_1, void %arrayidx506.case.0, void %arrayidx506.case.1" [src/generic/fp_generic.c:196]   --->   Operation 93 'br' 'br_ln196' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln196 = store i64 %v_10, i3 %mc_0_addr" [src/generic/fp_generic.c:196]   --->   Operation 94 'store' 'store_ln196' <Predicate = (!trunc_ln184_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln196 = br void %arrayidx506.exit" [src/generic/fp_generic.c:196]   --->   Operation 95 'br' 'br_ln196' <Predicate = (!trunc_ln184_1)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln196 = store i64 %v_10, i3 %mc_1_addr_1" [src/generic/fp_generic.c:196]   --->   Operation 96 'store' 'store_ln196' <Predicate = (trunc_ln184_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln196 = br void %arrayidx506.exit" [src/generic/fp_generic.c:196]   --->   Operation 97 'br' 'br_ln196' <Predicate = (trunc_ln184_1)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_14, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 98 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %add_ln184, i4 %i_1" [src/generic/fp_generic.c:177]   --->   Operation 99 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_12, i64 %u" [src/generic/fp_generic.c:178]   --->   Operation 100 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln184 = br void %VITIS_LOOP_185_3" [src/generic/fp_generic.c:184]   --->   Operation 101 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 5.80>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i_2" [src/generic/fp_generic.c:202]   --->   Operation 102 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (1.73ns)   --->   "%icmp_ln202 = icmp_eq  i4 %i_3, i4 15" [src/generic/fp_generic.c:202]   --->   Operation 103 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln202, void %for.body56.split, void %for.end120" [src/generic/fp_generic.c:202]   --->   Operation 104 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%count_load = load i32 %count" [src/generic/fp_generic.c:204]   --->   Operation 105 'load' 'count_load' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (2.55ns)   --->   "%icmp_ln203 = icmp_ne  i32 %count_load, i32 0" [src/generic/fp_generic.c:203]   --->   Operation 106 'icmp' 'icmp_ln203' <Predicate = (!icmp_ln202)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (2.55ns)   --->   "%add_ln204 = add i32 %count_load, i32 4294967295" [src/generic/fp_generic.c:204]   --->   Operation 107 'add' 'add_ln204' <Predicate = (!icmp_ln202)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.69ns)   --->   "%count_1 = select i1 %icmp_ln203, i32 %add_ln204, i32 0" [src/generic/fp_generic.c:203]   --->   Operation 108 'select' 'count_1' <Predicate = (!icmp_ln202)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (2.55ns)   --->   "%sub66 = sub i32 8, i32 %count_1" [src/generic/fp_generic.c:203]   --->   Operation 109 'sub' 'sub66' <Predicate = (!icmp_ln202)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%ma_addr = getelementptr i64 %ma, i32 0, i32 15" [src/generic/fp_generic.c:222]   --->   Operation 110 'getelementptr' 'ma_addr' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_8 : Operation 111 [2/2] (3.25ns)   --->   "%ma_load = load i4 %ma_addr" [src/generic/fp_generic.c:222]   --->   Operation 111 'load' 'ma_load' <Predicate = (icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 9 <SV = 4> <Delay = 5.56>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%u_1_load = load i64 %u_1"   --->   Operation 112 'load' 'u_1_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%v_3_load_1 = load i64 %v_3"   --->   Operation 113 'load' 'v_3_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i4 %indvars_iv" [src/generic/fp_generic.c:202]   --->   Operation 114 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i4 %indvars_iv_load" [src/generic/fp_generic.c:202]   --->   Operation 115 'trunc' 'trunc_ln202' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln202_2 = trunc i4 %i_3" [src/generic/fp_generic.c:202]   --->   Operation 116 'trunc' 'trunc_ln202_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [2/2] (5.56ns)   --->   "%call_ln202 = call void @rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5, i3 %trunc_ln202, i64 %v_3_load_1, i64 %u_1_load, i32 %sub66, i3 %tmp_4, i64 %mc_0, i3 %tmp_2, i64 %mc_1, i3 %trunc_ln202_2, i64 %v_10_loc, i64 %u_9_loc, i64 %t_6_loc, i64 %p503p1_1" [src/generic/fp_generic.c:202]   --->   Operation 117 'call' 'call_ln202' <Predicate = true> <Delay = 5.56> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 5> <Delay = 3.25>
ST_10 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln202 = call void @rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5, i3 %trunc_ln202, i64 %v_3_load_1, i64 %u_1_load, i32 %sub66, i3 %tmp_4, i64 %mc_0, i3 %tmp_2, i64 %mc_1, i3 %trunc_ln202_2, i64 %v_10_loc, i64 %u_9_loc, i64 %t_6_loc, i64 %p503p1_1" [src/generic/fp_generic.c:202]   --->   Operation 118 'call' 'call_ln202' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i4 %i_3" [src/generic/fp_generic.c:214]   --->   Operation 119 'zext' 'zext_ln214' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%ma_addr_2 = getelementptr i64 %ma, i32 0, i32 %zext_ln214" [src/generic/fp_generic.c:214]   --->   Operation 120 'getelementptr' 'ma_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [2/2] (3.25ns)   --->   "%ma_load_2 = load i4 %ma_addr_2" [src/generic/fp_generic.c:214]   --->   Operation 121 'load' 'ma_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 11 <SV = 6> <Delay = 6.77>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%v_10_loc_load = load i64 %v_10_loc"   --->   Operation 122 'load' 'v_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/2] ( I:3.25ns O:3.25ns )   --->   "%ma_load_2 = load i4 %ma_addr_2" [src/generic/fp_generic.c:214]   --->   Operation 123 'load' 'ma_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_11 : Operation 124 [1/1] (3.52ns)   --->   "%v_13 = add i64 %ma_load_2, i64 %v_10_loc_load" [src/generic/fp_generic.c:214]   --->   Operation 124 'add' 'v_13' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 7.04>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln202_1 = trunc i4 %i_3" [src/generic/fp_generic.c:202]   --->   Operation 125 'trunc' 'trunc_ln202_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7" [src/generic/fp_generic.c:177]   --->   Operation 126 'speclooptripcount' 'speclooptripcount_ln177' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln202 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [src/generic/fp_generic.c:202]   --->   Operation 127 'specloopname' 'specloopname_ln202' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%u_9_loc_load = load i64 %u_9_loc"   --->   Operation 128 'load' 'u_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%t_6_loc_load = load i64 %t_6_loc"   --->   Operation 129 'load' 't_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_11 = xor i64 %v_10_loc_load, i64 %v_13" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 130 'xor' 'xor_ln105_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_12 = xor i64 %ma_load_2, i64 %v_10_loc_load" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 131 'xor' 'xor_ln105_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105_3 = or i64 %xor_ln105_12, i64 %xor_ln105_11" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 132 'or' 'or_ln105_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_13 = xor i64 %or_ln105_3, i64 %v_13" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 133 'xor' 'xor_ln105_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_13, i32 63" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 134 'bitselect' 'carry_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_7 = zext i1 %carry_6" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 135 'zext' 'zext_ln105_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %u_9_loc_load, i64 %zext_ln105_7" [src/generic/fp_generic.c:215]   --->   Operation 136 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 137 'bitselect' 'bit_sel7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln105_21 = xor i1 %bit_sel7, i1 1" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 138 'xor' 'xor_ln105_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln105_5 = trunc i64 %tempReg" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 139 'trunc' 'trunc_ln105_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln105_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_21, i63 %trunc_ln105_5" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 140 'bitconcatenate' 'xor_ln105_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln105_1 = and i64 %u_9_loc_load, i64 %xor_ln105_s" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 141 'and' 'and_ln105_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%carry_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105_1, i32 63" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 142 'bitselect' 'carry_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln105_8 = zext i1 %carry_7" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 143 'zext' 'zext_ln105_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (3.52ns) (out node of the LUT)   --->   "%t = add i64 %t_6_loc_load, i64 %zext_ln105_8" [src/generic/fp_generic.c:216]   --->   Operation 144 'add' 't' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_3, i32 1, i32 2" [src/generic/fp_generic.c:217]   --->   Operation 145 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %mc_0_offset_read, i2 %lshr_ln2" [src/generic/fp_generic.c:217]   --->   Operation 146 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i3 %tmp_s" [src/generic/fp_generic.c:217]   --->   Operation 147 'zext' 'zext_ln217' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%mc_0_addr_1 = getelementptr i64 %mc_0, i32 0, i32 %zext_ln217" [src/generic/fp_generic.c:217]   --->   Operation 148 'getelementptr' 'mc_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %mc_1_offset_read, i2 %lshr_ln2" [src/generic/fp_generic.c:217]   --->   Operation 149 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln217_1 = zext i3 %tmp_15" [src/generic/fp_generic.c:217]   --->   Operation 150 'zext' 'zext_ln217_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%mc_1_addr_2 = getelementptr i64 %mc_1, i32 0, i32 %zext_ln217_1" [src/generic/fp_generic.c:217]   --->   Operation 151 'getelementptr' 'mc_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %trunc_ln202_1, void %arrayidx11710.case.0, void %arrayidx11710.case.1" [src/generic/fp_generic.c:217]   --->   Operation 152 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln217 = store i64 %v_13, i3 %mc_0_addr_1" [src/generic/fp_generic.c:217]   --->   Operation 153 'store' 'store_ln217' <Predicate = (!trunc_ln202_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx11710.exit" [src/generic/fp_generic.c:217]   --->   Operation 154 'br' 'br_ln217' <Predicate = (!trunc_ln202_1)> <Delay = 0.00>
ST_12 : Operation 155 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln217 = store i64 %v_13, i3 %mc_1_addr_2" [src/generic/fp_generic.c:217]   --->   Operation 155 'store' 'store_ln217' <Predicate = (trunc_ln202_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx11710.exit" [src/generic/fp_generic.c:217]   --->   Operation 156 'br' 'br_ln217' <Predicate = (trunc_ln202_1)> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%indvars_iv_load_1 = load i4 %indvars_iv" [src/generic/fp_generic.c:202]   --->   Operation 157 'load' 'indvars_iv_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (1.73ns)   --->   "%add_ln202 = add i4 %i_3, i4 1" [src/generic/fp_generic.c:202]   --->   Operation 158 'add' 'add_ln202' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (1.73ns)   --->   "%add_ln202_1 = add i4 %indvars_iv_load_1, i4 1" [src/generic/fp_generic.c:202]   --->   Operation 159 'add' 'add_ln202_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %add_ln202, i4 %i_2" [src/generic/fp_generic.c:177]   --->   Operation 160 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 161 [1/1] (1.58ns)   --->   "%store_ln202 = store i4 %add_ln202_1, i4 %indvars_iv" [src/generic/fp_generic.c:202]   --->   Operation 161 'store' 'store_ln202' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 162 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %tempReg, i64 %v_3" [src/generic/fp_generic.c:178]   --->   Operation 162 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 163 [1/1] (1.58ns)   --->   "%store_ln177 = store i32 %count_1, i32 %count" [src/generic/fp_generic.c:177]   --->   Operation 163 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>

State 13 <SV = 8> <Delay = 1.58>
ST_13 : Operation 164 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %t, i64 %u_1" [src/generic/fp_generic.c:178]   --->   Operation 164 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.body56" [src/generic/fp_generic.c:202]   --->   Operation 165 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>

State 14 <SV = 4> <Delay = 3.25>
ST_14 : Operation 166 [1/2] ( I:3.25ns O:3.25ns )   --->   "%ma_load = load i4 %ma_addr" [src/generic/fp_generic.c:222]   --->   Operation 166 'load' 'ma_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 15 <SV = 5> <Delay = 5.84>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%v_3_load = load i64 %v_3" [src/generic/fp_generic.c:222]   --->   Operation 167 'load' 'v_3_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (3.52ns)   --->   "%v_12 = add i64 %ma_load, i64 %v_3_load" [src/generic/fp_generic.c:222]   --->   Operation 168 'add' 'v_12' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln223 = store i64 %v_12, i3 %mc_1_addr" [src/generic/fp_generic.c:223]   --->   Operation 169 'store' 'store_ln223' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln224 = ret" [src/generic/fp_generic.c:224]   --->   Operation 170 'ret' 'ret_ln224' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ma]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mc_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mc_0_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mc_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mc_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                     (alloca           ) [ 0111111100000000]
u                       (alloca           ) [ 0111111100000000]
v                       (alloca           ) [ 0111111100000000]
mc_1_offset_read        (read             ) [ 0011111111111100]
mc_0_offset_read        (read             ) [ 0011111111111100]
t_6_loc                 (alloca           ) [ 0011111111111100]
u_9_loc                 (alloca           ) [ 0011111111111100]
v_10_loc                (alloca           ) [ 0011111111111100]
t_1_loc                 (alloca           ) [ 0011111100000000]
u_6_loc                 (alloca           ) [ 0011111100000000]
v_7_loc                 (alloca           ) [ 0011111100000000]
tmp_2                   (bitconcatenate   ) [ 0011111111111100]
tmp_4                   (bitconcatenate   ) [ 0011111111111100]
store_ln178             (store            ) [ 0000000000000000]
store_ln178             (store            ) [ 0000000000000000]
store_ln177             (store            ) [ 0000000000000000]
tmp_3                   (bitconcatenate   ) [ 0000000000000000]
zext_ln223              (zext             ) [ 0000000000000000]
mc_1_addr               (getelementptr    ) [ 0001111111111111]
call_ln181              (call             ) [ 0000000000000000]
br_ln184                (br               ) [ 0000000000000000]
i                       (load             ) [ 0000000000000000]
u_8                     (load             ) [ 0000100000000000]
v_8                     (load             ) [ 0000100000000000]
icmp_ln184              (icmp             ) [ 0001111100000000]
add_ln184               (add              ) [ 0000111000000000]
br_ln184                (br               ) [ 0000000000000000]
trunc_ln184             (trunc            ) [ 0000100000000000]
trunc_ln184_1           (trunc            ) [ 0000111000000000]
lshr_ln177_1            (partselect       ) [ 0000111000000000]
zext_ln185_1            (zext             ) [ 0000000000000000]
add_ln185               (add              ) [ 0000100000000000]
count                   (alloca           ) [ 0001111111111100]
u_1                     (alloca           ) [ 0001111111111100]
v_3                     (alloca           ) [ 0001111111111111]
indvars_iv              (alloca           ) [ 0001111111111100]
i_2                     (alloca           ) [ 0001111111111100]
store_ln177             (store            ) [ 0000000000000000]
store_ln0               (store            ) [ 0000000000000000]
store_ln178             (store            ) [ 0000000000000000]
store_ln178             (store            ) [ 0000000000000000]
store_ln177             (store            ) [ 0000000000000000]
br_ln202                (br               ) [ 0000000000000000]
zext_ln185              (zext             ) [ 0000000000000000]
call_ln184              (call             ) [ 0000000000000000]
ma_addr_1               (getelementptr    ) [ 0000010000000000]
v_7_loc_load            (load             ) [ 0000001000000000]
ma_load_1               (load             ) [ 0000001000000000]
v_10                    (add              ) [ 0000001000000000]
speclooptripcount_ln177 (speclooptripcount) [ 0000000000000000]
specloopname_ln184      (specloopname     ) [ 0000000000000000]
u_6_loc_load            (load             ) [ 0000000000000000]
t_1_loc_load            (load             ) [ 0000000000000000]
xor_ln105               (xor              ) [ 0000000000000000]
xor_ln105_1             (xor              ) [ 0000000000000000]
or_ln105                (or               ) [ 0000000000000000]
xor_ln105_2             (xor              ) [ 0000000000000000]
carry                   (bitselect        ) [ 0000000000000000]
zext_ln105              (zext             ) [ 0000000000000000]
v_14                    (add              ) [ 0000000000000000]
bit_sel1                (bitselect        ) [ 0000000000000000]
xor_ln105_20            (xor              ) [ 0000000000000000]
trunc_ln105             (trunc            ) [ 0000000000000000]
xor_ln105_3             (bitconcatenate   ) [ 0000000000000000]
and_ln105               (and              ) [ 0000000000000000]
carry_5                 (bitselect        ) [ 0000000000000000]
zext_ln105_6            (zext             ) [ 0000000000000000]
u_12                    (add              ) [ 0000000100000000]
tmp_7                   (bitconcatenate   ) [ 0000000000000000]
zext_ln196              (zext             ) [ 0000000000000000]
mc_0_addr               (getelementptr    ) [ 0000000000000000]
tmp_8                   (bitconcatenate   ) [ 0000000000000000]
zext_ln196_1            (zext             ) [ 0000000000000000]
mc_1_addr_1             (getelementptr    ) [ 0000000000000000]
br_ln196                (br               ) [ 0000000000000000]
store_ln196             (store            ) [ 0000000000000000]
br_ln196                (br               ) [ 0000000000000000]
store_ln196             (store            ) [ 0000000000000000]
br_ln196                (br               ) [ 0000000000000000]
store_ln178             (store            ) [ 0000000000000000]
store_ln177             (store            ) [ 0000000000000000]
store_ln178             (store            ) [ 0000000000000000]
br_ln184                (br               ) [ 0000000000000000]
i_3                     (load             ) [ 0000000001111000]
icmp_ln202              (icmp             ) [ 0000000011111100]
br_ln202                (br               ) [ 0000000000000000]
count_load              (load             ) [ 0000000000000000]
icmp_ln203              (icmp             ) [ 0000000000000000]
add_ln204               (add              ) [ 0000000000000000]
count_1                 (select           ) [ 0000000001111000]
sub66                   (sub              ) [ 0000000001100000]
ma_addr                 (getelementptr    ) [ 0000000000000010]
u_1_load                (load             ) [ 0000000000100000]
v_3_load_1              (load             ) [ 0000000000100000]
indvars_iv_load         (load             ) [ 0000000000000000]
trunc_ln202             (trunc            ) [ 0000000000100000]
trunc_ln202_2           (trunc            ) [ 0000000000100000]
call_ln202              (call             ) [ 0000000000000000]
zext_ln214              (zext             ) [ 0000000000000000]
ma_addr_2               (getelementptr    ) [ 0000000000010000]
v_10_loc_load           (load             ) [ 0000000000001000]
ma_load_2               (load             ) [ 0000000000001000]
v_13                    (add              ) [ 0000000000001000]
trunc_ln202_1           (trunc            ) [ 0000000011111100]
speclooptripcount_ln177 (speclooptripcount) [ 0000000000000000]
specloopname_ln202      (specloopname     ) [ 0000000000000000]
u_9_loc_load            (load             ) [ 0000000000000000]
t_6_loc_load            (load             ) [ 0000000000000000]
xor_ln105_11            (xor              ) [ 0000000000000000]
xor_ln105_12            (xor              ) [ 0000000000000000]
or_ln105_3              (or               ) [ 0000000000000000]
xor_ln105_13            (xor              ) [ 0000000000000000]
carry_6                 (bitselect        ) [ 0000000000000000]
zext_ln105_7            (zext             ) [ 0000000000000000]
tempReg                 (add              ) [ 0000000000000000]
bit_sel7                (bitselect        ) [ 0000000000000000]
xor_ln105_21            (xor              ) [ 0000000000000000]
trunc_ln105_5           (trunc            ) [ 0000000000000000]
xor_ln105_s             (bitconcatenate   ) [ 0000000000000000]
and_ln105_1             (and              ) [ 0000000000000000]
carry_7                 (bitselect        ) [ 0000000000000000]
zext_ln105_8            (zext             ) [ 0000000000000000]
t                       (add              ) [ 0000000000000100]
lshr_ln2                (partselect       ) [ 0000000000000000]
tmp_s                   (bitconcatenate   ) [ 0000000000000000]
zext_ln217              (zext             ) [ 0000000000000000]
mc_0_addr_1             (getelementptr    ) [ 0000000000000000]
tmp_15                  (bitconcatenate   ) [ 0000000000000000]
zext_ln217_1            (zext             ) [ 0000000000000000]
mc_1_addr_2             (getelementptr    ) [ 0000000000000000]
br_ln217                (br               ) [ 0000000000000000]
store_ln217             (store            ) [ 0000000000000000]
br_ln217                (br               ) [ 0000000000000000]
store_ln217             (store            ) [ 0000000000000000]
br_ln217                (br               ) [ 0000000000000000]
indvars_iv_load_1       (load             ) [ 0000000000000000]
add_ln202               (add              ) [ 0000000000000000]
add_ln202_1             (add              ) [ 0000000000000000]
store_ln177             (store            ) [ 0000000000000000]
store_ln202             (store            ) [ 0000000000000000]
store_ln178             (store            ) [ 0000000000000000]
store_ln177             (store            ) [ 0000000000000000]
store_ln178             (store            ) [ 0000000000000000]
br_ln202                (br               ) [ 0000000000000000]
ma_load                 (load             ) [ 0000000000000001]
v_3_load                (load             ) [ 0000000000000000]
v_12                    (add              ) [ 0000000000000000]
store_ln223             (store            ) [ 0000000000000000]
ret_ln224               (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ma">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ma"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mc_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mc_0_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc_0_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mc_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mc_1_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc_1_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p503p1_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont.81.82_Pipeline_VITIS_LOOP_180_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont.81.82_Pipeline_VITIS_LOOP_206_5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="u_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="v_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="t_6_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_6_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="u_9_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_9_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="v_10_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_10_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="t_1_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_1_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="u_6_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_6_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="v_7_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_7_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="count_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="u_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_1/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="v_3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_3/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvars_iv_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="mc_1_offset_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mc_1_offset_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="mc_0_offset_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mc_0_offset_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="mc_1_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="3" slack="0"/>
<pin id="150" dir="1" index="3" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mc_1_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="ma_addr_1_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="3" slack="0"/>
<pin id="157" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ma_addr_1/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ma_load_1/4 ma_load/8 ma_load_2/10 "/>
</bind>
</comp>

<comp id="166" class="1004" name="mc_0_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mc_0_addr/6 "/>
</bind>
</comp>

<comp id="173" class="1004" name="mc_1_addr_1_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="3" slack="0"/>
<pin id="177" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mc_1_addr_1/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="1"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/6 store_ln217/12 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/6 store_ln217/12 store_ln223/15 "/>
</bind>
</comp>

<comp id="192" class="1004" name="ma_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ma_addr/8 "/>
</bind>
</comp>

<comp id="201" class="1004" name="ma_addr_2_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="4" slack="0"/>
<pin id="205" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ma_addr_2/10 "/>
</bind>
</comp>

<comp id="209" class="1004" name="mc_0_addr_1_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="3" slack="0"/>
<pin id="213" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mc_0_addr_1/12 "/>
</bind>
</comp>

<comp id="216" class="1004" name="mc_1_addr_2_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="3" slack="0"/>
<pin id="220" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mc_1_addr_2/12 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_180_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="0"/>
<pin id="228" dir="0" index="2" bw="3" slack="0"/>
<pin id="229" dir="0" index="3" bw="64" slack="0"/>
<pin id="230" dir="0" index="4" bw="3" slack="0"/>
<pin id="231" dir="0" index="5" bw="1" slack="0"/>
<pin id="232" dir="0" index="6" bw="1" slack="0"/>
<pin id="233" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln181/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_185_3_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="64" slack="0"/>
<pin id="242" dir="0" index="2" bw="64" slack="0"/>
<pin id="243" dir="0" index="3" bw="3" slack="0"/>
<pin id="244" dir="0" index="4" bw="4" slack="0"/>
<pin id="245" dir="0" index="5" bw="1" slack="2"/>
<pin id="246" dir="0" index="6" bw="64" slack="0"/>
<pin id="247" dir="0" index="7" bw="1" slack="2"/>
<pin id="248" dir="0" index="8" bw="64" slack="0"/>
<pin id="249" dir="0" index="9" bw="3" slack="0"/>
<pin id="250" dir="0" index="10" bw="64" slack="2"/>
<pin id="251" dir="0" index="11" bw="64" slack="2"/>
<pin id="252" dir="0" index="12" bw="64" slack="2"/>
<pin id="253" dir="0" index="13" bw="64" slack="0"/>
<pin id="254" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln184/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_206_5_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="3" slack="0"/>
<pin id="262" dir="0" index="2" bw="64" slack="0"/>
<pin id="263" dir="0" index="3" bw="64" slack="0"/>
<pin id="264" dir="0" index="4" bw="32" slack="1"/>
<pin id="265" dir="0" index="5" bw="3" slack="4"/>
<pin id="266" dir="0" index="6" bw="64" slack="0"/>
<pin id="267" dir="0" index="7" bw="3" slack="4"/>
<pin id="268" dir="0" index="8" bw="64" slack="0"/>
<pin id="269" dir="0" index="9" bw="3" slack="0"/>
<pin id="270" dir="0" index="10" bw="64" slack="4"/>
<pin id="271" dir="0" index="11" bw="64" slack="4"/>
<pin id="272" dir="0" index="12" bw="64" slack="4"/>
<pin id="273" dir="0" index="13" bw="64" slack="0"/>
<pin id="274" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln202/9 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="2"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_3_load_1/9 v_3_load/15 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="2"/>
<pin id="285" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_load/9 indvars_iv_load_1/12 "/>
</bind>
</comp>

<comp id="286" class="1005" name="reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="1"/>
<pin id="288" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ma_load_1 ma_load_2 ma_load "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_4_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln178_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="64" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln178_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln177_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_3_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="1"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln223_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="i_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="2"/>
<pin id="337" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="u_8_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="2"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_8/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="v_8_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="2"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_8/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln184_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="4" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln184/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln184_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln184/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="trunc_ln184_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln184/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln184_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln184_1/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="lshr_ln177_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="0"/>
<pin id="370" dir="0" index="1" bw="4" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="0" index="3" bw="3" slack="0"/>
<pin id="373" dir="1" index="4" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln177_1/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln185_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185_1/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln185_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="3" slack="0"/>
<pin id="384" dir="0" index="1" bw="2" slack="0"/>
<pin id="385" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln177_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="0" index="1" bw="4" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln0_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="4" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln178_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="0"/>
<pin id="401" dir="0" index="1" bw="64" slack="0"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln178_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="0"/>
<pin id="406" dir="0" index="1" bw="64" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln177_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln185_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="v_7_loc_load_load_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="4"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_7_loc_load/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="v_10_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="0"/>
<pin id="423" dir="0" index="1" bw="64" slack="0"/>
<pin id="424" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_10/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="u_6_loc_load_load_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="64" slack="5"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_6_loc_load/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="t_1_loc_load_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="5"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_1_loc_load/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="xor_ln105_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="435" dir="0" index="1" bw="64" slack="1"/>
<pin id="436" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="xor_ln105_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="1"/>
<pin id="439" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="440" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_1/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="or_ln105_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="0"/>
<pin id="444" dir="0" index="1" bw="64" slack="0"/>
<pin id="445" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="xor_ln105_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="0"/>
<pin id="450" dir="0" index="1" bw="64" slack="1"/>
<pin id="451" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_2/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="carry_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="64" slack="0"/>
<pin id="456" dir="0" index="2" bw="7" slack="0"/>
<pin id="457" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln105_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="v_14_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_14/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="bit_sel1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="64" slack="0"/>
<pin id="474" dir="0" index="2" bw="7" slack="0"/>
<pin id="475" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="xor_ln105_20_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_20/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln105_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="0"/>
<pin id="487" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="xor_ln105_3_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="64" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="0" index="2" bw="63" slack="0"/>
<pin id="493" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_3/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="and_ln105_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="0"/>
<pin id="499" dir="0" index="1" bw="64" slack="0"/>
<pin id="500" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="carry_5_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="64" slack="0"/>
<pin id="506" dir="0" index="2" bw="7" slack="0"/>
<pin id="507" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry_5/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln105_6_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_6/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="u_12_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u_12/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_7_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="3" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="5"/>
<pin id="524" dir="0" index="2" bw="2" slack="3"/>
<pin id="525" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln196_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="0"/>
<pin id="529" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_8_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="3" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="5"/>
<pin id="535" dir="0" index="2" bw="2" slack="3"/>
<pin id="536" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln196_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="3" slack="0"/>
<pin id="540" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196_1/6 "/>
</bind>
</comp>

<comp id="543" class="1004" name="store_ln178_store_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="0"/>
<pin id="545" dir="0" index="1" bw="64" slack="5"/>
<pin id="546" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln177_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="3"/>
<pin id="550" dir="0" index="1" bw="4" slack="5"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln178_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="1"/>
<pin id="554" dir="0" index="1" bw="64" slack="6"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/7 "/>
</bind>
</comp>

<comp id="556" class="1004" name="i_3_load_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="1"/>
<pin id="558" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/8 "/>
</bind>
</comp>

<comp id="559" class="1004" name="icmp_ln202_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="0"/>
<pin id="561" dir="0" index="1" bw="4" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/8 "/>
</bind>
</comp>

<comp id="565" class="1004" name="count_load_load_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/8 "/>
</bind>
</comp>

<comp id="568" class="1004" name="icmp_ln203_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln204_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="count_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="0" index="2" bw="32" slack="0"/>
<pin id="584" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_1/8 "/>
</bind>
</comp>

<comp id="588" class="1004" name="sub66_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub66/8 "/>
</bind>
</comp>

<comp id="594" class="1004" name="u_1_load_load_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="2"/>
<pin id="596" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_1_load/9 "/>
</bind>
</comp>

<comp id="598" class="1004" name="trunc_ln202_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="0"/>
<pin id="600" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln202/9 "/>
</bind>
</comp>

<comp id="603" class="1004" name="trunc_ln202_2_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="605" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln202_2/9 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln214_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="609" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln214/10 "/>
</bind>
</comp>

<comp id="611" class="1004" name="v_10_loc_load_load_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="6"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_10_loc_load/11 "/>
</bind>
</comp>

<comp id="614" class="1004" name="v_13_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="0"/>
<pin id="616" dir="0" index="1" bw="64" slack="0"/>
<pin id="617" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_13/11 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln202_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="622" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln202_1/12 "/>
</bind>
</comp>

<comp id="623" class="1004" name="u_9_loc_load_load_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="7"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_9_loc_load/12 "/>
</bind>
</comp>

<comp id="626" class="1004" name="t_6_loc_load_load_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="7"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_6_loc_load/12 "/>
</bind>
</comp>

<comp id="629" class="1004" name="xor_ln105_11_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="631" dir="0" index="1" bw="64" slack="1"/>
<pin id="632" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_11/12 "/>
</bind>
</comp>

<comp id="633" class="1004" name="xor_ln105_12_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="64" slack="1"/>
<pin id="635" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="636" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_12/12 "/>
</bind>
</comp>

<comp id="638" class="1004" name="or_ln105_3_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="64" slack="0"/>
<pin id="640" dir="0" index="1" bw="64" slack="0"/>
<pin id="641" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_3/12 "/>
</bind>
</comp>

<comp id="644" class="1004" name="xor_ln105_13_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="0"/>
<pin id="646" dir="0" index="1" bw="64" slack="1"/>
<pin id="647" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_13/12 "/>
</bind>
</comp>

<comp id="649" class="1004" name="carry_6_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="64" slack="0"/>
<pin id="652" dir="0" index="2" bw="7" slack="0"/>
<pin id="653" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry_6/12 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln105_7_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_7/12 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tempReg_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="64" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/12 "/>
</bind>
</comp>

<comp id="667" class="1004" name="bit_sel7_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="64" slack="0"/>
<pin id="670" dir="0" index="2" bw="7" slack="0"/>
<pin id="671" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel7/12 "/>
</bind>
</comp>

<comp id="675" class="1004" name="xor_ln105_21_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_21/12 "/>
</bind>
</comp>

<comp id="681" class="1004" name="trunc_ln105_5_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="64" slack="0"/>
<pin id="683" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_5/12 "/>
</bind>
</comp>

<comp id="685" class="1004" name="xor_ln105_s_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="0" index="2" bw="63" slack="0"/>
<pin id="689" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_s/12 "/>
</bind>
</comp>

<comp id="693" class="1004" name="and_ln105_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="64" slack="0"/>
<pin id="695" dir="0" index="1" bw="64" slack="0"/>
<pin id="696" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_1/12 "/>
</bind>
</comp>

<comp id="699" class="1004" name="carry_7_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="64" slack="0"/>
<pin id="702" dir="0" index="2" bw="7" slack="0"/>
<pin id="703" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry_7/12 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln105_8_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_8/12 "/>
</bind>
</comp>

<comp id="711" class="1004" name="t_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="64" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/12 "/>
</bind>
</comp>

<comp id="717" class="1004" name="lshr_ln2_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="2" slack="0"/>
<pin id="719" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="720" dir="0" index="2" bw="1" slack="0"/>
<pin id="721" dir="0" index="3" bw="3" slack="0"/>
<pin id="722" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/12 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_s_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="3" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="7"/>
<pin id="729" dir="0" index="2" bw="2" slack="0"/>
<pin id="730" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln217_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="3" slack="0"/>
<pin id="735" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217/12 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_15_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="3" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="7"/>
<pin id="741" dir="0" index="2" bw="2" slack="0"/>
<pin id="742" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/12 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln217_1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="3" slack="0"/>
<pin id="747" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217_1/12 "/>
</bind>
</comp>

<comp id="750" class="1004" name="add_ln202_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202/12 "/>
</bind>
</comp>

<comp id="755" class="1004" name="add_ln202_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="4" slack="0"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202_1/12 "/>
</bind>
</comp>

<comp id="761" class="1004" name="store_ln177_store_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="4" slack="0"/>
<pin id="763" dir="0" index="1" bw="4" slack="5"/>
<pin id="764" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/12 "/>
</bind>
</comp>

<comp id="766" class="1004" name="store_ln202_store_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="4" slack="0"/>
<pin id="768" dir="0" index="1" bw="4" slack="5"/>
<pin id="769" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/12 "/>
</bind>
</comp>

<comp id="771" class="1004" name="store_ln178_store_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="64" slack="0"/>
<pin id="773" dir="0" index="1" bw="64" slack="5"/>
<pin id="774" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/12 "/>
</bind>
</comp>

<comp id="776" class="1004" name="store_ln177_store_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="4"/>
<pin id="778" dir="0" index="1" bw="32" slack="5"/>
<pin id="779" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/12 "/>
</bind>
</comp>

<comp id="780" class="1004" name="store_ln178_store_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="64" slack="1"/>
<pin id="782" dir="0" index="1" bw="64" slack="6"/>
<pin id="783" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/13 "/>
</bind>
</comp>

<comp id="784" class="1004" name="v_12_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="64" slack="1"/>
<pin id="786" dir="0" index="1" bw="64" slack="0"/>
<pin id="787" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_12/15 "/>
</bind>
</comp>

<comp id="791" class="1005" name="i_1_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="4" slack="0"/>
<pin id="793" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="798" class="1005" name="u_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="64" slack="0"/>
<pin id="800" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="805" class="1005" name="v_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="64" slack="0"/>
<pin id="807" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="812" class="1005" name="mc_1_offset_read_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="1"/>
<pin id="814" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="mc_1_offset_read "/>
</bind>
</comp>

<comp id="821" class="1005" name="mc_0_offset_read_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="1"/>
<pin id="823" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="mc_0_offset_read "/>
</bind>
</comp>

<comp id="829" class="1005" name="t_6_loc_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="64" slack="4"/>
<pin id="831" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="t_6_loc "/>
</bind>
</comp>

<comp id="835" class="1005" name="u_9_loc_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="64" slack="4"/>
<pin id="837" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="u_9_loc "/>
</bind>
</comp>

<comp id="841" class="1005" name="v_10_loc_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="64" slack="4"/>
<pin id="843" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="v_10_loc "/>
</bind>
</comp>

<comp id="847" class="1005" name="t_1_loc_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="64" slack="2"/>
<pin id="849" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="t_1_loc "/>
</bind>
</comp>

<comp id="853" class="1005" name="u_6_loc_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="64" slack="2"/>
<pin id="855" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="u_6_loc "/>
</bind>
</comp>

<comp id="859" class="1005" name="v_7_loc_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="64" slack="2"/>
<pin id="861" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v_7_loc "/>
</bind>
</comp>

<comp id="865" class="1005" name="tmp_2_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="3" slack="1"/>
<pin id="867" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="871" class="1005" name="tmp_4_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="3" slack="1"/>
<pin id="873" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="877" class="1005" name="mc_1_addr_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="3" slack="4"/>
<pin id="879" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="mc_1_addr "/>
</bind>
</comp>

<comp id="891" class="1005" name="add_ln184_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="4" slack="3"/>
<pin id="893" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="add_ln184 "/>
</bind>
</comp>

<comp id="896" class="1005" name="trunc_ln184_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="3" slack="1"/>
<pin id="898" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln184 "/>
</bind>
</comp>

<comp id="903" class="1005" name="trunc_ln184_1_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="3"/>
<pin id="905" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln184_1 "/>
</bind>
</comp>

<comp id="907" class="1005" name="lshr_ln177_1_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="2" slack="3"/>
<pin id="909" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="lshr_ln177_1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="add_ln185_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="4" slack="1"/>
<pin id="915" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln185 "/>
</bind>
</comp>

<comp id="918" class="1005" name="count_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="0"/>
<pin id="920" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="925" class="1005" name="u_1_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="64" slack="0"/>
<pin id="927" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u_1 "/>
</bind>
</comp>

<comp id="932" class="1005" name="v_3_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="64" slack="0"/>
<pin id="934" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_3 "/>
</bind>
</comp>

<comp id="939" class="1005" name="indvars_iv_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="4" slack="0"/>
<pin id="941" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="946" class="1005" name="i_2_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="4" slack="0"/>
<pin id="948" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="953" class="1005" name="ma_addr_1_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="4" slack="1"/>
<pin id="955" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ma_addr_1 "/>
</bind>
</comp>

<comp id="961" class="1005" name="v_10_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="64" slack="1"/>
<pin id="963" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_10 "/>
</bind>
</comp>

<comp id="969" class="1005" name="u_12_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="64" slack="1"/>
<pin id="971" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_12 "/>
</bind>
</comp>

<comp id="980" class="1005" name="count_1_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="4"/>
<pin id="982" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="count_1 "/>
</bind>
</comp>

<comp id="985" class="1005" name="sub66_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="1"/>
<pin id="987" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub66 "/>
</bind>
</comp>

<comp id="990" class="1005" name="ma_addr_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="4" slack="1"/>
<pin id="992" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ma_addr "/>
</bind>
</comp>

<comp id="998" class="1005" name="v_3_load_1_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="64" slack="1"/>
<pin id="1000" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_3_load_1 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="trunc_ln202_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="3" slack="1"/>
<pin id="1005" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln202 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="trunc_ln202_2_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="3" slack="1"/>
<pin id="1010" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln202_2 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="ma_addr_2_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="4" slack="1"/>
<pin id="1015" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ma_addr_2 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="v_13_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="64" slack="1"/>
<pin id="1023" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_13 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="t_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="64" slack="1"/>
<pin id="1034" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="1037" class="1004" name="grp_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1039" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1040" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 albl/3 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="grp_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1043" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1044" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 albh/3 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="grp_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1047" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1048" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 ahbl/3 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="grp_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1051" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1052" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 ahbh/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="166" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="173" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="70" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="200"><net_src comp="192" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="206"><net_src comp="0" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="214"><net_src comp="2" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="209" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="224"><net_src comp="216" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="234"><net_src comp="20" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="2" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="237"><net_src comp="140" pin="2"/><net_sink comp="225" pin=5"/></net>

<net id="238"><net_src comp="134" pin="2"/><net_sink comp="225" pin=6"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="256"><net_src comp="2" pin="0"/><net_sink comp="239" pin=6"/></net>

<net id="257"><net_src comp="6" pin="0"/><net_sink comp="239" pin=8"/></net>

<net id="258"><net_src comp="10" pin="0"/><net_sink comp="239" pin=13"/></net>

<net id="275"><net_src comp="72" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="276"><net_src comp="2" pin="0"/><net_sink comp="259" pin=6"/></net>

<net id="277"><net_src comp="6" pin="0"/><net_sink comp="259" pin=8"/></net>

<net id="278"><net_src comp="10" pin="0"/><net_sink comp="259" pin=13"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="289"><net_src comp="160" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="16" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="134" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="18" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="298"><net_src comp="290" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="304"><net_src comp="16" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="140" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="18" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="307"><net_src comp="299" pin="3"/><net_sink comp="225" pin=4"/></net>

<net id="312"><net_src comp="22" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="22" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="24" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="16" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="26" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="333"><net_src comp="323" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="341"><net_src comp="338" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="345"><net_src comp="342" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="350"><net_src comp="335" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="30" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="335" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="32" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="335" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="239" pin=3"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="239" pin=9"/></net>

<net id="367"><net_src comp="335" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="34" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="335" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="12" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="36" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="381"><net_src comp="358" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="38" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="388"><net_src comp="382" pin="2"/><net_sink comp="239" pin=4"/></net>

<net id="393"><net_src comp="30" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="32" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="342" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="338" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="42" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="414" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="425"><net_src comp="160" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="441"><net_src comp="286" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="437" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="433" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="52" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="448" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="54" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="464"><net_src comp="453" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="427" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="461" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="56" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="58" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="483"><net_src comp="471" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="60" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="465" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="62" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="479" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="485" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="427" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="489" pin="3"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="52" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="497" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="54" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="503" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="430" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="511" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="526"><net_src comp="16" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="521" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="537"><net_src comp="16" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="532" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="547"><net_src comp="465" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="563"><net_src comp="556" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="64" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="572"><net_src comp="565" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="28" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="565" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="66" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="585"><net_src comp="568" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="574" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="28" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="592"><net_src comp="68" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="580" pin="3"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="594" pin="1"/><net_sink comp="259" pin=3"/></net>

<net id="601"><net_src comp="283" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="606"><net_src comp="603" pin="1"/><net_sink comp="259" pin=9"/></net>

<net id="610"><net_src comp="607" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="618"><net_src comp="160" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="611" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="637"><net_src comp="286" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="642"><net_src comp="633" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="629" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="654"><net_src comp="52" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="644" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="54" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="660"><net_src comp="649" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="623" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="657" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="672"><net_src comp="56" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="661" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="58" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="679"><net_src comp="667" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="60" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="684"><net_src comp="661" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="690"><net_src comp="62" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="675" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="681" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="623" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="685" pin="3"/><net_sink comp="693" pin=1"/></net>

<net id="704"><net_src comp="52" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="693" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="54" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="710"><net_src comp="699" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="626" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="707" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="723"><net_src comp="34" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="12" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="725"><net_src comp="36" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="731"><net_src comp="16" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="717" pin="4"/><net_sink comp="726" pin=2"/></net>

<net id="736"><net_src comp="726" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="743"><net_src comp="16" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="717" pin="4"/><net_sink comp="738" pin=2"/></net>

<net id="748"><net_src comp="738" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="754"><net_src comp="32" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="759"><net_src comp="283" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="32" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="750" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="770"><net_src comp="755" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="775"><net_src comp="661" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="788"><net_src comp="286" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="279" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="790"><net_src comp="784" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="794"><net_src comp="78" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="797"><net_src comp="791" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="801"><net_src comp="82" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="804"><net_src comp="798" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="808"><net_src comp="86" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="811"><net_src comp="805" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="815"><net_src comp="134" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="225" pin=6"/></net>

<net id="818"><net_src comp="812" pin="1"/><net_sink comp="239" pin=7"/></net>

<net id="819"><net_src comp="812" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="820"><net_src comp="812" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="824"><net_src comp="140" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="225" pin=5"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="239" pin=5"/></net>

<net id="827"><net_src comp="821" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="828"><net_src comp="821" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="832"><net_src comp="90" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="259" pin=12"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="838"><net_src comp="94" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="259" pin=11"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="844"><net_src comp="98" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="259" pin=10"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="850"><net_src comp="102" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="239" pin=12"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="856"><net_src comp="106" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="239" pin=11"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="862"><net_src comp="110" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="239" pin=10"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="868"><net_src comp="290" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="259" pin=7"/></net>

<net id="874"><net_src comp="299" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="225" pin=4"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="259" pin=5"/></net>

<net id="880"><net_src comp="146" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="894"><net_src comp="352" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="899"><net_src comp="358" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="239" pin=3"/></net>

<net id="902"><net_src comp="896" pin="1"/><net_sink comp="239" pin=9"/></net>

<net id="906"><net_src comp="364" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="910"><net_src comp="368" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="916"><net_src comp="382" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="239" pin=4"/></net>

<net id="921"><net_src comp="114" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="924"><net_src comp="918" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="928"><net_src comp="118" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="931"><net_src comp="925" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="935"><net_src comp="122" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="938"><net_src comp="932" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="942"><net_src comp="126" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="945"><net_src comp="939" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="949"><net_src comp="130" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="952"><net_src comp="946" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="956"><net_src comp="153" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="964"><net_src comp="421" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="966"><net_src comp="961" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="967"><net_src comp="961" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="968"><net_src comp="961" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="972"><net_src comp="515" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="983"><net_src comp="580" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="988"><net_src comp="588" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="259" pin=4"/></net>

<net id="993"><net_src comp="192" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="1001"><net_src comp="279" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1006"><net_src comp="598" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="1011"><net_src comp="603" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="259" pin=9"/></net>

<net id="1016"><net_src comp="201" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="1024"><net_src comp="614" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="1026"><net_src comp="1021" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="1027"><net_src comp="1021" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="1028"><net_src comp="1021" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="1035"><net_src comp="711" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="780" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mc_0 | {1 2 6 12 }
	Port: mc_1 | {1 2 6 12 15 }
	Port: p503p1_1 | {}
 - Input state : 
	Port: rdc_mont.81.82 : ma | {4 5 8 10 11 14 }
	Port: rdc_mont.81.82 : mc_0 | {3 4 9 10 }
	Port: rdc_mont.81.82 : mc_0_offset | {1 }
	Port: rdc_mont.81.82 : mc_1 | {3 4 9 10 }
	Port: rdc_mont.81.82 : mc_1_offset | {1 }
	Port: rdc_mont.81.82 : p503p1_1 | {3 4 9 10 }
  - Chain level:
	State 1
		call_ln181 : 1
		store_ln178 : 1
		store_ln178 : 1
		store_ln177 : 1
	State 2
		zext_ln223 : 1
		mc_1_addr : 2
	State 3
		icmp_ln184 : 1
		add_ln184 : 1
		br_ln184 : 2
		trunc_ln184 : 1
		trunc_ln184_1 : 1
		lshr_ln177_1 : 1
		zext_ln185_1 : 2
		add_ln185 : 3
		call_ln184 : 4
		store_ln177 : 1
		store_ln0 : 1
		store_ln178 : 1
		store_ln178 : 1
		store_ln177 : 1
	State 4
		ma_addr_1 : 1
		ma_load_1 : 2
	State 5
		v_10 : 1
	State 6
		zext_ln105 : 1
		v_14 : 2
		bit_sel1 : 3
		xor_ln105_20 : 4
		trunc_ln105 : 3
		xor_ln105_3 : 4
		and_ln105 : 5
		carry_5 : 5
		zext_ln105_6 : 6
		u_12 : 7
		zext_ln196 : 1
		mc_0_addr : 2
		zext_ln196_1 : 1
		mc_1_addr_1 : 2
		store_ln196 : 3
		store_ln196 : 3
		store_ln178 : 3
	State 7
	State 8
		icmp_ln202 : 1
		br_ln202 : 2
		icmp_ln203 : 1
		add_ln204 : 1
		count_1 : 2
		sub66 : 3
		ma_load : 1
	State 9
		trunc_ln202 : 1
		call_ln202 : 2
	State 10
		ma_addr_2 : 1
		ma_load_2 : 2
	State 11
		v_13 : 1
	State 12
		zext_ln105_7 : 1
		tempReg : 2
		bit_sel7 : 3
		xor_ln105_21 : 4
		trunc_ln105_5 : 3
		xor_ln105_s : 4
		and_ln105_1 : 5
		carry_7 : 5
		zext_ln105_8 : 6
		t : 7
		tmp_s : 1
		zext_ln217 : 2
		mc_0_addr_1 : 3
		tmp_15 : 1
		zext_ln217_1 : 2
		mc_1_addr_2 : 3
		br_ln217 : 1
		store_ln217 : 4
		store_ln217 : 4
		add_ln202_1 : 1
		store_ln177 : 1
		store_ln202 : 2
		store_ln178 : 3
	State 13
	State 14
	State 15
		v_12 : 1
		store_ln223 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          | grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_180_1_fu_225 |    0    |    0    |    4    |    26   |
|   call   | grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_185_3_fu_239 |    16   |  17.468 |   1737  |   1797  |
|          | grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_206_5_fu_259 |    16   |  17.468 |   1738  |   1849  |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                     grp_fu_1037                     |    4    |    0    |   165   |    50   |
|    mul   |                     grp_fu_1041                     |    4    |    0    |   165   |    50   |
|          |                     grp_fu_1045                     |    4    |    0    |   165   |    50   |
|          |                     grp_fu_1049                     |    4    |    0    |   165   |    50   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                   add_ln184_fu_352                  |    0    |    0    |    0    |    13   |
|          |                   add_ln185_fu_382                  |    0    |    0    |    0    |    11   |
|          |                     v_10_fu_421                     |    0    |    0    |    0    |    71   |
|          |                     v_14_fu_465                     |    0    |    0    |    0    |    71   |
|          |                     u_12_fu_515                     |    0    |    0    |    0    |    71   |
|    add   |                   add_ln204_fu_574                  |    0    |    0    |    0    |    39   |
|          |                     v_13_fu_614                     |    0    |    0    |    0    |    71   |
|          |                    tempReg_fu_661                   |    0    |    0    |    0    |    71   |
|          |                       t_fu_711                      |    0    |    0    |    0    |    71   |
|          |                   add_ln202_fu_750                  |    0    |    0    |    0    |    13   |
|          |                  add_ln202_1_fu_755                 |    0    |    0    |    0    |    13   |
|          |                     v_12_fu_784                     |    0    |    0    |    0    |    71   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                   xor_ln105_fu_433                  |    0    |    0    |    0    |    64   |
|          |                  xor_ln105_1_fu_437                 |    0    |    0    |    0    |    64   |
|          |                  xor_ln105_2_fu_448                 |    0    |    0    |    0    |    64   |
|    xor   |                 xor_ln105_20_fu_479                 |    0    |    0    |    0    |    2    |
|          |                 xor_ln105_11_fu_629                 |    0    |    0    |    0    |    64   |
|          |                 xor_ln105_12_fu_633                 |    0    |    0    |    0    |    64   |
|          |                 xor_ln105_13_fu_644                 |    0    |    0    |    0    |    64   |
|          |                 xor_ln105_21_fu_675                 |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|    or    |                   or_ln105_fu_442                   |    0    |    0    |    0    |    64   |
|          |                  or_ln105_3_fu_638                  |    0    |    0    |    0    |    64   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|    and   |                   and_ln105_fu_497                  |    0    |    0    |    0    |    64   |
|          |                  and_ln105_1_fu_693                 |    0    |    0    |    0    |    64   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                  icmp_ln184_fu_346                  |    0    |    0    |    0    |    13   |
|   icmp   |                  icmp_ln202_fu_559                  |    0    |    0    |    0    |    13   |
|          |                  icmp_ln203_fu_568                  |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|    sub   |                     sub66_fu_588                    |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|  select  |                    count_1_fu_580                   |    0    |    0    |    0    |    32   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   read   |             mc_1_offset_read_read_fu_134            |    0    |    0    |    0    |    0    |
|          |             mc_0_offset_read_read_fu_140            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                     tmp_2_fu_290                    |    0    |    0    |    0    |    0    |
|          |                     tmp_4_fu_299                    |    0    |    0    |    0    |    0    |
|          |                     tmp_3_fu_323                    |    0    |    0    |    0    |    0    |
|          |                  xor_ln105_3_fu_489                 |    0    |    0    |    0    |    0    |
|bitconcatenate|                     tmp_7_fu_521                    |    0    |    0    |    0    |    0    |
|          |                     tmp_8_fu_532                    |    0    |    0    |    0    |    0    |
|          |                  xor_ln105_s_fu_685                 |    0    |    0    |    0    |    0    |
|          |                     tmp_s_fu_726                    |    0    |    0    |    0    |    0    |
|          |                    tmp_15_fu_738                    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                  zext_ln223_fu_330                  |    0    |    0    |    0    |    0    |
|          |                 zext_ln185_1_fu_378                 |    0    |    0    |    0    |    0    |
|          |                  zext_ln185_fu_414                  |    0    |    0    |    0    |    0    |
|          |                  zext_ln105_fu_461                  |    0    |    0    |    0    |    0    |
|          |                 zext_ln105_6_fu_511                 |    0    |    0    |    0    |    0    |
|   zext   |                  zext_ln196_fu_527                  |    0    |    0    |    0    |    0    |
|          |                 zext_ln196_1_fu_538                 |    0    |    0    |    0    |    0    |
|          |                  zext_ln214_fu_607                  |    0    |    0    |    0    |    0    |
|          |                 zext_ln105_7_fu_657                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln105_8_fu_707                 |    0    |    0    |    0    |    0    |
|          |                  zext_ln217_fu_733                  |    0    |    0    |    0    |    0    |
|          |                 zext_ln217_1_fu_745                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                  trunc_ln184_fu_358                 |    0    |    0    |    0    |    0    |
|          |                 trunc_ln184_1_fu_364                |    0    |    0    |    0    |    0    |
|          |                  trunc_ln105_fu_485                 |    0    |    0    |    0    |    0    |
|   trunc  |                  trunc_ln202_fu_598                 |    0    |    0    |    0    |    0    |
|          |                 trunc_ln202_2_fu_603                |    0    |    0    |    0    |    0    |
|          |                 trunc_ln202_1_fu_620                |    0    |    0    |    0    |    0    |
|          |                 trunc_ln105_5_fu_681                |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|partselect|                 lshr_ln177_1_fu_368                 |    0    |    0    |    0    |    0    |
|          |                   lshr_ln2_fu_717                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                     carry_fu_453                    |    0    |    0    |    0    |    0    |
|          |                   bit_sel1_fu_471                   |    0    |    0    |    0    |    0    |
| bitselect|                    carry_5_fu_503                   |    0    |    0    |    0    |    0    |
|          |                    carry_6_fu_649                   |    0    |    0    |    0    |    0    |
|          |                   bit_sel7_fu_667                   |    0    |    0    |    0    |    0    |
|          |                    carry_7_fu_699                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                     |    48   |  34.936 |   4139  |   5238  |
|----------|-----------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln184_reg_891   |    4   |
|    add_ln185_reg_913   |    4   |
|     count_1_reg_980    |   32   |
|      count_reg_918     |   32   |
|       i_1_reg_791      |    4   |
|       i_2_reg_946      |    4   |
|   indvars_iv_reg_939   |    4   |
|  lshr_ln177_1_reg_907  |    2   |
|    ma_addr_1_reg_953   |    4   |
|   ma_addr_2_reg_1013   |    4   |
|     ma_addr_reg_990    |    4   |
|mc_0_offset_read_reg_821|    1   |
|    mc_1_addr_reg_877   |    3   |
|mc_1_offset_read_reg_812|    1   |
|         reg_286        |   64   |
|      sub66_reg_985     |   32   |
|     t_1_loc_reg_847    |   64   |
|     t_6_loc_reg_829    |   64   |
|       t_reg_1032       |   64   |
|      tmp_2_reg_865     |    3   |
|      tmp_4_reg_871     |    3   |
|  trunc_ln184_1_reg_903 |    1   |
|   trunc_ln184_reg_896  |    3   |
| trunc_ln202_2_reg_1008 |    3   |
|  trunc_ln202_reg_1003  |    3   |
|      u_12_reg_969      |   64   |
|       u_1_reg_925      |   64   |
|     u_6_loc_reg_853    |   64   |
|     u_9_loc_reg_835    |   64   |
|        u_reg_798       |   64   |
|    v_10_loc_reg_841    |   64   |
|      v_10_reg_961      |   64   |
|      v_13_reg_1021     |   64   |
|   v_3_load_1_reg_998   |   64   |
|       v_3_reg_932      |   64   |
|     v_7_loc_reg_859    |   64   |
|        v_reg_805       |   64   |
+------------------------+--------+
|          Total         |  1175  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                         Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                  grp_access_fu_160                  |  p0  |   6  |   4  |   24   ||    0    ||    31   |
|                  grp_access_fu_180                  |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|                  grp_access_fu_180                  |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|                  grp_access_fu_186                  |  p0  |   3  |   3  |    9   ||    0    ||    14   |
|                  grp_access_fu_186                  |  p1  |   3  |  64  |   192  ||    0    ||    14   |
| grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_180_1_fu_225 |  p2  |   2  |   3  |    6   ||    0    ||    9    |
| grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_180_1_fu_225 |  p4  |   2  |   3  |    6   ||    0    ||    9    |
| grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_180_1_fu_225 |  p5  |   2  |   1  |    2   ||    0    ||    9    |
| grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_180_1_fu_225 |  p6  |   2  |   1  |    2   ||    0    ||    9    |
| grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_185_3_fu_239 |  p3  |   2  |   3  |    6   ||    0    ||    9    |
| grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_185_3_fu_239 |  p4  |   2  |   4  |    8   ||    0    ||    9    |
| grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_185_3_fu_239 |  p9  |   2  |   3  |    6   ||    0    ||    9    |
| grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_206_5_fu_259 |  p1  |   2  |   3  |    6   ||    0    ||    9    |
| grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_206_5_fu_259 |  p2  |   2  |  64  |   128  ||    0    ||    9    |
| grp_rdc_mont_81_82_Pipeline_VITIS_LOOP_206_5_fu_259 |  p9  |   2  |   3  |    6   ||    0    ||    9    |
|-----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Total                        |      |      |      |   535  || 24.5358 ||    0    ||   167   |
|-----------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |   34   |  4139  |  5238  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   24   |    0   |   167  |
|  Register |    -   |    -   |  1175  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   59   |  5314  |  5405  |
+-----------+--------+--------+--------+--------+
