{
  "module_name": "dcn31_resource.h",
  "hash_id": "926760c5a4e5e2362fcc7f4ed681bca31aacd0e778cda4354e3805548fa191d8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn31/dcn31_resource.h",
  "human_readable_source": " \n\n#ifndef _DCN31_RESOURCE_H_\n#define _DCN31_RESOURCE_H_\n\n#include \"core_types.h\"\n\n#define TO_DCN31_RES_POOL(pool)\\\n\tcontainer_of(pool, struct dcn31_resource_pool, base)\n\nextern struct _vcs_dpi_ip_params_st dcn3_1_ip;\n\nstruct dcn31_resource_pool {\n\tstruct resource_pool base;\n};\n\nbool dcn31_validate_bandwidth(struct dc *dc,\n\t\tstruct dc_state *context,\n\t\tbool fast_validate);\nvoid dcn31_calculate_wm_and_dlg(\n\t\tstruct dc *dc, struct dc_state *context,\n\t\tdisplay_e2e_pipe_params_st *pipes,\n\t\tint pipe_cnt,\n\t\tint vlevel);\nint dcn31_populate_dml_pipes_from_context(\n\tstruct dc *dc, struct dc_state *context,\n\tdisplay_e2e_pipe_params_st *pipes,\n\tbool fast_validate);\nvoid\ndcn31_populate_dml_writeback_from_context(struct dc *dc,\n\t\t\t\t\t  struct resource_context *res_ctx,\n\t\t\t\t\t  display_e2e_pipe_params_st *pipes);\nvoid\ndcn31_set_mcif_arb_params(struct dc *dc,\n\t\t\t  struct dc_state *context,\n\t\t\t  display_e2e_pipe_params_st *pipes,\n\t\t\t  int pipe_cnt);\n\nstruct resource_pool *dcn31_create_resource_pool(\n\t\tconst struct dc_init_data *init_data,\n\t\tstruct dc *dc);\n\n \n#ifndef regPHYPLLF_PIXCLK_RESYNC_CNTL\n#define regPHYPLLF_PIXCLK_RESYNC_CNTL 0x007e\n#define regPHYPLLF_PIXCLK_RESYNC_CNTL_BASE_IDX 1\n#define regPHYPLLG_PIXCLK_RESYNC_CNTL 0x005f\n#define regPHYPLLG_PIXCLK_RESYNC_CNTL_BASE_IDX 1\n\n\n#define PHYPLLF_PIXCLK_RESYNC_CNTL__PHYPLLF_PIXCLK_RESYNC_ENABLE__SHIFT 0x0\n#define PHYPLLF_PIXCLK_RESYNC_CNTL__PHYPLLF_DEEP_COLOR_DTO_ENABLE_STATUS__SHIFT 0x1\n#define PHYPLLF_PIXCLK_RESYNC_CNTL__PHYPLLF_DCCG_DEEP_COLOR_CNTL__SHIFT 0x4\n#define PHYPLLF_PIXCLK_RESYNC_CNTL__PHYPLLF_PIXCLK_ENABLE__SHIFT 0x8\n#define PHYPLLF_PIXCLK_RESYNC_CNTL__PHYPLLF_PIXCLK_DOUBLE_RATE_ENABLE__SHIFT 0x9\n#define PHYPLLF_PIXCLK_RESYNC_CNTL__PHYPLLF_PIXCLK_RESYNC_ENABLE_MASK 0x00000001L\n#define PHYPLLF_PIXCLK_RESYNC_CNTL__PHYPLLF_DEEP_COLOR_DTO_ENABLE_STATUS_MASK 0x00000002L\n#define PHYPLLF_PIXCLK_RESYNC_CNTL__PHYPLLF_DCCG_DEEP_COLOR_CNTL_MASK 0x00000030L\n#define PHYPLLF_PIXCLK_RESYNC_CNTL__PHYPLLF_PIXCLK_ENABLE_MASK 0x00000100L\n#define PHYPLLF_PIXCLK_RESYNC_CNTL__PHYPLLF_PIXCLK_DOUBLE_RATE_ENABLE_MASK 0x00000200L\n\n\n#define PHYPLLG_PIXCLK_RESYNC_CNTL__PHYPLLG_PIXCLK_RESYNC_ENABLE__SHIFT 0x0\n#define PHYPLLG_PIXCLK_RESYNC_CNTL__PHYPLLG_DEEP_COLOR_DTO_ENABLE_STATUS__SHIFT 0x1\n#define PHYPLLG_PIXCLK_RESYNC_CNTL__PHYPLLG_DCCG_DEEP_COLOR_CNTL__SHIFT 0x4\n#define PHYPLLG_PIXCLK_RESYNC_CNTL__PHYPLLG_PIXCLK_ENABLE__SHIFT 0x8\n#define PHYPLLG_PIXCLK_RESYNC_CNTL__PHYPLLG_PIXCLK_DOUBLE_RATE_ENABLE__SHIFT 0x9\n#define PHYPLLG_PIXCLK_RESYNC_CNTL__PHYPLLG_PIXCLK_RESYNC_ENABLE_MASK 0x00000001L\n#define PHYPLLG_PIXCLK_RESYNC_CNTL__PHYPLLG_DEEP_COLOR_DTO_ENABLE_STATUS_MASK 0x00000002L\n#define PHYPLLG_PIXCLK_RESYNC_CNTL__PHYPLLG_DCCG_DEEP_COLOR_CNTL_MASK 0x00000030L\n#define PHYPLLG_PIXCLK_RESYNC_CNTL__PHYPLLG_PIXCLK_ENABLE_MASK 0x00000100L\n#define PHYPLLG_PIXCLK_RESYNC_CNTL__PHYPLLG_PIXCLK_DOUBLE_RATE_ENABLE_MASK 0x00000200L\n#endif\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}