

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s'
================================================================
* Date:           Thu Jan 11 03:43:16 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        tau_nn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.80 ns|  1.876 ns|     0.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  5.600 ns|  5.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      115|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|        0|       23|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       14|    -|
|Register             |        -|     -|      153|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|      153|      152|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_9ns_11ns_19_1_0_U606  |mul_9ns_11ns_19_1_0  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_0_U607  |mul_9ns_11ns_19_1_0  |        0|   1|  0|   6|    0|
    |mul_9ns_11ns_19_1_0_U609  |mul_9ns_11ns_19_1_0  |        0|   1|  0|   6|    0|
    |mul_9ns_12s_21_1_0_U608   |mul_9ns_12s_21_1_0   |        0|   1|  0|   5|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   4|  0|  23|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |tmp155_fu_221_p2  |         +|   0|  0|  29|          22|          22|
    |tmp1_fu_211_p2    |         +|   0|  0|  27|          20|          20|
    |tmp_fu_201_p2     |         +|   0|  0|  28|          21|          21|
    |x_V_fu_238_p2     |         +|   0|  0|  31|          24|          20|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0| 115|          87|          83|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   16|         48|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   16|         48|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_ce_reg          |   1|   0|    1|          0|
    |ap_return_int_reg  |  16|   0|   16|          0|
    |p_read1_int_reg    |   9|   0|    9|          0|
    |p_read2_int_reg    |   9|   0|    9|          0|
    |p_read3_int_reg    |   9|   0|    9|          0|
    |p_read_int_reg     |   9|   0|    9|          0|
    |r_V_365_reg_156    |  19|   0|   19|          0|
    |r_V_366_reg_160    |  19|   0|   19|          0|
    |r_V_367_reg_164    |  21|   0|   21|          0|
    |r_V_reg_152        |  19|   0|   19|          0|
    |tmp155_reg_258     |  22|   0|   22|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 153|   0|  153|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+-----------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|p_read     |   in|    9|     ap_none|                                                                       p_read|        scalar|
|p_read1    |   in|    9|     ap_none|                                                                      p_read1|        scalar|
|p_read2    |   in|    9|     ap_none|                                                                      p_read2|        scalar|
|p_read3    |   in|    9|     ap_none|                                                                      p_read3|        scalar|
+-----------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

