INFO: [HLS 200-10] Running 'D:/Softwares/VLSI/Vivado/2019.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'SDTheSlayer' on host 'omen' (Windows NT_amd64 version 6.2) on Sun Mar 28 14:48:32 +0530 2021
INFO: [HLS 200-10] In directory 'C:/Work/CS577_Group13_Project/bnn-fpga'
Sourcing Tcl script 'C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project 'C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6'.
INFO: [HLS 200-10] Adding design file 'cpp/accel/Typedefs.h' to the project
INFO: [HLS 200-10] Adding design file 'cpp/accel/Timer.h' to the project
INFO: [HLS 200-10] Adding design file 'cpp/accel/Timer.cpp' to the project
INFO: [HLS 200-10] Adding design file 'cpp/accel/SArray.h' to the project
INFO: [HLS 200-10] Adding design file 'cpp/accel/InputConv.h' to the project
INFO: [HLS 200-10] Adding design file 'cpp/accel/InputConv.cpp' to the project
INFO: [HLS 200-10] Adding design file 'cpp/accel/Dense.h' to the project
INFO: [HLS 200-10] Adding design file 'cpp/accel/Dense.cpp' to the project
INFO: [HLS 200-10] Adding design file 'cpp/accel/Debug.h' to the project
INFO: [HLS 200-10] Adding design file 'cpp/accel/Common.h' to the project
INFO: [HLS 200-10] Adding design file 'cpp/accel/Common.cpp' to the project
INFO: [HLS 200-10] Adding design file 'cpp/accel/AccelTest.h' to the project
INFO: [HLS 200-10] Adding design file 'cpp/accel/AccelTest.cpp' to the project
INFO: [HLS 200-10] Adding design file 'cpp/accel/AccelSchedule.h' to the project
INFO: [HLS 200-10] Adding design file 'cpp/accel/AccelSchedule.cpp' to the project
INFO: [HLS 200-10] Adding design file 'cpp/accel/AccelPrint.h' to the project
INFO: [HLS 200-10] Adding design file 'cpp/accel/AccelPrint.cpp' to the project
INFO: [HLS 200-10] Adding design file 'cpp/accel/Accel.h' to the project
INFO: [HLS 200-10] Adding design file 'cpp/accel/Accel.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cpp/accel/accel_test_random.cpp' to the project
INFO: [HLS 200-10] Opening solution 'C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:28 . Memory (MB): peak = 175.867 ; gain = 84.535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:28 . Memory (MB): peak = 175.867 ; gain = 84.535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:346).
INFO: [XFORM 203-603] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:344).
INFO: [XFORM 203-603] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:341).
INFO: [XFORM 203-603] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:95).
INFO: [XFORM 203-603] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:151).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:34 . Memory (MB): peak = 471.480 ; gain = 380.148
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:836) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:686: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:36 . Memory (MB): peak = 603.359 ; gain = 512.027
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:872) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:634) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:642) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:270) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:431) in function 'bin_conv' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:872) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:634) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:642) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:247) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:258) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:270) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:398) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:411) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:431) in function 'bin_conv' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum_m.V' (cpp/accel/Accel.cpp:626) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:286) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum_m.V' (cpp/accel/Accel.cpp:626) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:286) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:836) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:865:5) to (cpp/accel/Accel.cpp:889:1) in function 'top'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:832:38) in function 'top'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:138:42) to (cpp/accel/Accel.cpp:136:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:49) to (cpp/accel/Accel.cpp:134:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:140:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:171:32) to (cpp/accel/Accel.cpp:169:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:39) to (cpp/accel/Accel.cpp:167:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:173:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:184:37) to (cpp/accel/Accel.cpp:155:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:667:5) to (cpp/accel/Accel.cpp:714:7) in function 'bin_dense'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:343:41) to (cpp/accel/Accel.cpp:338:44) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:386:11) to (cpp/accel/Accel.cpp:283:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_dense' (cpp/accel/Accel.cpp:612)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:02:39 . Memory (MB): peak = 783.191 ; gain = 691.859
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:02:44 . Memory (MB): peak = 828.910 ; gain = 737.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 163.941 seconds; current allocated memory: 748.098 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 748.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 749.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 750.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.305 seconds; current allocated memory: 753.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.874 seconds; current allocated memory: 756.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.902 seconds; current allocated memory: 757.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 757.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.924 seconds; current allocated memory: 759.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 0.905 seconds; current allocated memory: 761.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_parcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_teeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 2.228 seconds; current allocated memory: 767.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 4.718 seconds; current allocated memory: 770.081 MB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_parcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_budEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_teeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_buffYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:03:03 . Memory (MB): peak = 883.625 ; gain = 792.293
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 182.772 seconds; peak allocated memory: 770.081 MB.
