#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Mar 15 12:33:41 2018
# Process ID: 2920
# Current directory: C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.runs/synth_1
# Command line: vivado.exe -log dim_leds.vds -mode batch -messageDb vivado.pb -notrace -source dim_leds.tcl
# Log file: C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.runs/synth_1/dim_leds.vds
# Journal file: C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source dim_leds.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Command: synth_design -top dim_leds -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 279.910 ; gain = 108.234
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dim_leds' [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/sources_1/imports/Downloads/dim_leds.v:3]
INFO: [Synth 8-638] synthesizing module 'pwm_1' [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.runs/synth_1/.Xil/Vivado-2920-/realtime/pwm_1_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'pwm_1' (1#1) [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.runs/synth_1/.Xil/Vivado-2920-/realtime/pwm_1_stub.v:7]
WARNING: [Synth 8-3848] Net an in module/entity dim_leds does not have driver. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/sources_1/imports/Downloads/dim_leds.v:6]
WARNING: [Synth 8-3848] Net seg in module/entity dim_leds does not have driver. [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/sources_1/imports/Downloads/dim_leds.v:7]
INFO: [Synth 8-256] done synthesizing module 'dim_leds' (2#1) [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/sources_1/imports/Downloads/dim_leds.v:3]
WARNING: [Synth 8-3331] design dim_leds has unconnected port an[3]
WARNING: [Synth 8-3331] design dim_leds has unconnected port an[2]
WARNING: [Synth 8-3331] design dim_leds has unconnected port an[1]
WARNING: [Synth 8-3331] design dim_leds has unconnected port an[0]
WARNING: [Synth 8-3331] design dim_leds has unconnected port seg[6]
WARNING: [Synth 8-3331] design dim_leds has unconnected port seg[5]
WARNING: [Synth 8-3331] design dim_leds has unconnected port seg[4]
WARNING: [Synth 8-3331] design dim_leds has unconnected port seg[3]
WARNING: [Synth 8-3331] design dim_leds has unconnected port seg[2]
WARNING: [Synth 8-3331] design dim_leds has unconnected port seg[1]
WARNING: [Synth 8-3331] design dim_leds has unconnected port seg[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 316.172 ; gain = 144.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 316.172 ; gain = 144.496
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.runs/synth_1/.Xil/Vivado-2920-/dcp/pwm_1_in_context.xdc] for cell 'MOD1'
Finished Parsing XDC File [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.runs/synth_1/.Xil/Vivado-2920-/dcp/pwm_1_in_context.xdc] for cell 'MOD1'
Parsing XDC File [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc]
Finished Parsing XDC File [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/constrs_1/imports/Lab3/Basys3_Master-1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dim_leds_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dim_leds_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 598.988 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 598.988 ; gain = 427.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 598.988 ; gain = 427.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 598.988 ; gain = 427.313
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/XilinxWorking/Lab5/2_1_PWM_test/2_1_PWM_test.srcs/sources_1/imports/Downloads/dim_leds.v:28]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 598.988 ; gain = 427.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dim_leds 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 598.988 ; gain = 427.313
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design dim_leds has unconnected port an[3]
WARNING: [Synth 8-3331] design dim_leds has unconnected port an[2]
WARNING: [Synth 8-3331] design dim_leds has unconnected port an[1]
WARNING: [Synth 8-3331] design dim_leds has unconnected port an[0]
WARNING: [Synth 8-3331] design dim_leds has unconnected port seg[6]
WARNING: [Synth 8-3331] design dim_leds has unconnected port seg[5]
WARNING: [Synth 8-3331] design dim_leds has unconnected port seg[4]
WARNING: [Synth 8-3331] design dim_leds has unconnected port seg[3]
WARNING: [Synth 8-3331] design dim_leds has unconnected port seg[2]
WARNING: [Synth 8-3331] design dim_leds has unconnected port seg[1]
WARNING: [Synth 8-3331] design dim_leds has unconnected port seg[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 598.988 ; gain = 427.313
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 598.988 ; gain = 427.313

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 598.988 ; gain = 427.313
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 598.988 ; gain = 427.313

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 598.988 ; gain = 427.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 598.988 ; gain = 427.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 598.988 ; gain = 427.313
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 598.988 ; gain = 427.313

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 598.988 ; gain = 427.313
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 598.988 ; gain = 427.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 598.988 ; gain = 427.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 598.988 ; gain = 427.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 598.988 ; gain = 427.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 598.988 ; gain = 427.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 598.988 ; gain = 427.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pwm_1         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |pwm_1  |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |    14|
|4     |LUT1   |    34|
|5     |LUT2   |    37|
|6     |LUT5   |     2|
|7     |LUT6   |     2|
|8     |FDRE   |    42|
|9     |IBUF   |     1|
|10    |OBUF   |    16|
|11    |OBUFT  |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   161|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 598.988 ; gain = 427.313
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 598.988 ; gain = 102.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 598.988 ; gain = 427.313
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 598.988 ; gain = 393.305
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 598.988 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 15 12:34:23 2018...
