module top_module(
    input clk,
    input areset,    // Asynchronous reset to OFF
    input j,
    input k,
    output out); //  

    parameter OFF = 0, ON = 1;
    
    reg [2:0] present_state, next_state;
    
    always@(posedge clk or posedge areset)
        begin
            if (areset)
                present_state <= OFF;
            else 
                present_state <= next_state;
        end
    
    always@(*) begin
        case (present_state) 
            OFF : next_state = ( j ==1 ) ? ON : OFF;
            ON :  next_state = ( k ==1 ) ? OFF : ON;
            
            default: next_state = OFF;
        endcase
    end
    
    assign out = ( present_state == ON );

endmodule
