[09:14:54.541] <TB3>     INFO: *** Welcome to pxar ***
[09:14:54.541] <TB3>     INFO: *** Today: 2016/04/29
[09:14:54.547] <TB3>     INFO: *** Version: b2a7-dirty
[09:14:54.547] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C15.dat
[09:14:54.548] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:14:54.548] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//defaultMaskFile.dat
[09:14:54.548] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters_C15.dat
[09:14:54.625] <TB3>     INFO:         clk: 4
[09:14:54.625] <TB3>     INFO:         ctr: 4
[09:14:54.625] <TB3>     INFO:         sda: 19
[09:14:54.625] <TB3>     INFO:         tin: 9
[09:14:54.625] <TB3>     INFO:         level: 15
[09:14:54.625] <TB3>     INFO:         triggerdelay: 0
[09:14:54.625] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[09:14:54.625] <TB3>     INFO: Log level: DEBUG
[09:14:54.636] <TB3>     INFO: Found DTB DTB_WRE7QJ
[09:14:54.647] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[09:14:54.650] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[09:14:54.653] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[09:14:56.208] <TB3>     INFO: DUT info: 
[09:14:56.208] <TB3>     INFO: The DUT currently contains the following objects:
[09:14:56.208] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[09:14:56.208] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[09:14:56.208] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[09:14:56.208] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[09:14:56.208] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:56.208] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:56.208] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:56.208] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:56.208] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:56.208] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:56.208] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:56.208] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:56.208] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:56.208] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:56.208] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:56.208] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:56.208] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:56.208] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:56.208] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:56.208] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[09:14:56.209] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[09:14:56.210] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[09:14:56.213] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 33153024
[09:14:56.213] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x2139f20
[09:14:56.213] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x20b0770
[09:14:56.213] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f39f5d94010
[09:14:56.214] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f39fbfff510
[09:14:56.214] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33218560 fPxarMemory = 0x7f39f5d94010
[09:14:56.215] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 364.2mA
[09:14:56.216] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459mA
[09:14:56.216] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.5 C
[09:14:56.216] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[09:14:56.616] <TB3>     INFO: enter 'restricted' command line mode
[09:14:56.616] <TB3>     INFO: enter test to run
[09:14:56.616] <TB3>     INFO:   test: FPIXTest no parameter change
[09:14:56.616] <TB3>     INFO:   running: fpixtest
[09:14:56.617] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[09:14:56.619] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[09:14:56.619] <TB3>     INFO: ######################################################################
[09:14:56.619] <TB3>     INFO: PixTestFPIXTest::doTest()
[09:14:56.619] <TB3>     INFO: ######################################################################
[09:14:56.623] <TB3>     INFO: ######################################################################
[09:14:56.623] <TB3>     INFO: PixTestPretest::doTest()
[09:14:56.623] <TB3>     INFO: ######################################################################
[09:14:56.626] <TB3>     INFO:    ----------------------------------------------------------------------
[09:14:56.626] <TB3>     INFO:    PixTestPretest::programROC() 
[09:14:56.626] <TB3>     INFO:    ----------------------------------------------------------------------
[09:15:14.642] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[09:15:14.642] <TB3>     INFO: IA differences per ROC:  18.5 16.1 14.5 16.9 16.9 16.9 18.5 18.5 17.7 19.3 17.7 17.7 18.5 17.7 16.9 17.7
[09:15:14.710] <TB3>     INFO:    ----------------------------------------------------------------------
[09:15:14.710] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[09:15:14.710] <TB3>     INFO:    ----------------------------------------------------------------------
[09:15:14.813] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 65.5312 mA
[09:15:14.914] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.6688 mA
[09:15:15.015] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  80 Ia 24.4688 mA
[09:15:15.116] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  78 Ia 23.6688 mA
[09:15:15.217] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  80 Ia 24.4688 mA
[09:15:15.318] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  78 Ia 23.6688 mA
[09:15:15.418] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  80 Ia 24.4688 mA
[09:15:15.519] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  78 Ia 23.6688 mA
[09:15:15.619] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  80 Ia 24.4688 mA
[09:15:15.720] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  78 Ia 23.6688 mA
[09:15:15.821] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  80 Ia 24.4688 mA
[09:15:15.921] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  78 Ia 23.6688 mA
[09:15:16.022] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  80 Ia 24.4688 mA
[09:15:16.124] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 21.2687 mA
[09:15:16.225] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  94 Ia 24.4688 mA
[09:15:16.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  92 Ia 23.6688 mA
[09:15:16.426] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  94 Ia 24.4688 mA
[09:15:16.527] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  92 Ia 23.6688 mA
[09:15:16.628] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  94 Ia 24.4688 mA
[09:15:16.729] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  92 Ia 24.4688 mA
[09:15:16.830] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  90 Ia 23.6688 mA
[09:15:16.931] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  92 Ia 23.6688 mA
[09:15:17.032] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  94 Ia 24.4688 mA
[09:15:17.132] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  92 Ia 23.6688 mA
[09:15:17.236] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  94 Ia 24.4688 mA
[09:15:17.338] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 20.4688 mA
[09:15:17.439] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  99 Ia 23.6688 mA
[09:15:17.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana 101 Ia 24.4688 mA
[09:15:17.640] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  99 Ia 24.4688 mA
[09:15:17.740] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  97 Ia 23.6688 mA
[09:15:17.841] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  99 Ia 23.6688 mA
[09:15:17.941] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana 101 Ia 24.4688 mA
[09:15:18.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  99 Ia 24.4688 mA
[09:15:18.143] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  97 Ia 23.6688 mA
[09:15:18.243] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  99 Ia 24.4688 mA
[09:15:18.344] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  97 Ia 23.6688 mA
[09:15:18.445] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  99 Ia 24.4688 mA
[09:15:18.548] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.0687 mA
[09:15:18.649] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  90 Ia 24.4688 mA
[09:15:18.749] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  88 Ia 23.6688 mA
[09:15:18.850] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  90 Ia 25.2688 mA
[09:15:18.951] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  83 Ia 23.6688 mA
[09:15:19.051] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  85 Ia 23.6688 mA
[09:15:19.152] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  87 Ia 24.4688 mA
[09:15:19.253] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  85 Ia 23.6688 mA
[09:15:19.354] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  87 Ia 24.4688 mA
[09:15:19.455] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  85 Ia 23.6688 mA
[09:15:19.555] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  87 Ia 24.4688 mA
[09:15:19.656] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  85 Ia 23.6688 mA
[09:15:19.759] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.0687 mA
[09:15:19.860] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  90 Ia 25.2688 mA
[09:15:19.961] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  83 Ia 23.6688 mA
[09:15:20.061] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  85 Ia 24.4688 mA
[09:15:20.163] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  83 Ia 23.6688 mA
[09:15:20.264] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  85 Ia 24.4688 mA
[09:15:20.364] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  83 Ia 23.6688 mA
[09:15:20.464] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  85 Ia 24.4688 mA
[09:15:20.565] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  83 Ia 24.4688 mA
[09:15:20.666] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  81 Ia 23.6688 mA
[09:15:20.767] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  83 Ia 23.6688 mA
[09:15:20.868] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  85 Ia 24.4688 mA
[09:15:20.969] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 21.2687 mA
[09:15:21.071] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  94 Ia 25.2688 mA
[09:15:21.171] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  87 Ia 23.6688 mA
[09:15:21.273] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  89 Ia 23.6688 mA
[09:15:21.374] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  91 Ia 24.4688 mA
[09:15:21.475] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  89 Ia 24.4688 mA
[09:15:21.576] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  87 Ia 23.6688 mA
[09:15:21.676] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  89 Ia 23.6688 mA
[09:15:21.777] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  91 Ia 24.4688 mA
[09:15:21.878] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  89 Ia 23.6688 mA
[09:15:21.979] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  91 Ia 24.4688 mA
[09:15:22.080] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  89 Ia 23.6688 mA
[09:15:22.181] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.6688 mA
[09:15:22.282] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  80 Ia 25.2688 mA
[09:15:22.383] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  73 Ia 22.8688 mA
[09:15:22.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  80 Ia 25.2688 mA
[09:15:22.586] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  73 Ia 23.6688 mA
[09:15:22.687] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  75 Ia 22.8688 mA
[09:15:22.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  82 Ia 26.0687 mA
[09:15:22.888] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  71 Ia 22.8688 mA
[09:15:22.989] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  78 Ia 24.4688 mA
[09:15:23.092] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  76 Ia 23.6688 mA
[09:15:23.193] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  78 Ia 24.4688 mA
[09:15:23.293] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  76 Ia 23.6688 mA
[09:15:23.395] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.6688 mA
[09:15:23.496] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  80 Ia 24.4688 mA
[09:15:23.597] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  78 Ia 23.6688 mA
[09:15:23.697] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  80 Ia 24.4688 mA
[09:15:23.798] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  78 Ia 23.6688 mA
[09:15:23.900] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  80 Ia 24.4688 mA
[09:15:24.001] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  78 Ia 22.8688 mA
[09:15:24.101] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  85 Ia 25.2688 mA
[09:15:24.202] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  78 Ia 22.8688 mA
[09:15:24.302] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  85 Ia 25.2688 mA
[09:15:24.403] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  78 Ia 23.6688 mA
[09:15:24.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  80 Ia 24.4688 mA
[09:15:24.605] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.8688 mA
[09:15:24.706] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  85 Ia 24.4688 mA
[09:15:24.807] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  83 Ia 24.4688 mA
[09:15:24.907] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  81 Ia 23.6688 mA
[09:15:25.008] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  83 Ia 24.4688 mA
[09:15:25.109] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  81 Ia 23.6688 mA
[09:15:25.210] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  83 Ia 24.4688 mA
[09:15:25.311] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  81 Ia 23.6688 mA
[09:15:25.412] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  83 Ia 24.4688 mA
[09:15:25.513] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  81 Ia 23.6688 mA
[09:15:25.613] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  83 Ia 23.6688 mA
[09:15:25.714] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  85 Ia 24.4688 mA
[09:15:25.815] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.4688 mA
[09:15:25.916] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  76 Ia 23.6688 mA
[09:15:26.016] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  78 Ia 24.4688 mA
[09:15:26.117] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  76 Ia 23.6688 mA
[09:15:26.217] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  78 Ia 24.4688 mA
[09:15:26.318] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  76 Ia 23.6688 mA
[09:15:26.419] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  78 Ia 24.4688 mA
[09:15:26.520] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  76 Ia 23.6688 mA
[09:15:26.621] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  78 Ia 24.4688 mA
[09:15:26.721] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  76 Ia 23.6688 mA
[09:15:26.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  78 Ia 24.4688 mA
[09:15:26.922] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  76 Ia 24.4688 mA
[09:15:27.023] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.8688 mA
[09:15:27.124] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  85 Ia 25.2688 mA
[09:15:27.225] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  78 Ia 23.6688 mA
[09:15:27.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  80 Ia 24.4688 mA
[09:15:27.427] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  78 Ia 22.8688 mA
[09:15:27.528] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  85 Ia 25.2688 mA
[09:15:27.628] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  78 Ia 22.8688 mA
[09:15:27.729] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  85 Ia 25.2688 mA
[09:15:27.830] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  78 Ia 22.8688 mA
[09:15:27.931] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  85 Ia 25.2688 mA
[09:15:28.031] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  78 Ia 22.8688 mA
[09:15:28.132] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  85 Ia 25.2688 mA
[09:15:28.234] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.8688 mA
[09:15:28.335] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  85 Ia 25.2688 mA
[09:15:28.436] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  78 Ia 22.8688 mA
[09:15:28.537] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  85 Ia 25.2688 mA
[09:15:28.637] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  78 Ia 22.8688 mA
[09:15:28.739] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  85 Ia 25.2688 mA
[09:15:28.839] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  78 Ia 22.8688 mA
[09:15:28.940] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  85 Ia 24.4688 mA
[09:15:29.041] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  83 Ia 24.4688 mA
[09:15:29.142] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  81 Ia 23.6688 mA
[09:15:29.242] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  83 Ia 24.4688 mA
[09:15:29.344] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  81 Ia 24.4688 mA
[09:15:29.448] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.6688 mA
[09:15:29.549] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  80 Ia 24.4688 mA
[09:15:29.650] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  78 Ia 23.6688 mA
[09:15:29.751] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  80 Ia 24.4688 mA
[09:15:29.852] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  78 Ia 23.6688 mA
[09:15:29.953] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  80 Ia 24.4688 mA
[09:15:30.054] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  78 Ia 23.6688 mA
[09:15:30.155] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  80 Ia 24.4688 mA
[09:15:30.255] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  78 Ia 23.6688 mA
[09:15:30.356] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  80 Ia 24.4688 mA
[09:15:30.457] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  78 Ia 23.6688 mA
[09:15:30.558] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  80 Ia 24.4688 mA
[09:15:30.660] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.8688 mA
[09:15:30.760] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  85 Ia 24.4688 mA
[09:15:30.861] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  83 Ia 24.4688 mA
[09:15:30.962] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  81 Ia 23.6688 mA
[09:15:31.063] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  83 Ia 24.4688 mA
[09:15:31.164] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  81 Ia 23.6688 mA
[09:15:31.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  83 Ia 24.4688 mA
[09:15:31.365] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  81 Ia 23.6688 mA
[09:15:31.466] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  83 Ia 24.4688 mA
[09:15:31.567] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  81 Ia 23.6688 mA
[09:15:31.669] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  83 Ia 24.4688 mA
[09:15:31.769] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  81 Ia 23.6688 mA
[09:15:31.871] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.0687 mA
[09:15:31.972] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  90 Ia 23.6688 mA
[09:15:32.073] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  92 Ia 24.4688 mA
[09:15:32.174] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  90 Ia 24.4688 mA
[09:15:32.275] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  88 Ia 23.6688 mA
[09:15:32.376] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  90 Ia 24.4688 mA
[09:15:32.477] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  88 Ia 23.6688 mA
[09:15:32.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  90 Ia 24.4688 mA
[09:15:32.678] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  88 Ia 23.6688 mA
[09:15:32.779] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  90 Ia 24.4688 mA
[09:15:32.880] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  88 Ia 23.6688 mA
[09:15:32.980] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  90 Ia 23.6688 mA
[09:15:33.082] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.8688 mA
[09:15:33.182] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  85 Ia 24.4688 mA
[09:15:33.283] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  83 Ia 24.4688 mA
[09:15:33.384] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  81 Ia 23.6688 mA
[09:15:33.486] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  83 Ia 24.4688 mA
[09:15:33.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  81 Ia 24.4688 mA
[09:15:33.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  79 Ia 22.8688 mA
[09:15:33.790] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  86 Ia 24.4688 mA
[09:15:33.891] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  84 Ia 24.4688 mA
[09:15:33.992] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  82 Ia 24.4688 mA
[09:15:34.094] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  80 Ia 23.6688 mA
[09:15:34.195] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  82 Ia 23.6688 mA
[09:15:34.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[09:15:34.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  94
[09:15:34.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  99
[09:15:34.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  85
[09:15:34.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  85
[09:15:34.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  89
[09:15:34.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  76
[09:15:34.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  80
[09:15:34.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  85
[09:15:34.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  76
[09:15:34.228] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  85
[09:15:34.228] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  81
[09:15:34.228] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  80
[09:15:34.229] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  81
[09:15:34.229] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  90
[09:15:34.229] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  82
[09:15:36.054] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 389.9 mA = 24.3688 mA/ROC
[09:15:36.054] <TB3>     INFO: i(loss) [mA/ROC]:     20.9  20.9  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  21.7  20.1  20.9  20.1  20.1  20.1
[09:15:36.086] <TB3>     INFO:    ----------------------------------------------------------------------
[09:15:36.086] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[09:15:36.086] <TB3>     INFO:    ----------------------------------------------------------------------
[09:15:36.222] <TB3>     INFO: Expecting 231680 events.
[09:15:44.515] <TB3>     INFO: 231680 events read in total (7576ms).
[09:15:44.664] <TB3>     INFO: Test took 8575ms.
[09:15:44.867] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 124 and Delta(CalDel) = 63
[09:15:44.871] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 84 and Delta(CalDel) = 60
[09:15:44.875] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 102 and Delta(CalDel) = 59
[09:15:44.878] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 102 and Delta(CalDel) = 60
[09:15:44.882] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 91 and Delta(CalDel) = 58
[09:15:44.885] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 86 and Delta(CalDel) = 58
[09:15:44.889] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 97 and Delta(CalDel) = 63
[09:15:44.892] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 66
[09:15:44.896] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 106 and Delta(CalDel) = 57
[09:15:44.899] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 99 and Delta(CalDel) = 60
[09:15:44.903] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 107 and Delta(CalDel) = 63
[09:15:44.906] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 108 and Delta(CalDel) = 63
[09:15:44.910] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 108 and Delta(CalDel) = 63
[09:15:44.913] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 99 and Delta(CalDel) = 59
[09:15:44.917] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 98 and Delta(CalDel) = 62
[09:15:44.920] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 82 and Delta(CalDel) = 60
[09:15:44.964] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[09:15:45.000] <TB3>     INFO:    ----------------------------------------------------------------------
[09:15:45.000] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[09:15:45.000] <TB3>     INFO:    ----------------------------------------------------------------------
[09:15:45.136] <TB3>     INFO: Expecting 231680 events.
[09:15:53.428] <TB3>     INFO: 231680 events read in total (7577ms).
[09:15:53.433] <TB3>     INFO: Test took 8429ms.
[09:15:53.457] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[09:15:53.763] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29
[09:15:53.767] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 29
[09:15:53.771] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[09:15:53.774] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 29.5
[09:15:53.778] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 29
[09:15:53.781] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31.5
[09:15:53.785] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 158 +/- 32.5
[09:15:53.789] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 114 +/- 29
[09:15:53.792] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 30.5
[09:15:53.796] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 32
[09:15:53.799] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 32
[09:15:53.803] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[09:15:53.807] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[09:15:53.816] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30.5
[09:15:53.820] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31
[09:15:53.861] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[09:15:53.861] <TB3>     INFO: CalDel:      143   136   122   128   131   122   148   158   114   121   139   143   137   128   133   146
[09:15:53.861] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[09:15:53.866] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C0.dat
[09:15:53.866] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C1.dat
[09:15:53.866] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C2.dat
[09:15:53.866] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C3.dat
[09:15:53.866] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C4.dat
[09:15:53.866] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C5.dat
[09:15:53.867] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C6.dat
[09:15:53.867] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C7.dat
[09:15:53.867] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C8.dat
[09:15:53.867] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C9.dat
[09:15:53.867] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C10.dat
[09:15:53.867] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C11.dat
[09:15:53.868] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C12.dat
[09:15:53.868] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C13.dat
[09:15:53.868] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C14.dat
[09:15:53.868] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C15.dat
[09:15:53.868] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//tbmParameters_C0a.dat
[09:15:53.868] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:15:53.868] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[09:15:53.868] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[09:15:53.956] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[09:15:53.956] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[09:15:53.956] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[09:15:53.956] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[09:15:53.959] <TB3>     INFO: ######################################################################
[09:15:53.959] <TB3>     INFO: PixTestTiming::doTest()
[09:15:53.959] <TB3>     INFO: ######################################################################
[09:15:53.959] <TB3>     INFO:    ----------------------------------------------------------------------
[09:15:53.959] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[09:15:53.959] <TB3>     INFO:    ----------------------------------------------------------------------
[09:15:53.959] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[09:15:55.856] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[09:15:58.129] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[09:16:00.409] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[09:16:02.682] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[09:16:04.955] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[09:16:07.229] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[09:16:09.503] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[09:16:11.789] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[09:16:14.072] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[09:16:16.346] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[09:16:18.620] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[09:16:20.896] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[09:16:23.169] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[09:16:25.447] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[09:16:27.721] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[09:16:29.994] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[09:16:33.393] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[09:16:34.913] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[09:16:36.432] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[09:16:37.952] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[09:16:39.471] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[09:16:40.991] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[09:16:42.510] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[09:16:44.029] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[09:16:45.549] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[09:16:47.070] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[09:16:48.590] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[09:16:50.111] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[09:16:51.631] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[09:16:53.152] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[09:16:54.672] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[09:16:56.192] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[09:16:57.713] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[09:16:59.233] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[09:17:00.753] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[09:17:02.274] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[09:17:03.796] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[09:17:05.316] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[09:17:06.837] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[09:17:08.357] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[09:17:10.631] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[09:17:12.904] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[09:17:15.178] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[09:17:17.452] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[09:17:19.726] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[09:17:21.999] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[09:17:24.273] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[09:17:26.545] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[09:17:28.819] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[09:17:31.092] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[09:17:33.368] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[09:17:35.641] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[09:17:37.915] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[09:17:40.187] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[09:17:42.462] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[09:17:44.735] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[09:17:47.008] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[09:17:49.281] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[09:17:51.554] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[09:17:53.827] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[09:17:56.102] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[09:17:58.375] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[09:18:00.648] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[09:18:02.921] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[09:18:05.197] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[09:18:07.470] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[09:18:09.744] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[09:18:12.017] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[09:18:14.290] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[09:18:16.563] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[09:18:18.836] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[09:18:21.109] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[09:18:22.629] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[09:18:24.148] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[09:18:25.667] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[09:18:27.187] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[09:18:28.706] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[09:18:30.226] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[09:18:31.745] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[09:18:33.264] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[09:18:34.784] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[09:18:36.304] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[09:18:37.824] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[09:18:39.344] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[09:18:40.864] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[09:18:42.384] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[09:18:43.904] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[09:18:45.424] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[09:18:46.945] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[09:18:48.465] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[09:18:49.985] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[09:18:51.506] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[09:18:53.026] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[09:18:54.547] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[09:18:56.068] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[09:18:57.588] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[09:18:59.108] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[09:19:00.629] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[09:19:02.149] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[09:19:03.670] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[09:19:05.190] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[09:19:06.712] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[09:19:08.233] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[09:19:09.753] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[09:19:12.027] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[09:19:14.300] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[09:19:16.575] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[09:19:18.095] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[09:19:20.369] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[09:19:22.642] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[09:19:24.915] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[09:19:27.188] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[09:19:29.462] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[09:19:31.735] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[09:19:34.009] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[09:19:36.283] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[09:19:38.557] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[09:19:40.830] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[09:19:43.104] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[09:19:45.376] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[09:19:47.649] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[09:19:49.923] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[09:19:52.196] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[09:19:54.469] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[09:19:56.742] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[09:19:59.016] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[09:20:01.289] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[09:20:03.947] <TB3>     INFO: TBM Phase Settings: 220
[09:20:03.947] <TB3>     INFO: 400MHz Phase: 7
[09:20:03.947] <TB3>     INFO: 160MHz Phase: 6
[09:20:03.947] <TB3>     INFO: Functional Phase Area: 4
[09:20:03.950] <TB3>     INFO: Test took 249991 ms.
[09:20:03.950] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[09:20:03.950] <TB3>     INFO:    ----------------------------------------------------------------------
[09:20:03.950] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[09:20:03.950] <TB3>     INFO:    ----------------------------------------------------------------------
[09:20:03.950] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[09:20:05.092] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[09:20:06.612] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[09:20:08.131] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[09:20:09.652] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[09:20:11.171] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[09:20:12.691] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[09:20:14.399] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[09:20:15.921] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[09:20:17.441] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[09:20:18.961] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[09:20:21.234] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[09:20:23.508] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[09:20:25.780] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[09:20:28.055] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[09:20:29.574] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[09:20:31.094] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[09:20:32.614] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[09:20:34.134] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[09:20:36.407] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[09:20:38.680] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[09:20:40.953] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[09:20:43.227] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[09:20:44.747] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[09:20:46.267] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[09:20:47.787] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[09:20:49.307] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[09:20:51.580] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[09:20:53.853] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[09:20:56.127] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[09:20:58.400] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[09:20:59.920] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[09:21:01.439] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[09:21:02.959] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[09:21:04.479] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[09:21:06.752] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[09:21:09.026] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[09:21:11.299] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[09:21:13.572] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[09:21:15.093] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[09:21:16.613] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[09:21:18.133] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[09:21:19.653] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[09:21:21.926] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[09:21:24.201] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[09:21:26.474] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[09:21:28.748] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[09:21:30.268] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[09:21:31.788] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[09:21:33.307] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[09:21:34.827] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[09:21:36.347] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[09:21:38.620] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[09:21:40.893] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[09:21:43.167] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[09:21:44.687] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[09:21:46.207] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[09:21:47.726] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[09:21:49.247] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[09:21:50.766] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[09:21:52.286] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[09:21:53.807] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[09:21:55.325] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[09:21:56.846] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[09:21:58.747] <TB3>     INFO: ROC Delay Settings: 219
[09:21:58.747] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[09:21:58.747] <TB3>     INFO: ROC Port 0 Delay: 3
[09:21:58.747] <TB3>     INFO: ROC Port 1 Delay: 3
[09:21:58.747] <TB3>     INFO: Functional ROC Area: 4
[09:21:58.751] <TB3>     INFO: Test took 114801 ms.
[09:21:58.751] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[09:21:58.751] <TB3>     INFO:    ----------------------------------------------------------------------
[09:21:58.751] <TB3>     INFO:    PixTestTiming::TimingTest()
[09:21:58.751] <TB3>     INFO:    ----------------------------------------------------------------------
[09:21:59.890] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4838 4838 4838 4838 4838 4838 4838 4838 e062 c000 a101 8040 483b 483b 4839 483b 483b 4839 483b 483b e062 c000 
[09:21:59.890] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4838 4838 4838 4838 4838 4838 4838 4838 e022 c000 a102 80b1 4839 4839 4838 4839 4839 4839 4839 4839 e022 c000 
[09:21:59.890] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4838 4838 4838 4838 4838 4838 4838 4838 e022 c000 a103 80c0 4838 4838 4839 4838 4839 4838 4839 4839 e022 c000 
[09:21:59.890] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[09:22:14.021] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:22:14.021] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[09:22:28.110] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:22:28.110] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[09:22:42.244] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:22:42.244] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[09:22:56.407] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:22:56.407] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[09:23:10.469] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:10.469] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[09:23:24.521] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:24.521] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[09:23:38.577] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:38.577] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[09:23:52.607] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:52.607] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[09:24:06.684] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:06.685] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[09:24:20.764] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:21.145] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:21.158] <TB3>     INFO: Decoding statistics:
[09:24:21.158] <TB3>     INFO:   General information:
[09:24:21.158] <TB3>     INFO: 	 16bit words read:         240000000
[09:24:21.158] <TB3>     INFO: 	 valid events total:       20000000
[09:24:21.158] <TB3>     INFO: 	 empty events:             20000000
[09:24:21.158] <TB3>     INFO: 	 valid events with pixels: 0
[09:24:21.158] <TB3>     INFO: 	 valid pixel hits:         0
[09:24:21.158] <TB3>     INFO:   Event errors: 	           0
[09:24:21.158] <TB3>     INFO: 	 start marker:             0
[09:24:21.158] <TB3>     INFO: 	 stop marker:              0
[09:24:21.158] <TB3>     INFO: 	 overflow:                 0
[09:24:21.158] <TB3>     INFO: 	 invalid 5bit words:       0
[09:24:21.158] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[09:24:21.158] <TB3>     INFO:   TBM errors: 		           0
[09:24:21.158] <TB3>     INFO: 	 flawed TBM headers:       0
[09:24:21.158] <TB3>     INFO: 	 flawed TBM trailers:      0
[09:24:21.158] <TB3>     INFO: 	 event ID mismatches:      0
[09:24:21.158] <TB3>     INFO:   ROC errors: 		           0
[09:24:21.158] <TB3>     INFO: 	 missing ROC header(s):    0
[09:24:21.158] <TB3>     INFO: 	 misplaced readback start: 0
[09:24:21.158] <TB3>     INFO:   Pixel decoding errors:	   0
[09:24:21.159] <TB3>     INFO: 	 pixel data incomplete:    0
[09:24:21.159] <TB3>     INFO: 	 pixel address:            0
[09:24:21.159] <TB3>     INFO: 	 pulse height fill bit:    0
[09:24:21.159] <TB3>     INFO: 	 buffer corruption:        0
[09:24:21.159] <TB3>     INFO:    ----------------------------------------------------------------------
[09:24:21.159] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[09:24:21.159] <TB3>     INFO:    ----------------------------------------------------------------------
[09:24:21.159] <TB3>     INFO:    ----------------------------------------------------------------------
[09:24:21.159] <TB3>     INFO:    Read back bit status: 1
[09:24:21.159] <TB3>     INFO:    ----------------------------------------------------------------------
[09:24:21.159] <TB3>     INFO:    ----------------------------------------------------------------------
[09:24:21.159] <TB3>     INFO:    Timings are good!
[09:24:21.159] <TB3>     INFO:    ----------------------------------------------------------------------
[09:24:21.159] <TB3>     INFO: Test took 142408 ms.
[09:24:21.159] <TB3>     INFO: PixTestTiming::TimingTest() done.
[09:24:21.159] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//tbmParameters_C0a.dat
[09:24:21.159] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:24:21.159] <TB3>     INFO: PixTestTiming::doTest took 507203 ms.
[09:24:21.159] <TB3>     INFO: PixTestTiming::doTest() done
[09:24:21.159] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[09:24:21.159] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[09:24:21.159] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[09:24:21.159] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[09:24:21.160] <TB3>     INFO: Write out ROCDelayScan3_V0
[09:24:21.160] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[09:24:21.160] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[09:24:21.513] <TB3>     INFO: ######################################################################
[09:24:21.513] <TB3>     INFO: PixTestAlive::doTest()
[09:24:21.513] <TB3>     INFO: ######################################################################
[09:24:21.516] <TB3>     INFO:    ----------------------------------------------------------------------
[09:24:21.517] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:24:21.517] <TB3>     INFO:    ----------------------------------------------------------------------
[09:24:21.518] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:24:21.864] <TB3>     INFO: Expecting 41600 events.
[09:24:25.957] <TB3>     INFO: 41600 events read in total (3378ms).
[09:24:25.957] <TB3>     INFO: Test took 4439ms.
[09:24:25.965] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:25.965] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[09:24:25.965] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[09:24:26.341] <TB3>     INFO: PixTestAlive::aliveTest() done
[09:24:26.341] <TB3>     INFO: number of dead pixels (per ROC):     0    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:24:26.341] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:24:26.344] <TB3>     INFO:    ----------------------------------------------------------------------
[09:24:26.344] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:24:26.344] <TB3>     INFO:    ----------------------------------------------------------------------
[09:24:26.345] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:24:26.694] <TB3>     INFO: Expecting 41600 events.
[09:24:29.677] <TB3>     INFO: 41600 events read in total (2268ms).
[09:24:29.678] <TB3>     INFO: Test took 3333ms.
[09:24:29.678] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:29.678] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[09:24:29.678] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[09:24:29.678] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[09:24:30.085] <TB3>     INFO: PixTestAlive::maskTest() done
[09:24:30.085] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:24:30.088] <TB3>     INFO:    ----------------------------------------------------------------------
[09:24:30.088] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:24:30.088] <TB3>     INFO:    ----------------------------------------------------------------------
[09:24:30.090] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:24:30.433] <TB3>     INFO: Expecting 41600 events.
[09:24:34.515] <TB3>     INFO: 41600 events read in total (3367ms).
[09:24:34.516] <TB3>     INFO: Test took 4426ms.
[09:24:34.524] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:34.524] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[09:24:34.524] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[09:24:34.903] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[09:24:34.904] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:24:34.904] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[09:24:34.904] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[09:24:34.912] <TB3>     INFO: ######################################################################
[09:24:34.912] <TB3>     INFO: PixTestTrim::doTest()
[09:24:34.912] <TB3>     INFO: ######################################################################
[09:24:34.915] <TB3>     INFO:    ----------------------------------------------------------------------
[09:24:34.915] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[09:24:34.915] <TB3>     INFO:    ----------------------------------------------------------------------
[09:24:34.992] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[09:24:34.992] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:24:35.030] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:24:35.030] <TB3>     INFO:     run 1 of 1
[09:24:35.030] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:24:35.373] <TB3>     INFO: Expecting 5025280 events.
[09:25:20.011] <TB3>     INFO: 1379360 events read in total (43923ms).
[09:26:03.689] <TB3>     INFO: 2744320 events read in total (87602ms).
[09:26:47.574] <TB3>     INFO: 4115848 events read in total (131487ms).
[09:27:15.579] <TB3>     INFO: 5025280 events read in total (159491ms).
[09:27:15.623] <TB3>     INFO: Test took 160593ms.
[09:27:15.683] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:15.793] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:27:17.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:27:18.614] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:27:19.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:27:21.375] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:27:22.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:27:24.047] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:27:25.444] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:27:26.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:27:28.217] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:27:29.620] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:27:31.060] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:27:32.451] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:27:33.866] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:27:35.261] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:27:36.633] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:27:37.977] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302350336
[09:27:37.981] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.882 minThrLimit = 104.867 minThrNLimit = 133.318 -> result = 104.882 -> 104
[09:27:37.981] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.6548 minThrLimit = 94.6509 minThrNLimit = 117.256 -> result = 94.6548 -> 94
[09:27:37.982] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.426 minThrLimit = 102.405 minThrNLimit = 126.561 -> result = 102.426 -> 102
[09:27:37.983] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4468 minThrLimit = 99.4413 minThrNLimit = 123.971 -> result = 99.4468 -> 99
[09:27:37.984] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.383 minThrLimit = 87.3807 minThrNLimit = 112.311 -> result = 87.383 -> 87
[09:27:37.984] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.9711 minThrLimit = 99.9499 minThrNLimit = 118.739 -> result = 99.9711 -> 99
[09:27:37.984] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.937 minThrLimit = 99.8029 minThrNLimit = 126.661 -> result = 99.937 -> 99
[09:27:37.985] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7122 minThrLimit = 94.695 minThrNLimit = 116.927 -> result = 94.7122 -> 94
[09:27:37.985] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.967 minThrLimit = 105.949 minThrNLimit = 135.162 -> result = 105.967 -> 105
[09:27:37.986] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.7835 minThrLimit = 98.7696 minThrNLimit = 126.657 -> result = 98.7835 -> 98
[09:27:37.986] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.549 minThrLimit = 106.491 minThrNLimit = 138.565 -> result = 106.549 -> 106
[09:27:37.986] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3242 minThrLimit = 99.2782 minThrNLimit = 125.324 -> result = 99.3242 -> 99
[09:27:37.987] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.402 minThrLimit = 103.365 minThrNLimit = 131.356 -> result = 103.402 -> 103
[09:27:37.987] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7429 minThrLimit = 96.726 minThrNLimit = 123.714 -> result = 96.7429 -> 96
[09:27:37.988] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5746 minThrLimit = 95.5215 minThrNLimit = 121.846 -> result = 95.5746 -> 95
[09:27:37.988] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.0908 minThrLimit = 84.027 minThrNLimit = 110.532 -> result = 84.0908 -> 84
[09:27:37.988] <TB3>     INFO: ROC 0 VthrComp = 104
[09:27:37.988] <TB3>     INFO: ROC 1 VthrComp = 94
[09:27:37.988] <TB3>     INFO: ROC 2 VthrComp = 102
[09:27:37.989] <TB3>     INFO: ROC 3 VthrComp = 99
[09:27:37.989] <TB3>     INFO: ROC 4 VthrComp = 87
[09:27:37.989] <TB3>     INFO: ROC 5 VthrComp = 99
[09:27:37.989] <TB3>     INFO: ROC 6 VthrComp = 99
[09:27:37.989] <TB3>     INFO: ROC 7 VthrComp = 94
[09:27:37.989] <TB3>     INFO: ROC 8 VthrComp = 105
[09:27:37.989] <TB3>     INFO: ROC 9 VthrComp = 98
[09:27:37.990] <TB3>     INFO: ROC 10 VthrComp = 106
[09:27:37.990] <TB3>     INFO: ROC 11 VthrComp = 99
[09:27:37.990] <TB3>     INFO: ROC 12 VthrComp = 103
[09:27:37.990] <TB3>     INFO: ROC 13 VthrComp = 96
[09:27:37.990] <TB3>     INFO: ROC 14 VthrComp = 95
[09:27:37.990] <TB3>     INFO: ROC 15 VthrComp = 84
[09:27:37.991] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[09:27:37.991] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:27:38.006] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:27:38.006] <TB3>     INFO:     run 1 of 1
[09:27:38.006] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:27:38.348] <TB3>     INFO: Expecting 5025280 events.
[09:28:14.306] <TB3>     INFO: 890808 events read in total (35236ms).
[09:28:49.903] <TB3>     INFO: 1778632 events read in total (70833ms).
[09:29:25.125] <TB3>     INFO: 2664408 events read in total (106055ms).
[09:30:00.160] <TB3>     INFO: 3540384 events read in total (141090ms).
[09:30:35.711] <TB3>     INFO: 4411088 events read in total (176642ms).
[09:31:00.596] <TB3>     INFO: 5025280 events read in total (201526ms).
[09:31:00.672] <TB3>     INFO: Test took 202667ms.
[09:31:00.856] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:31:01.204] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:31:02.823] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:31:04.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:31:06.082] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:31:07.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:31:09.344] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:31:11.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:31:12.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:31:14.403] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:31:16.066] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:31:17.691] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:31:19.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:31:21.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:31:22.696] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:31:24.346] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:31:25.997] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:31:27.642] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312057856
[09:31:27.645] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.6037 for pixel 12/17 mean/min/max = 46.8269/34.914/58.7398
[09:31:27.645] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.0008 for pixel 8/9 mean/min/max = 45.5364/32.9663/58.1066
[09:31:27.645] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.4352 for pixel 26/2 mean/min/max = 45.1953/32.9475/57.4432
[09:31:27.646] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.2255 for pixel 24/79 mean/min/max = 44.1857/32.0953/56.2761
[09:31:27.646] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.8976 for pixel 0/2 mean/min/max = 44.06/32.2093/55.9107
[09:31:27.646] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 60.4858 for pixel 3/11 mean/min/max = 46.3999/32.1304/60.6694
[09:31:27.647] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 65.6461 for pixel 7/12 mean/min/max = 48.7255/31.7812/65.6698
[09:31:27.647] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 59.798 for pixel 7/2 mean/min/max = 46.1349/32.4624/59.8074
[09:31:27.647] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 60.956 for pixel 18/3 mean/min/max = 47.9031/34.7142/61.0921
[09:31:27.648] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.8632 for pixel 51/3 mean/min/max = 43.5143/32.1248/54.9038
[09:31:27.648] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.3106 for pixel 23/4 mean/min/max = 46.9001/34.4418/59.3583
[09:31:27.648] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 61.314 for pixel 0/71 mean/min/max = 46.4593/31.4722/61.4463
[09:31:27.649] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.2409 for pixel 0/32 mean/min/max = 45.8693/32.4556/59.2831
[09:31:27.649] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.6006 for pixel 22/0 mean/min/max = 45.0146/32.3633/57.6658
[09:31:27.649] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.7328 for pixel 7/0 mean/min/max = 45.046/32.3564/57.7357
[09:31:27.650] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.8945 for pixel 15/8 mean/min/max = 43.7103/32.1854/55.2351
[09:31:27.650] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[09:31:27.786] <TB3>     INFO: Expecting 411648 events.
[09:31:35.489] <TB3>     INFO: 411648 events read in total (6988ms).
[09:31:35.496] <TB3>     INFO: Expecting 411648 events.
[09:31:43.078] <TB3>     INFO: 411648 events read in total (6922ms).
[09:31:43.087] <TB3>     INFO: Expecting 411648 events.
[09:31:50.730] <TB3>     INFO: 411648 events read in total (6982ms).
[09:31:50.745] <TB3>     INFO: Expecting 411648 events.
[09:31:58.180] <TB3>     INFO: 411648 events read in total (6778ms).
[09:31:58.194] <TB3>     INFO: Expecting 411648 events.
[09:32:05.747] <TB3>     INFO: 411648 events read in total (6889ms).
[09:32:05.763] <TB3>     INFO: Expecting 411648 events.
[09:32:13.209] <TB3>     INFO: 411648 events read in total (6786ms).
[09:32:13.228] <TB3>     INFO: Expecting 411648 events.
[09:32:20.691] <TB3>     INFO: 411648 events read in total (6804ms).
[09:32:20.712] <TB3>     INFO: Expecting 411648 events.
[09:32:28.302] <TB3>     INFO: 411648 events read in total (6939ms).
[09:32:28.327] <TB3>     INFO: Expecting 411648 events.
[09:32:35.957] <TB3>     INFO: 411648 events read in total (6983ms).
[09:32:35.983] <TB3>     INFO: Expecting 411648 events.
[09:32:43.594] <TB3>     INFO: 411648 events read in total (6969ms).
[09:32:43.624] <TB3>     INFO: Expecting 411648 events.
[09:32:51.292] <TB3>     INFO: 411648 events read in total (7027ms).
[09:32:51.324] <TB3>     INFO: Expecting 411648 events.
[09:32:58.969] <TB3>     INFO: 411648 events read in total (7012ms).
[09:32:58.003] <TB3>     INFO: Expecting 411648 events.
[09:33:06.552] <TB3>     INFO: 411648 events read in total (6913ms).
[09:33:06.591] <TB3>     INFO: Expecting 411648 events.
[09:33:14.212] <TB3>     INFO: 411648 events read in total (6985ms).
[09:33:14.253] <TB3>     INFO: Expecting 411648 events.
[09:33:21.872] <TB3>     INFO: 411648 events read in total (6993ms).
[09:33:21.914] <TB3>     INFO: Expecting 411648 events.
[09:33:29.609] <TB3>     INFO: 411648 events read in total (7067ms).
[09:33:29.657] <TB3>     INFO: Test took 122007ms.
[09:33:30.172] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3914 < 35 for itrim+1 = 120; old thr = 34.7525 ... break
[09:33:30.208] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1421 < 35 for itrim = 105; old thr = 34.8279 ... break
[09:33:30.251] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7164 < 35 for itrim+1 = 114; old thr = 34.4862 ... break
[09:33:30.287] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7542 < 35 for itrim+1 = 99; old thr = 34.3334 ... break
[09:33:30.326] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1641 < 35 for itrim = 96; old thr = 34.7137 ... break
[09:33:30.355] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0627 < 35 for itrim = 109; old thr = 33.8769 ... break
[09:33:30.391] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0585 < 35 for itrim+1 = 120; old thr = 34.8027 ... break
[09:33:30.428] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6451 < 35 for itrim+1 = 114; old thr = 34.5393 ... break
[09:33:30.474] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7823 < 35 for itrim+1 = 129; old thr = 34.5568 ... break
[09:33:30.513] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5469 < 35 for itrim = 100; old thr = 33.903 ... break
[09:33:30.560] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1907 < 35 for itrim = 129; old thr = 33.3276 ... break
[09:33:30.597] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1724 < 35 for itrim+1 = 133; old thr = 34.9173 ... break
[09:33:30.631] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1634 < 35 for itrim = 110; old thr = 33.77 ... break
[09:33:30.677] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2183 < 35 for itrim = 114; old thr = 34.5191 ... break
[09:33:30.729] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1027 < 35 for itrim = 100; old thr = 33.6078 ... break
[09:33:30.781] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2147 < 35 for itrim = 109; old thr = 34.322 ... break
[09:33:30.857] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[09:33:30.867] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:33:30.867] <TB3>     INFO:     run 1 of 1
[09:33:30.867] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:33:31.210] <TB3>     INFO: Expecting 5025280 events.
[09:34:05.719] <TB3>     INFO: 872960 events read in total (33794ms).
[09:34:40.895] <TB3>     INFO: 1743824 events read in total (68970ms).
[09:35:16.042] <TB3>     INFO: 2612648 events read in total (104118ms).
[09:35:50.956] <TB3>     INFO: 3470840 events read in total (139031ms).
[09:36:25.858] <TB3>     INFO: 4324032 events read in total (173933ms).
[09:36:54.034] <TB3>     INFO: 5025280 events read in total (202109ms).
[09:36:54.110] <TB3>     INFO: Test took 203243ms.
[09:36:54.295] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:36:54.656] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:36:56.179] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:36:57.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:36:59.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:37:00.801] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:37:02.315] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:37:03.924] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:37:05.513] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:37:07.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:37:08.783] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:37:10.340] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:37:11.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:37:13.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:37:14.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:37:16.520] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:37:18.059] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:37:19.570] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 284266496
[09:37:19.572] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.243884 .. 255.000000
[09:37:19.647] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 255 (-1/-1) hits flags = 528 (plus default)
[09:37:19.657] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:37:19.657] <TB3>     INFO:     run 1 of 1
[09:37:19.657] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:37:19.000] <TB3>     INFO: Expecting 8453120 events.
[09:37:54.429] <TB3>     INFO: 823600 events read in total (33714ms).
[09:38:28.105] <TB3>     INFO: 1647312 events read in total (67390ms).
[09:39:02.119] <TB3>     INFO: 2471360 events read in total (101404ms).
[09:39:35.646] <TB3>     INFO: 3295192 events read in total (134931ms).
[09:40:08.770] <TB3>     INFO: 4119688 events read in total (168055ms).
[09:40:42.611] <TB3>     INFO: 4943160 events read in total (201896ms).
[09:41:16.432] <TB3>     INFO: 5765632 events read in total (235717ms).
[09:41:48.912] <TB3>     INFO: 6587000 events read in total (268197ms).
[09:42:22.869] <TB3>     INFO: 7407192 events read in total (302154ms).
[09:42:57.890] <TB3>     INFO: 8227368 events read in total (337175ms).
[09:43:07.657] <TB3>     INFO: 8453120 events read in total (346942ms).
[09:43:07.757] <TB3>     INFO: Test took 348101ms.
[09:43:08.078] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:43:08.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:43:10.616] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:43:12.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:43:14.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:43:16.250] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:43:18.112] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:43:20.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:43:21.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:43:23.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:43:25.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:43:27.617] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:43:29.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:43:31.373] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:43:33.250] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:43:35.218] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:43:37.088] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:43:38.993] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 331051008
[09:43:39.097] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.859393 .. 44.567115
[09:43:39.182] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 54 (-1/-1) hits flags = 528 (plus default)
[09:43:39.194] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:43:39.194] <TB3>     INFO:     run 1 of 1
[09:43:39.195] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:43:39.549] <TB3>     INFO: Expecting 1630720 events.
[09:44:21.106] <TB3>     INFO: 1170888 events read in total (40836ms).
[09:44:37.409] <TB3>     INFO: 1630720 events read in total (57139ms).
[09:44:37.422] <TB3>     INFO: Test took 58227ms.
[09:44:37.456] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:44:37.524] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:44:38.490] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:44:39.454] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:44:40.420] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:44:41.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:44:42.339] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:44:43.290] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:44:44.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:44:45.200] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:44:46.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:44:47.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:44:48.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:44:49.033] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:44:49.997] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:44:50.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:44:51.916] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:44:52.880] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295616512
[09:44:52.961] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.272800 .. 40.710446
[09:44:53.040] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 50 (-1/-1) hits flags = 528 (plus default)
[09:44:53.051] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:44:53.051] <TB3>     INFO:     run 1 of 1
[09:44:53.051] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:44:53.403] <TB3>     INFO: Expecting 1364480 events.
[09:45:35.594] <TB3>     INFO: 1193496 events read in total (41476ms).
[09:45:41.960] <TB3>     INFO: 1364480 events read in total (47842ms).
[09:45:41.976] <TB3>     INFO: Test took 48924ms.
[09:45:42.005] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:45:42.062] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:45:42.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:45:43.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:45:44.861] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:45:45.796] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:45:46.734] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:45:47.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:45:48.587] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:45:49.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:45:50.449] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:45:51.386] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:45:52.324] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:45:53.269] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:45:54.200] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:45:55.132] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:45:56.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:45:57.011] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309776384
[09:45:57.097] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.995861 .. 40.710446
[09:45:57.172] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 50 (-1/-1) hits flags = 528 (plus default)
[09:45:57.183] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:45:57.183] <TB3>     INFO:     run 1 of 1
[09:45:57.183] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:45:57.529] <TB3>     INFO: Expecting 1297920 events.
[09:46:39.816] <TB3>     INFO: 1176008 events read in total (41572ms).
[09:46:44.441] <TB3>     INFO: 1297920 events read in total (46197ms).
[09:46:44.452] <TB3>     INFO: Test took 47269ms.
[09:46:44.479] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:46:44.537] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:46:45.461] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:46:46.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:46:47.315] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:46:48.243] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:46:49.170] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:46:50.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:46:50.003] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:46:51.923] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:46:52.847] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:46:53.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:46:54.697] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:46:55.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:46:56.540] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:46:57.462] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:46:58.386] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:46:59.316] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 317980672
[09:46:59.399] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[09:46:59.399] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[09:46:59.409] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:46:59.409] <TB3>     INFO:     run 1 of 1
[09:46:59.410] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:46:59.752] <TB3>     INFO: Expecting 1364480 events.
[09:47:39.807] <TB3>     INFO: 1075120 events read in total (39340ms).
[09:47:50.725] <TB3>     INFO: 1364480 events read in total (50259ms).
[09:47:50.740] <TB3>     INFO: Test took 51331ms.
[09:47:50.774] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:47:50.843] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:47:51.807] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:47:52.775] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:47:53.736] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:47:54.695] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:47:55.661] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:47:56.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:47:57.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:47:58.533] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:47:59.494] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:48:00.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:48:01.420] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:48:02.377] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:48:03.341] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:48:04.305] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:48:05.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:48:06.234] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 282914816
[09:48:06.268] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C0.dat
[09:48:06.268] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C1.dat
[09:48:06.268] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C2.dat
[09:48:06.268] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C3.dat
[09:48:06.268] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C4.dat
[09:48:06.268] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C5.dat
[09:48:06.269] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C6.dat
[09:48:06.269] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C7.dat
[09:48:06.269] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C8.dat
[09:48:06.269] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C9.dat
[09:48:06.269] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C10.dat
[09:48:06.269] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C11.dat
[09:48:06.269] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C12.dat
[09:48:06.269] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C13.dat
[09:48:06.269] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C14.dat
[09:48:06.269] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C15.dat
[09:48:06.270] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C0.dat
[09:48:06.277] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C1.dat
[09:48:06.285] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C2.dat
[09:48:06.291] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C3.dat
[09:48:06.298] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C4.dat
[09:48:06.305] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C5.dat
[09:48:06.312] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C6.dat
[09:48:06.319] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C7.dat
[09:48:06.326] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C8.dat
[09:48:06.333] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C9.dat
[09:48:06.339] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C10.dat
[09:48:06.346] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C11.dat
[09:48:06.353] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C12.dat
[09:48:06.360] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C13.dat
[09:48:06.367] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C14.dat
[09:48:06.374] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C15.dat
[09:48:06.380] <TB3>     INFO: PixTestTrim::trimTest() done
[09:48:06.380] <TB3>     INFO: vtrim:     120 105 114  99  96 109 120 114 129 100 129 133 110 114 100 109 
[09:48:06.381] <TB3>     INFO: vthrcomp:  104  94 102  99  87  99  99  94 105  98 106  99 103  96  95  84 
[09:48:06.381] <TB3>     INFO: vcal mean:  35.04  34.99  34.88  34.95  34.96  34.94  34.97  34.92  35.00  34.96  34.95  34.95  34.97  35.01  34.96  34.98 
[09:48:06.381] <TB3>     INFO: vcal RMS:    0.80   0.82   0.99   0.82   0.79   0.95   1.08   0.88   0.84   0.78   0.83   0.90   0.84   0.86   0.81   0.77 
[09:48:06.381] <TB3>     INFO: bits mean:   8.82   9.39   9.81   9.57   9.68   9.57   9.07   9.53   8.66   9.96   8.97   9.67   9.25   9.86   9.20  10.27 
[09:48:06.381] <TB3>     INFO: bits RMS:    2.54   2.67   2.63   2.81   2.74   2.63   2.69   2.56   2.53   2.60   2.54   2.60   2.75   2.58   2.84   2.48 
[09:48:06.391] <TB3>     INFO:    ----------------------------------------------------------------------
[09:48:06.391] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[09:48:06.391] <TB3>     INFO:    ----------------------------------------------------------------------
[09:48:06.393] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[09:48:06.394] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[09:48:06.404] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:48:06.404] <TB3>     INFO:     run 1 of 1
[09:48:06.405] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:48:06.748] <TB3>     INFO: Expecting 4160000 events.
[09:48:53.958] <TB3>     INFO: 1157610 events read in total (46495ms).
[09:49:39.654] <TB3>     INFO: 2299105 events read in total (92191ms).
[09:50:25.931] <TB3>     INFO: 3426805 events read in total (138468ms).
[09:50:55.765] <TB3>     INFO: 4160000 events read in total (168302ms).
[09:50:55.818] <TB3>     INFO: Test took 169413ms.
[09:50:55.939] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:50:56.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:50:58.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:50:59.954] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:51:01.837] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:51:03.707] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:51:05.601] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:51:07.492] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:51:09.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:51:11.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:51:13.159] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:51:14.986] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:51:16.848] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:51:18.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:51:20.624] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:51:22.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:51:24.341] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:51:26.238] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 315305984
[09:51:26.239] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[09:51:26.312] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[09:51:26.312] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 182 (-1/-1) hits flags = 528 (plus default)
[09:51:26.322] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:51:26.322] <TB3>     INFO:     run 1 of 1
[09:51:26.323] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:51:26.665] <TB3>     INFO: Expecting 3806400 events.
[09:52:12.693] <TB3>     INFO: 1163675 events read in total (45313ms).
[09:52:58.876] <TB3>     INFO: 2310250 events read in total (91496ms).
[09:53:44.819] <TB3>     INFO: 3441900 events read in total (137439ms).
[09:53:59.850] <TB3>     INFO: 3806400 events read in total (152470ms).
[09:53:59.899] <TB3>     INFO: Test took 153576ms.
[09:54:00.009] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:54:00.225] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:54:02.022] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:54:03.851] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:54:05.678] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:54:07.521] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:54:09.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:54:11.228] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:54:13.073] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:54:14.933] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:54:16.748] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:54:18.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:54:20.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:54:22.217] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:54:24.025] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:54:25.865] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:54:27.708] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:54:29.574] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261480448
[09:54:29.574] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[09:54:29.648] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[09:54:29.648] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[09:54:29.659] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:54:29.659] <TB3>     INFO:     run 1 of 1
[09:54:29.659] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:54:29.004] <TB3>     INFO: Expecting 3473600 events.
[09:55:17.262] <TB3>     INFO: 1225695 events read in total (46543ms).
[09:56:04.760] <TB3>     INFO: 2425485 events read in total (94041ms).
[09:56:46.662] <TB3>     INFO: 3473600 events read in total (135943ms).
[09:56:46.716] <TB3>     INFO: Test took 137057ms.
[09:56:46.811] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:56:46.969] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:56:48.663] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:56:50.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:56:52.078] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:56:53.798] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:56:55.544] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:56:57.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:56:58.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:57:00.709] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:57:02.413] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:57:04.172] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:57:05.887] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:57:07.623] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:57:09.350] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:57:11.111] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:57:12.888] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:57:14.698] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306728960
[09:57:14.699] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[09:57:14.773] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[09:57:14.773] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[09:57:14.783] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:57:14.783] <TB3>     INFO:     run 1 of 1
[09:57:14.783] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:57:15.131] <TB3>     INFO: Expecting 3494400 events.
[09:58:03.568] <TB3>     INFO: 1220875 events read in total (47722ms).
[09:58:50.896] <TB3>     INFO: 2416230 events read in total (95050ms).
[09:59:33.381] <TB3>     INFO: 3494400 events read in total (137535ms).
[09:59:33.425] <TB3>     INFO: Test took 138642ms.
[09:59:33.515] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:59:33.698] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:59:35.411] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:59:37.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:59:38.865] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:59:40.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:59:42.426] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:59:44.140] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:59:45.853] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:59:47.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:59:49.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:59:51.100] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:59:52.818] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:59:54.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:59:56.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:59:58.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:59:59.799] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:00:01.616] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262434816
[10:00:01.617] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[10:00:01.694] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[10:00:01.694] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[10:00:01.704] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:00:01.704] <TB3>     INFO:     run 1 of 1
[10:00:01.704] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:00:02.047] <TB3>     INFO: Expecting 3494400 events.
[10:00:50.668] <TB3>     INFO: 1220270 events read in total (47906ms).
[10:01:38.100] <TB3>     INFO: 2414995 events read in total (95338ms).
[10:02:21.266] <TB3>     INFO: 3494400 events read in total (138505ms).
[10:02:21.318] <TB3>     INFO: Test took 139614ms.
[10:02:21.411] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:02:21.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:02:23.218] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:02:24.896] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:02:26.567] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:02:28.249] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:02:29.963] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:02:31.645] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:02:33.322] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:02:35.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:02:36.695] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:02:38.412] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:02:40.074] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:02:41.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:02:43.416] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:02:45.113] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:02:46.828] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:02:48.574] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293818368
[10:02:48.575] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.86118, thr difference RMS: 1.70675
[10:02:48.575] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.5377, thr difference RMS: 1.85161
[10:02:48.575] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.81431, thr difference RMS: 1.56955
[10:02:48.577] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.82985, thr difference RMS: 1.7009
[10:02:48.577] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.27331, thr difference RMS: 1.27557
[10:02:48.577] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.7807, thr difference RMS: 1.61616
[10:02:48.577] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.5294, thr difference RMS: 1.58645
[10:02:48.578] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.60662, thr difference RMS: 1.61055
[10:02:48.578] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.54009, thr difference RMS: 1.20269
[10:02:48.578] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.15578, thr difference RMS: 1.47923
[10:02:48.578] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.1613, thr difference RMS: 1.46147
[10:02:48.579] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.60363, thr difference RMS: 1.74516
[10:02:48.579] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.5898, thr difference RMS: 1.50361
[10:02:48.579] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.09135, thr difference RMS: 1.78547
[10:02:48.579] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.60376, thr difference RMS: 1.45906
[10:02:48.579] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.29238, thr difference RMS: 1.17692
[10:02:48.580] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.83004, thr difference RMS: 1.7048
[10:02:48.580] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.59335, thr difference RMS: 1.79454
[10:02:48.580] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.80259, thr difference RMS: 1.55339
[10:02:48.580] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.91087, thr difference RMS: 1.67615
[10:02:48.580] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.31747, thr difference RMS: 1.25104
[10:02:48.581] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.9094, thr difference RMS: 1.69449
[10:02:48.581] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.594, thr difference RMS: 1.56597
[10:02:48.581] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.52928, thr difference RMS: 1.60375
[10:02:48.581] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.56787, thr difference RMS: 1.20835
[10:02:48.581] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.08421, thr difference RMS: 1.47919
[10:02:48.582] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.061, thr difference RMS: 1.4467
[10:02:48.582] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.4675, thr difference RMS: 1.76613
[10:02:48.582] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.50987, thr difference RMS: 1.49721
[10:02:48.582] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.08562, thr difference RMS: 1.78531
[10:02:48.582] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.54301, thr difference RMS: 1.48257
[10:02:48.583] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.24149, thr difference RMS: 1.15962
[10:02:48.583] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.91115, thr difference RMS: 1.6925
[10:02:48.583] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.723, thr difference RMS: 1.80027
[10:02:48.583] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.89736, thr difference RMS: 1.53263
[10:02:48.583] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.0205, thr difference RMS: 1.67106
[10:02:48.584] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.48866, thr difference RMS: 1.24428
[10:02:48.584] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 11.146, thr difference RMS: 1.87011
[10:02:48.584] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.8412, thr difference RMS: 1.56811
[10:02:48.584] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.57369, thr difference RMS: 1.59989
[10:02:48.584] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.68797, thr difference RMS: 1.22686
[10:02:48.585] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.1563, thr difference RMS: 1.4493
[10:02:48.585] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.10352, thr difference RMS: 1.44473
[10:02:48.585] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.47342, thr difference RMS: 1.7504
[10:02:48.585] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.61531, thr difference RMS: 1.49887
[10:02:48.585] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.15039, thr difference RMS: 1.75307
[10:02:48.586] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.58184, thr difference RMS: 1.44578
[10:02:48.586] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.26232, thr difference RMS: 1.15509
[10:02:48.586] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.993, thr difference RMS: 1.71582
[10:02:48.586] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.85257, thr difference RMS: 1.81816
[10:02:48.586] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.02043, thr difference RMS: 1.57528
[10:02:48.587] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.10724, thr difference RMS: 1.67555
[10:02:48.587] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.68935, thr difference RMS: 1.25179
[10:02:48.587] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 11.1674, thr difference RMS: 1.8675
[10:02:48.587] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.9652, thr difference RMS: 1.59399
[10:02:48.587] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.58346, thr difference RMS: 1.57689
[10:02:48.588] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.85678, thr difference RMS: 1.21379
[10:02:48.588] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.21212, thr difference RMS: 1.46171
[10:02:48.588] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.17156, thr difference RMS: 1.45329
[10:02:48.588] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.47559, thr difference RMS: 1.78812
[10:02:48.588] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.63647, thr difference RMS: 1.5009
[10:02:48.589] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.17983, thr difference RMS: 1.75805
[10:02:48.589] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.62071, thr difference RMS: 1.45841
[10:02:48.589] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.35317, thr difference RMS: 1.14375
[10:02:48.694] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[10:02:48.697] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2293 seconds
[10:02:48.697] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[10:02:49.404] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[10:02:49.404] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[10:02:49.406] <TB3>     INFO: ######################################################################
[10:02:49.407] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[10:02:49.407] <TB3>     INFO: ######################################################################
[10:02:49.407] <TB3>     INFO:    ----------------------------------------------------------------------
[10:02:49.408] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[10:02:49.408] <TB3>     INFO:    ----------------------------------------------------------------------
[10:02:49.408] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[10:02:49.420] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[10:02:49.420] <TB3>     INFO:     run 1 of 1
[10:02:49.420] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:02:49.768] <TB3>     INFO: Expecting 59072000 events.
[10:03:18.999] <TB3>     INFO: 1071800 events read in total (28516ms).
[10:03:47.395] <TB3>     INFO: 2140600 events read in total (56912ms).
[10:04:15.804] <TB3>     INFO: 3209200 events read in total (85321ms).
[10:04:44.245] <TB3>     INFO: 4282000 events read in total (113762ms).
[10:05:12.775] <TB3>     INFO: 5350800 events read in total (142292ms).
[10:05:41.279] <TB3>     INFO: 6419600 events read in total (170796ms).
[10:06:09.752] <TB3>     INFO: 7491200 events read in total (199269ms).
[10:06:38.173] <TB3>     INFO: 8559600 events read in total (227690ms).
[10:07:06.598] <TB3>     INFO: 9628200 events read in total (256115ms).
[10:07:35.059] <TB3>     INFO: 10700400 events read in total (284576ms).
[10:08:03.519] <TB3>     INFO: 11768800 events read in total (313036ms).
[10:08:31.968] <TB3>     INFO: 12837800 events read in total (341485ms).
[10:09:00.486] <TB3>     INFO: 13909800 events read in total (370003ms).
[10:09:29.061] <TB3>     INFO: 14978400 events read in total (398578ms).
[10:09:57.618] <TB3>     INFO: 16048000 events read in total (427135ms).
[10:10:26.107] <TB3>     INFO: 17119400 events read in total (455624ms).
[10:10:54.573] <TB3>     INFO: 18188200 events read in total (484090ms).
[10:11:23.027] <TB3>     INFO: 19258800 events read in total (512544ms).
[10:11:51.582] <TB3>     INFO: 20329400 events read in total (541099ms).
[10:12:20.108] <TB3>     INFO: 21398000 events read in total (569625ms).
[10:12:48.644] <TB3>     INFO: 22468400 events read in total (598161ms).
[10:13:17.087] <TB3>     INFO: 23538600 events read in total (626604ms).
[10:13:45.538] <TB3>     INFO: 24607200 events read in total (655055ms).
[10:14:14.117] <TB3>     INFO: 25679200 events read in total (683634ms).
[10:14:42.533] <TB3>     INFO: 26748400 events read in total (712050ms).
[10:15:11.056] <TB3>     INFO: 27817000 events read in total (740573ms).
[10:15:39.613] <TB3>     INFO: 28889000 events read in total (769130ms).
[10:16:08.078] <TB3>     INFO: 29958400 events read in total (797595ms).
[10:16:36.565] <TB3>     INFO: 31027600 events read in total (826082ms).
[10:17:05.042] <TB3>     INFO: 32100200 events read in total (854559ms).
[10:17:33.523] <TB3>     INFO: 33168600 events read in total (883040ms).
[10:18:01.959] <TB3>     INFO: 34238400 events read in total (911476ms).
[10:18:30.447] <TB3>     INFO: 35310000 events read in total (939964ms).
[10:18:58.839] <TB3>     INFO: 36378200 events read in total (968356ms).
[10:19:27.220] <TB3>     INFO: 37448000 events read in total (996737ms).
[10:19:55.777] <TB3>     INFO: 38519200 events read in total (1025294ms).
[10:20:24.370] <TB3>     INFO: 39588000 events read in total (1053887ms).
[10:20:52.875] <TB3>     INFO: 40658400 events read in total (1082392ms).
[10:21:21.408] <TB3>     INFO: 41728600 events read in total (1110925ms).
[10:21:49.904] <TB3>     INFO: 42796800 events read in total (1139421ms).
[10:22:18.445] <TB3>     INFO: 43866400 events read in total (1167962ms).
[10:22:46.902] <TB3>     INFO: 44936800 events read in total (1196419ms).
[10:23:15.380] <TB3>     INFO: 46005200 events read in total (1224897ms).
[10:23:43.878] <TB3>     INFO: 47073400 events read in total (1253395ms).
[10:24:11.146] <TB3>     INFO: 48145200 events read in total (1280663ms).
[10:24:39.738] <TB3>     INFO: 49213000 events read in total (1309256ms).
[10:25:08.399] <TB3>     INFO: 50280200 events read in total (1337916ms).
[10:25:36.866] <TB3>     INFO: 51348800 events read in total (1366383ms).
[10:26:04.985] <TB3>     INFO: 52419800 events read in total (1394502ms).
[10:26:32.991] <TB3>     INFO: 53487400 events read in total (1422508ms).
[10:27:01.768] <TB3>     INFO: 54554800 events read in total (1451285ms).
[10:27:30.386] <TB3>     INFO: 55624400 events read in total (1479903ms).
[10:27:59.109] <TB3>     INFO: 56695200 events read in total (1508626ms).
[10:28:27.633] <TB3>     INFO: 57763600 events read in total (1537150ms).
[10:28:56.218] <TB3>     INFO: 58834200 events read in total (1565735ms).
[10:29:02.900] <TB3>     INFO: 59072000 events read in total (1572417ms).
[10:29:02.920] <TB3>     INFO: Test took 1573500ms.
[10:29:02.986] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:29:03.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:29:03.104] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:04.267] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:29:04.267] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:05.415] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:29:05.415] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:06.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:29:06.594] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:07.766] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:29:07.766] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:08.917] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:29:08.917] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:10.088] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:29:10.088] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:11.254] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:29:11.255] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:12.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:29:12.421] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:13.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:29:13.612] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:14.795] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:29:14.796] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:15.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:29:15.965] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:17.147] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:29:17.148] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:18.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:29:18.291] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:19.468] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:29:19.468] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:20.631] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:29:20.631] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:29:21.811] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 435150848
[10:29:21.845] <TB3>     INFO: PixTestScurves::scurves() done 
[10:29:21.845] <TB3>     INFO: Vcal mean:  35.09  35.12  35.41  35.08  35.06  35.11  35.11  35.09  35.10  35.04  35.04  35.04  35.14  35.10  35.07  35.05 
[10:29:21.845] <TB3>     INFO: Vcal RMS:    0.69   0.69   0.92   0.67   0.66   0.81   0.99   0.75   0.73   0.66   0.71   0.79   0.70   0.75   0.67   0.65 
[10:29:21.845] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[10:29:21.917] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[10:29:21.917] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[10:29:21.917] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[10:29:21.917] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[10:29:21.917] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[10:29:21.917] <TB3>     INFO: ######################################################################
[10:29:21.917] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[10:29:21.917] <TB3>     INFO: ######################################################################
[10:29:21.920] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:29:22.268] <TB3>     INFO: Expecting 41600 events.
[10:29:26.360] <TB3>     INFO: 41600 events read in total (3364ms).
[10:29:26.361] <TB3>     INFO: Test took 4441ms.
[10:29:26.368] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:29:26.369] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[10:29:26.369] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:29:26.373] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 51, 78] has eff 0/10
[10:29:26.373] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 51, 78]
[10:29:26.374] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 46, 64] has eff 0/10
[10:29:26.374] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 46, 64]
[10:29:26.378] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[10:29:26.378] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[10:29:26.378] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[10:29:26.378] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[10:29:26.715] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:29:27.059] <TB3>     INFO: Expecting 41600 events.
[10:29:31.201] <TB3>     INFO: 41600 events read in total (3427ms).
[10:29:31.201] <TB3>     INFO: Test took 4485ms.
[10:29:31.209] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:29:31.209] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[10:29:31.209] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[10:29:31.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.186
[10:29:31.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 188
[10:29:31.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.159
[10:29:31.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 175
[10:29:31.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.316
[10:29:31.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[10:29:31.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.975
[10:29:31.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[10:29:31.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.04
[10:29:31.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[10:29:31.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.802
[10:29:31.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 163
[10:29:31.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.053
[10:29:31.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[10:29:31.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.975
[10:29:31.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 172
[10:29:31.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.959
[10:29:31.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[10:29:31.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.456
[10:29:31.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 183
[10:29:31.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.859
[10:29:31.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 183
[10:29:31.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.287
[10:29:31.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 165
[10:29:31.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.233
[10:29:31.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[10:29:31.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.874
[10:29:31.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 183
[10:29:31.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.242
[10:29:31.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[10:29:31.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.702
[10:29:31.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 173
[10:29:31.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[10:29:31.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[10:29:31.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[10:29:31.303] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:29:31.652] <TB3>     INFO: Expecting 41600 events.
[10:29:35.789] <TB3>     INFO: 41600 events read in total (3422ms).
[10:29:35.790] <TB3>     INFO: Test took 4487ms.
[10:29:35.797] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:29:35.797] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[10:29:35.797] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[10:29:35.801] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[10:29:35.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 49minph_roc = 5
[10:29:35.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.7136
[10:29:35.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 81
[10:29:35.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.4322
[10:29:35.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 61
[10:29:35.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.6725
[10:29:35.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,44] phvalue 64
[10:29:35.802] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.472
[10:29:35.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [18 ,42] phvalue 79
[10:29:35.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.984
[10:29:35.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 77
[10:29:35.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.4334
[10:29:35.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 54
[10:29:35.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.2864
[10:29:35.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 64
[10:29:35.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.8853
[10:29:35.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 65
[10:29:35.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.9345
[10:29:35.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 60
[10:29:35.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7042
[10:29:35.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 76
[10:29:35.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.1643
[10:29:35.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 82
[10:29:35.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.6681
[10:29:35.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 57
[10:29:35.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.5304
[10:29:35.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,68] phvalue 68
[10:29:35.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.511
[10:29:35.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 74
[10:29:35.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.1568
[10:29:35.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 68
[10:29:35.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.4317
[10:29:35.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 62
[10:29:35.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 0 0
[10:29:36.218] <TB3>     INFO: Expecting 2560 events.
[10:29:37.177] <TB3>     INFO: 2560 events read in total (244ms).
[10:29:37.177] <TB3>     INFO: Test took 1369ms.
[10:29:37.178] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:37.178] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 1 1
[10:29:37.685] <TB3>     INFO: Expecting 2560 events.
[10:29:38.645] <TB3>     INFO: 2560 events read in total (245ms).
[10:29:38.645] <TB3>     INFO: Test took 1467ms.
[10:29:38.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:38.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 44, 2 2
[10:29:39.153] <TB3>     INFO: Expecting 2560 events.
[10:29:40.111] <TB3>     INFO: 2560 events read in total (243ms).
[10:29:40.111] <TB3>     INFO: Test took 1465ms.
[10:29:40.111] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:40.112] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 18, 42, 3 3
[10:29:40.619] <TB3>     INFO: Expecting 2560 events.
[10:29:41.576] <TB3>     INFO: 2560 events read in total (242ms).
[10:29:41.577] <TB3>     INFO: Test took 1465ms.
[10:29:41.577] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:41.577] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 4 4
[10:29:42.084] <TB3>     INFO: Expecting 2560 events.
[10:29:43.043] <TB3>     INFO: 2560 events read in total (244ms).
[10:29:43.043] <TB3>     INFO: Test took 1466ms.
[10:29:43.044] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:43.044] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 5 5
[10:29:43.551] <TB3>     INFO: Expecting 2560 events.
[10:29:44.508] <TB3>     INFO: 2560 events read in total (242ms).
[10:29:44.509] <TB3>     INFO: Test took 1465ms.
[10:29:44.509] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:44.510] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 6 6
[10:29:45.016] <TB3>     INFO: Expecting 2560 events.
[10:29:45.974] <TB3>     INFO: 2560 events read in total (243ms).
[10:29:45.975] <TB3>     INFO: Test took 1465ms.
[10:29:45.975] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:45.976] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 7 7
[10:29:46.482] <TB3>     INFO: Expecting 2560 events.
[10:29:47.440] <TB3>     INFO: 2560 events read in total (243ms).
[10:29:47.441] <TB3>     INFO: Test took 1465ms.
[10:29:47.441] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:47.441] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 8 8
[10:29:47.949] <TB3>     INFO: Expecting 2560 events.
[10:29:48.907] <TB3>     INFO: 2560 events read in total (243ms).
[10:29:48.908] <TB3>     INFO: Test took 1467ms.
[10:29:48.908] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:48.908] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 9 9
[10:29:49.416] <TB3>     INFO: Expecting 2560 events.
[10:29:50.374] <TB3>     INFO: 2560 events read in total (243ms).
[10:29:50.374] <TB3>     INFO: Test took 1466ms.
[10:29:50.375] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:50.375] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 10 10
[10:29:50.882] <TB3>     INFO: Expecting 2560 events.
[10:29:51.841] <TB3>     INFO: 2560 events read in total (244ms).
[10:29:51.841] <TB3>     INFO: Test took 1466ms.
[10:29:51.842] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:51.842] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[10:29:52.349] <TB3>     INFO: Expecting 2560 events.
[10:29:53.309] <TB3>     INFO: 2560 events read in total (244ms).
[10:29:53.309] <TB3>     INFO: Test took 1467ms.
[10:29:53.309] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:53.309] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 68, 12 12
[10:29:53.817] <TB3>     INFO: Expecting 2560 events.
[10:29:54.775] <TB3>     INFO: 2560 events read in total (243ms).
[10:29:54.776] <TB3>     INFO: Test took 1467ms.
[10:29:54.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:54.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 13 13
[10:29:55.283] <TB3>     INFO: Expecting 2560 events.
[10:29:56.240] <TB3>     INFO: 2560 events read in total (242ms).
[10:29:56.240] <TB3>     INFO: Test took 1463ms.
[10:29:56.240] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:56.241] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 14 14
[10:29:56.749] <TB3>     INFO: Expecting 2560 events.
[10:29:57.706] <TB3>     INFO: 2560 events read in total (243ms).
[10:29:57.706] <TB3>     INFO: Test took 1465ms.
[10:29:57.707] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:57.707] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 15 15
[10:29:58.216] <TB3>     INFO: Expecting 2560 events.
[10:29:59.175] <TB3>     INFO: 2560 events read in total (245ms).
[10:29:59.175] <TB3>     INFO: Test took 1468ms.
[10:29:59.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:59.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[10:29:59.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[10:29:59.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[10:29:59.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[10:29:59.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[10:29:59.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[10:29:59.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC6
[10:29:59.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[10:29:59.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[10:29:59.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[10:29:59.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC10
[10:29:59.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[10:29:59.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[10:29:59.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[10:29:59.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[10:29:59.176] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[10:29:59.179] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:29:59.684] <TB3>     INFO: Expecting 655360 events.
[10:30:11.477] <TB3>     INFO: 655360 events read in total (11078ms).
[10:30:11.488] <TB3>     INFO: Expecting 655360 events.
[10:30:23.079] <TB3>     INFO: 655360 events read in total (11022ms).
[10:30:23.094] <TB3>     INFO: Expecting 655360 events.
[10:30:34.723] <TB3>     INFO: 655360 events read in total (11063ms).
[10:30:34.742] <TB3>     INFO: Expecting 655360 events.
[10:30:46.365] <TB3>     INFO: 655360 events read in total (11063ms).
[10:30:46.389] <TB3>     INFO: Expecting 655360 events.
[10:30:57.990] <TB3>     INFO: 655360 events read in total (11046ms).
[10:30:58.018] <TB3>     INFO: Expecting 655360 events.
[10:31:09.709] <TB3>     INFO: 655360 events read in total (11141ms).
[10:31:09.743] <TB3>     INFO: Expecting 655360 events.
[10:31:21.413] <TB3>     INFO: 655360 events read in total (11124ms).
[10:31:21.450] <TB3>     INFO: Expecting 655360 events.
[10:31:33.102] <TB3>     INFO: 655360 events read in total (11108ms).
[10:31:33.142] <TB3>     INFO: Expecting 655360 events.
[10:31:44.887] <TB3>     INFO: 655360 events read in total (11203ms).
[10:31:44.936] <TB3>     INFO: Expecting 655360 events.
[10:31:56.699] <TB3>     INFO: 655360 events read in total (11235ms).
[10:31:56.747] <TB3>     INFO: Expecting 655360 events.
[10:32:08.433] <TB3>     INFO: 655360 events read in total (11157ms).
[10:32:08.486] <TB3>     INFO: Expecting 655360 events.
[10:32:20.168] <TB3>     INFO: 655360 events read in total (11156ms).
[10:32:20.225] <TB3>     INFO: Expecting 655360 events.
[10:32:31.943] <TB3>     INFO: 655360 events read in total (11192ms).
[10:32:32.006] <TB3>     INFO: Expecting 655360 events.
[10:32:43.762] <TB3>     INFO: 655360 events read in total (11229ms).
[10:32:43.833] <TB3>     INFO: Expecting 655360 events.
[10:32:55.568] <TB3>     INFO: 655360 events read in total (11208ms).
[10:32:55.645] <TB3>     INFO: Expecting 655360 events.
[10:33:07.340] <TB3>     INFO: 655360 events read in total (11168ms).
[10:33:07.418] <TB3>     INFO: Test took 188239ms.
[10:33:07.512] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:33:07.820] <TB3>     INFO: Expecting 655360 events.
[10:33:19.707] <TB3>     INFO: 655360 events read in total (11172ms).
[10:33:19.718] <TB3>     INFO: Expecting 655360 events.
[10:33:31.391] <TB3>     INFO: 655360 events read in total (11110ms).
[10:33:31.407] <TB3>     INFO: Expecting 655360 events.
[10:33:43.093] <TB3>     INFO: 655360 events read in total (11122ms).
[10:33:43.112] <TB3>     INFO: Expecting 655360 events.
[10:33:54.765] <TB3>     INFO: 655360 events read in total (11092ms).
[10:33:54.789] <TB3>     INFO: Expecting 655360 events.
[10:34:06.462] <TB3>     INFO: 655360 events read in total (11117ms).
[10:34:06.490] <TB3>     INFO: Expecting 655360 events.
[10:34:18.097] <TB3>     INFO: 655360 events read in total (11051ms).
[10:34:18.131] <TB3>     INFO: Expecting 655360 events.
[10:34:29.325] <TB3>     INFO: 655360 events read in total (10638ms).
[10:34:29.366] <TB3>     INFO: Expecting 655360 events.
[10:34:40.668] <TB3>     INFO: 655360 events read in total (10747ms).
[10:34:40.709] <TB3>     INFO: Expecting 655360 events.
[10:34:52.032] <TB3>     INFO: 655360 events read in total (10783ms).
[10:34:52.076] <TB3>     INFO: Expecting 655360 events.
[10:35:03.803] <TB3>     INFO: 655360 events read in total (11187ms).
[10:35:03.854] <TB3>     INFO: Expecting 655360 events.
[10:35:15.611] <TB3>     INFO: 655360 events read in total (11231ms).
[10:35:15.666] <TB3>     INFO: Expecting 655360 events.
[10:35:27.342] <TB3>     INFO: 655360 events read in total (11150ms).
[10:35:27.398] <TB3>     INFO: Expecting 655360 events.
[10:35:38.994] <TB3>     INFO: 655360 events read in total (11067ms).
[10:35:39.055] <TB3>     INFO: Expecting 655360 events.
[10:35:50.689] <TB3>     INFO: 655360 events read in total (11107ms).
[10:35:50.755] <TB3>     INFO: Expecting 655360 events.
[10:36:02.496] <TB3>     INFO: 655360 events read in total (11214ms).
[10:36:02.566] <TB3>     INFO: Expecting 655360 events.
[10:36:14.284] <TB3>     INFO: 655360 events read in total (11192ms).
[10:36:14.371] <TB3>     INFO: Test took 186859ms.
[10:36:14.546] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:14.547] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[10:36:14.547] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:14.547] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[10:36:14.547] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:14.547] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[10:36:14.548] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:14.548] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[10:36:14.548] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:14.548] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[10:36:14.548] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:14.549] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[10:36:14.549] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:14.549] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[10:36:14.549] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:14.550] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[10:36:14.550] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:14.550] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[10:36:14.550] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:14.550] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[10:36:14.550] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:14.551] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[10:36:14.551] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:14.551] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[10:36:14.551] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:14.552] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[10:36:14.552] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:14.552] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[10:36:14.552] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:14.553] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[10:36:14.553] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:36:14.553] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[10:36:14.553] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:14.560] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:14.567] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:14.574] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:14.580] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:14.587] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:14.594] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:14.601] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:14.608] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:14.615] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:14.621] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:14.628] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:14.635] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:14.642] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:14.649] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:14.655] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:36:14.662] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[10:36:14.669] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[10:36:14.676] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[10:36:14.682] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[10:36:14.689] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[10:36:14.696] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[10:36:14.703] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[10:36:14.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[10:36:14.738] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C0.dat
[10:36:14.738] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C1.dat
[10:36:14.739] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C2.dat
[10:36:14.739] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C3.dat
[10:36:14.739] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C4.dat
[10:36:14.739] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C5.dat
[10:36:14.739] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C6.dat
[10:36:14.739] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C7.dat
[10:36:14.739] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C8.dat
[10:36:14.739] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C9.dat
[10:36:14.740] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C10.dat
[10:36:14.740] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C11.dat
[10:36:14.740] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C12.dat
[10:36:14.740] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C13.dat
[10:36:14.740] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C14.dat
[10:36:14.740] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C15.dat
[10:36:15.088] <TB3>     INFO: Expecting 41600 events.
[10:36:18.911] <TB3>     INFO: 41600 events read in total (3108ms).
[10:36:18.912] <TB3>     INFO: Test took 4169ms.
[10:36:19.567] <TB3>     INFO: Expecting 41600 events.
[10:36:23.385] <TB3>     INFO: 41600 events read in total (3104ms).
[10:36:23.387] <TB3>     INFO: Test took 4167ms.
[10:36:24.041] <TB3>     INFO: Expecting 41600 events.
[10:36:27.856] <TB3>     INFO: 41600 events read in total (3100ms).
[10:36:27.856] <TB3>     INFO: Test took 4163ms.
[10:36:28.163] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:28.294] <TB3>     INFO: Expecting 2560 events.
[10:36:29.252] <TB3>     INFO: 2560 events read in total (243ms).
[10:36:29.253] <TB3>     INFO: Test took 1091ms.
[10:36:29.255] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:29.761] <TB3>     INFO: Expecting 2560 events.
[10:36:30.720] <TB3>     INFO: 2560 events read in total (244ms).
[10:36:30.720] <TB3>     INFO: Test took 1465ms.
[10:36:30.722] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:31.228] <TB3>     INFO: Expecting 2560 events.
[10:36:32.184] <TB3>     INFO: 2560 events read in total (241ms).
[10:36:32.185] <TB3>     INFO: Test took 1463ms.
[10:36:32.188] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:32.693] <TB3>     INFO: Expecting 2560 events.
[10:36:33.650] <TB3>     INFO: 2560 events read in total (242ms).
[10:36:33.650] <TB3>     INFO: Test took 1462ms.
[10:36:33.652] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:34.158] <TB3>     INFO: Expecting 2560 events.
[10:36:35.114] <TB3>     INFO: 2560 events read in total (241ms).
[10:36:35.114] <TB3>     INFO: Test took 1462ms.
[10:36:35.117] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:35.623] <TB3>     INFO: Expecting 2560 events.
[10:36:36.579] <TB3>     INFO: 2560 events read in total (241ms).
[10:36:36.580] <TB3>     INFO: Test took 1463ms.
[10:36:36.582] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:37.088] <TB3>     INFO: Expecting 2560 events.
[10:36:38.044] <TB3>     INFO: 2560 events read in total (242ms).
[10:36:38.044] <TB3>     INFO: Test took 1462ms.
[10:36:38.047] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:38.553] <TB3>     INFO: Expecting 2560 events.
[10:36:39.512] <TB3>     INFO: 2560 events read in total (244ms).
[10:36:39.512] <TB3>     INFO: Test took 1465ms.
[10:36:39.514] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:40.020] <TB3>     INFO: Expecting 2560 events.
[10:36:40.978] <TB3>     INFO: 2560 events read in total (242ms).
[10:36:40.979] <TB3>     INFO: Test took 1465ms.
[10:36:40.980] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:41.487] <TB3>     INFO: Expecting 2560 events.
[10:36:42.445] <TB3>     INFO: 2560 events read in total (243ms).
[10:36:42.445] <TB3>     INFO: Test took 1465ms.
[10:36:42.447] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:42.953] <TB3>     INFO: Expecting 2560 events.
[10:36:43.911] <TB3>     INFO: 2560 events read in total (243ms).
[10:36:43.911] <TB3>     INFO: Test took 1464ms.
[10:36:43.913] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:44.420] <TB3>     INFO: Expecting 2560 events.
[10:36:45.377] <TB3>     INFO: 2560 events read in total (242ms).
[10:36:45.377] <TB3>     INFO: Test took 1464ms.
[10:36:45.380] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:45.886] <TB3>     INFO: Expecting 2560 events.
[10:36:46.842] <TB3>     INFO: 2560 events read in total (241ms).
[10:36:46.843] <TB3>     INFO: Test took 1463ms.
[10:36:46.845] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:47.351] <TB3>     INFO: Expecting 2560 events.
[10:36:48.307] <TB3>     INFO: 2560 events read in total (241ms).
[10:36:48.308] <TB3>     INFO: Test took 1463ms.
[10:36:48.310] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:48.817] <TB3>     INFO: Expecting 2560 events.
[10:36:49.773] <TB3>     INFO: 2560 events read in total (241ms).
[10:36:49.774] <TB3>     INFO: Test took 1464ms.
[10:36:49.776] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:50.282] <TB3>     INFO: Expecting 2560 events.
[10:36:51.239] <TB3>     INFO: 2560 events read in total (242ms).
[10:36:51.239] <TB3>     INFO: Test took 1463ms.
[10:36:51.242] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:51.747] <TB3>     INFO: Expecting 2560 events.
[10:36:52.704] <TB3>     INFO: 2560 events read in total (242ms).
[10:36:52.704] <TB3>     INFO: Test took 1462ms.
[10:36:52.706] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:53.212] <TB3>     INFO: Expecting 2560 events.
[10:36:54.169] <TB3>     INFO: 2560 events read in total (242ms).
[10:36:54.170] <TB3>     INFO: Test took 1464ms.
[10:36:54.173] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:54.678] <TB3>     INFO: Expecting 2560 events.
[10:36:55.635] <TB3>     INFO: 2560 events read in total (242ms).
[10:36:55.635] <TB3>     INFO: Test took 1463ms.
[10:36:55.637] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:56.144] <TB3>     INFO: Expecting 2560 events.
[10:36:57.101] <TB3>     INFO: 2560 events read in total (242ms).
[10:36:57.101] <TB3>     INFO: Test took 1464ms.
[10:36:57.103] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:57.609] <TB3>     INFO: Expecting 2560 events.
[10:36:58.568] <TB3>     INFO: 2560 events read in total (244ms).
[10:36:58.568] <TB3>     INFO: Test took 1465ms.
[10:36:58.571] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:59.076] <TB3>     INFO: Expecting 2560 events.
[10:37:00.033] <TB3>     INFO: 2560 events read in total (241ms).
[10:37:00.034] <TB3>     INFO: Test took 1463ms.
[10:37:00.037] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:00.543] <TB3>     INFO: Expecting 2560 events.
[10:37:01.503] <TB3>     INFO: 2560 events read in total (244ms).
[10:37:01.504] <TB3>     INFO: Test took 1468ms.
[10:37:01.507] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:02.012] <TB3>     INFO: Expecting 2560 events.
[10:37:02.973] <TB3>     INFO: 2560 events read in total (246ms).
[10:37:02.973] <TB3>     INFO: Test took 1467ms.
[10:37:02.976] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:03.482] <TB3>     INFO: Expecting 2560 events.
[10:37:04.439] <TB3>     INFO: 2560 events read in total (242ms).
[10:37:04.440] <TB3>     INFO: Test took 1464ms.
[10:37:04.443] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:04.948] <TB3>     INFO: Expecting 2560 events.
[10:37:05.904] <TB3>     INFO: 2560 events read in total (241ms).
[10:37:05.905] <TB3>     INFO: Test took 1462ms.
[10:37:05.908] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:06.414] <TB3>     INFO: Expecting 2560 events.
[10:37:07.371] <TB3>     INFO: 2560 events read in total (241ms).
[10:37:07.372] <TB3>     INFO: Test took 1465ms.
[10:37:07.375] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:07.880] <TB3>     INFO: Expecting 2560 events.
[10:37:08.839] <TB3>     INFO: 2560 events read in total (244ms).
[10:37:08.839] <TB3>     INFO: Test took 1464ms.
[10:37:08.843] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:09.347] <TB3>     INFO: Expecting 2560 events.
[10:37:10.304] <TB3>     INFO: 2560 events read in total (242ms).
[10:37:10.305] <TB3>     INFO: Test took 1462ms.
[10:37:10.309] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:10.813] <TB3>     INFO: Expecting 2560 events.
[10:37:11.772] <TB3>     INFO: 2560 events read in total (244ms).
[10:37:11.772] <TB3>     INFO: Test took 1464ms.
[10:37:11.774] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:12.281] <TB3>     INFO: Expecting 2560 events.
[10:37:13.238] <TB3>     INFO: 2560 events read in total (241ms).
[10:37:13.238] <TB3>     INFO: Test took 1464ms.
[10:37:13.241] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:37:13.747] <TB3>     INFO: Expecting 2560 events.
[10:37:14.705] <TB3>     INFO: 2560 events read in total (242ms).
[10:37:14.705] <TB3>     INFO: Test took 1464ms.
[10:37:15.710] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[10:37:15.710] <TB3>     INFO: PH scale (per ROC):    83  80  78  82  81  65  75  67  75  82  76  77  75  83  80  96
[10:37:15.710] <TB3>     INFO: PH offset (per ROC):  167 181 183 167 170 197 184 186 189 171 172 190 180 173 176 176
[10:37:15.883] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[10:37:15.886] <TB3>     INFO: ######################################################################
[10:37:15.886] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[10:37:15.886] <TB3>     INFO: ######################################################################
[10:37:15.886] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[10:37:15.898] <TB3>     INFO: scanning low vcal = 10
[10:37:16.242] <TB3>     INFO: Expecting 41600 events.
[10:37:19.944] <TB3>     INFO: 41600 events read in total (2987ms).
[10:37:19.945] <TB3>     INFO: Test took 4047ms.
[10:37:19.946] <TB3>     INFO: scanning low vcal = 20
[10:37:20.452] <TB3>     INFO: Expecting 41600 events.
[10:37:24.180] <TB3>     INFO: 41600 events read in total (3013ms).
[10:37:24.180] <TB3>     INFO: Test took 4234ms.
[10:37:24.182] <TB3>     INFO: scanning low vcal = 30
[10:37:24.689] <TB3>     INFO: Expecting 41600 events.
[10:37:28.413] <TB3>     INFO: 41600 events read in total (3010ms).
[10:37:28.413] <TB3>     INFO: Test took 4231ms.
[10:37:28.415] <TB3>     INFO: scanning low vcal = 40
[10:37:28.918] <TB3>     INFO: Expecting 41600 events.
[10:37:33.174] <TB3>     INFO: 41600 events read in total (3541ms).
[10:37:33.175] <TB3>     INFO: Test took 4760ms.
[10:37:33.178] <TB3>     INFO: scanning low vcal = 50
[10:37:33.601] <TB3>     INFO: Expecting 41600 events.
[10:37:37.864] <TB3>     INFO: 41600 events read in total (3548ms).
[10:37:37.865] <TB3>     INFO: Test took 4687ms.
[10:37:37.868] <TB3>     INFO: scanning low vcal = 60
[10:37:38.290] <TB3>     INFO: Expecting 41600 events.
[10:37:42.545] <TB3>     INFO: 41600 events read in total (3540ms).
[10:37:42.546] <TB3>     INFO: Test took 4678ms.
[10:37:42.549] <TB3>     INFO: scanning low vcal = 70
[10:37:42.974] <TB3>     INFO: Expecting 41600 events.
[10:37:47.239] <TB3>     INFO: 41600 events read in total (3550ms).
[10:37:47.240] <TB3>     INFO: Test took 4691ms.
[10:37:47.243] <TB3>     INFO: scanning low vcal = 80
[10:37:47.666] <TB3>     INFO: Expecting 41600 events.
[10:37:51.931] <TB3>     INFO: 41600 events read in total (3551ms).
[10:37:51.932] <TB3>     INFO: Test took 4689ms.
[10:37:51.935] <TB3>     INFO: scanning low vcal = 90
[10:37:52.358] <TB3>     INFO: Expecting 41600 events.
[10:37:56.621] <TB3>     INFO: 41600 events read in total (3549ms).
[10:37:56.621] <TB3>     INFO: Test took 4686ms.
[10:37:56.625] <TB3>     INFO: scanning low vcal = 100
[10:37:57.048] <TB3>     INFO: Expecting 41600 events.
[10:38:01.443] <TB3>     INFO: 41600 events read in total (3680ms).
[10:38:01.443] <TB3>     INFO: Test took 4818ms.
[10:38:01.446] <TB3>     INFO: scanning low vcal = 110
[10:38:01.871] <TB3>     INFO: Expecting 41600 events.
[10:38:06.136] <TB3>     INFO: 41600 events read in total (3550ms).
[10:38:06.136] <TB3>     INFO: Test took 4690ms.
[10:38:06.139] <TB3>     INFO: scanning low vcal = 120
[10:38:06.561] <TB3>     INFO: Expecting 41600 events.
[10:38:10.834] <TB3>     INFO: 41600 events read in total (3558ms).
[10:38:10.835] <TB3>     INFO: Test took 4696ms.
[10:38:10.838] <TB3>     INFO: scanning low vcal = 130
[10:38:11.261] <TB3>     INFO: Expecting 41600 events.
[10:38:15.534] <TB3>     INFO: 41600 events read in total (3558ms).
[10:38:15.535] <TB3>     INFO: Test took 4697ms.
[10:38:15.538] <TB3>     INFO: scanning low vcal = 140
[10:38:15.963] <TB3>     INFO: Expecting 41600 events.
[10:38:20.232] <TB3>     INFO: 41600 events read in total (3554ms).
[10:38:20.233] <TB3>     INFO: Test took 4695ms.
[10:38:20.236] <TB3>     INFO: scanning low vcal = 150
[10:38:20.659] <TB3>     INFO: Expecting 41600 events.
[10:38:24.927] <TB3>     INFO: 41600 events read in total (3553ms).
[10:38:24.928] <TB3>     INFO: Test took 4692ms.
[10:38:24.931] <TB3>     INFO: scanning low vcal = 160
[10:38:25.355] <TB3>     INFO: Expecting 41600 events.
[10:38:29.610] <TB3>     INFO: 41600 events read in total (3540ms).
[10:38:29.611] <TB3>     INFO: Test took 4680ms.
[10:38:29.614] <TB3>     INFO: scanning low vcal = 170
[10:38:30.035] <TB3>     INFO: Expecting 41600 events.
[10:38:34.298] <TB3>     INFO: 41600 events read in total (3548ms).
[10:38:34.299] <TB3>     INFO: Test took 4685ms.
[10:38:34.303] <TB3>     INFO: scanning low vcal = 180
[10:38:34.724] <TB3>     INFO: Expecting 41600 events.
[10:38:38.981] <TB3>     INFO: 41600 events read in total (3542ms).
[10:38:38.981] <TB3>     INFO: Test took 4677ms.
[10:38:38.985] <TB3>     INFO: scanning low vcal = 190
[10:38:39.407] <TB3>     INFO: Expecting 41600 events.
[10:38:43.676] <TB3>     INFO: 41600 events read in total (3553ms).
[10:38:43.677] <TB3>     INFO: Test took 4692ms.
[10:38:43.680] <TB3>     INFO: scanning low vcal = 200
[10:38:44.103] <TB3>     INFO: Expecting 41600 events.
[10:38:48.357] <TB3>     INFO: 41600 events read in total (3540ms).
[10:38:48.357] <TB3>     INFO: Test took 4677ms.
[10:38:48.361] <TB3>     INFO: scanning low vcal = 210
[10:38:48.784] <TB3>     INFO: Expecting 41600 events.
[10:38:53.054] <TB3>     INFO: 41600 events read in total (3555ms).
[10:38:53.055] <TB3>     INFO: Test took 4694ms.
[10:38:53.057] <TB3>     INFO: scanning low vcal = 220
[10:38:53.481] <TB3>     INFO: Expecting 41600 events.
[10:38:57.746] <TB3>     INFO: 41600 events read in total (3550ms).
[10:38:57.747] <TB3>     INFO: Test took 4689ms.
[10:38:57.750] <TB3>     INFO: scanning low vcal = 230
[10:38:58.172] <TB3>     INFO: Expecting 41600 events.
[10:39:02.443] <TB3>     INFO: 41600 events read in total (3557ms).
[10:39:02.443] <TB3>     INFO: Test took 4693ms.
[10:39:02.446] <TB3>     INFO: scanning low vcal = 240
[10:39:02.869] <TB3>     INFO: Expecting 41600 events.
[10:39:07.136] <TB3>     INFO: 41600 events read in total (3552ms).
[10:39:07.137] <TB3>     INFO: Test took 4690ms.
[10:39:07.140] <TB3>     INFO: scanning low vcal = 250
[10:39:07.563] <TB3>     INFO: Expecting 41600 events.
[10:39:11.821] <TB3>     INFO: 41600 events read in total (3543ms).
[10:39:11.821] <TB3>     INFO: Test took 4681ms.
[10:39:11.825] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[10:39:12.248] <TB3>     INFO: Expecting 41600 events.
[10:39:16.512] <TB3>     INFO: 41600 events read in total (3550ms).
[10:39:16.512] <TB3>     INFO: Test took 4686ms.
[10:39:16.516] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[10:39:16.939] <TB3>     INFO: Expecting 41600 events.
[10:39:21.163] <TB3>     INFO: 41600 events read in total (3509ms).
[10:39:21.164] <TB3>     INFO: Test took 4648ms.
[10:39:21.167] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[10:39:21.593] <TB3>     INFO: Expecting 41600 events.
[10:39:25.812] <TB3>     INFO: 41600 events read in total (3504ms).
[10:39:25.813] <TB3>     INFO: Test took 4646ms.
[10:39:25.816] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[10:39:26.238] <TB3>     INFO: Expecting 41600 events.
[10:39:30.457] <TB3>     INFO: 41600 events read in total (3504ms).
[10:39:30.458] <TB3>     INFO: Test took 4642ms.
[10:39:30.461] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[10:39:30.886] <TB3>     INFO: Expecting 41600 events.
[10:39:35.109] <TB3>     INFO: 41600 events read in total (3508ms).
[10:39:35.110] <TB3>     INFO: Test took 4649ms.
[10:39:35.646] <TB3>     INFO: PixTestGainPedestal::measure() done 
[10:39:35.649] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[10:39:35.649] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[10:39:35.650] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[10:39:35.650] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[10:39:35.650] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[10:39:35.650] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[10:39:35.650] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[10:39:35.650] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[10:39:35.651] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[10:39:35.651] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[10:39:35.651] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[10:39:35.651] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[10:39:35.651] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[10:39:35.652] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[10:39:35.652] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[10:39:35.652] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[10:40:14.689] <TB3>     INFO: PixTestGainPedestal::fit() done
[10:40:14.689] <TB3>     INFO: non-linearity mean:  0.966 0.962 0.967 0.965 0.956 0.958 0.964 0.925 0.960 0.959 0.959 0.965 0.958 0.964 0.968 0.961
[10:40:14.689] <TB3>     INFO: non-linearity RMS:   0.005 0.006 0.005 0.004 0.005 0.007 0.005 0.015 0.005 0.007 0.005 0.005 0.007 0.005 0.004 0.004
[10:40:14.690] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[10:40:14.712] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[10:40:14.734] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[10:40:14.756] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[10:40:14.778] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[10:40:14.800] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[10:40:14.822] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[10:40:14.845] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[10:40:14.867] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[10:40:14.889] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[10:40:14.911] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[10:40:14.933] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[10:40:14.955] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[10:40:14.977] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[10:40:14.000] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[10:40:15.022] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-08_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[10:40:15.043] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[10:40:15.044] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[10:40:15.051] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[10:40:15.051] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[10:40:15.054] <TB3>     INFO: ######################################################################
[10:40:15.054] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[10:40:15.054] <TB3>     INFO: ######################################################################
[10:40:15.056] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[10:40:15.066] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:40:15.066] <TB3>     INFO:     run 1 of 1
[10:40:15.066] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:40:15.407] <TB3>     INFO: Expecting 3120000 events.
[10:41:02.432] <TB3>     INFO: 1225370 events read in total (46310ms).
[10:41:48.832] <TB3>     INFO: 2450815 events read in total (92710ms).
[10:42:14.178] <TB3>     INFO: 3120000 events read in total (118056ms).
[10:42:14.220] <TB3>     INFO: Test took 119154ms.
[10:42:14.303] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:42:14.420] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:42:15.923] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:42:17.339] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:42:18.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:42:20.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:42:21.722] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:42:23.156] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:42:24.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:42:26.035] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:42:27.572] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:42:29.082] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:42:30.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:42:32.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:42:33.633] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:42:35.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:42:36.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:42:37.972] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 355078144
[10:42:37.002] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[10:42:37.002] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.4341, RMS = 2.22077
[10:42:37.002] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[10:42:37.003] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[10:42:37.003] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.451, RMS = 2.38782
[10:42:37.003] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[10:42:37.004] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[10:42:37.004] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9375, RMS = 1.06571
[10:42:37.004] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:42:37.004] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[10:42:37.004] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7375, RMS = 1.00771
[10:42:37.004] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:42:38.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[10:42:38.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.054, RMS = 2.07104
[10:42:38.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[10:42:38.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[10:42:38.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.0715, RMS = 2.34558
[10:42:38.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[10:42:38.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[10:42:38.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.1092, RMS = 1.51999
[10:42:38.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[10:42:38.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[10:42:38.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8742, RMS = 1.43831
[10:42:38.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[10:42:38.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[10:42:38.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.0051, RMS = 2.02363
[10:42:38.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[10:42:38.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[10:42:38.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.4555, RMS = 2.10536
[10:42:38.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[10:42:38.008] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[10:42:38.009] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5921, RMS = 1.79514
[10:42:38.009] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[10:42:38.009] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[10:42:38.009] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5344, RMS = 1.70847
[10:42:38.009] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[10:42:38.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[10:42:38.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.6883, RMS = 1.79624
[10:42:38.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[10:42:38.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[10:42:38.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7988, RMS = 2.20325
[10:42:38.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[10:42:38.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[10:42:38.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.6366, RMS = 1.73038
[10:42:38.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:42:38.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[10:42:38.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.4905, RMS = 2.1564
[10:42:38.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[10:42:38.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[10:42:38.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.9288, RMS = 2.06693
[10:42:38.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[10:42:38.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[10:42:38.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0388, RMS = 1.84146
[10:42:38.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[10:42:38.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[10:42:38.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.4676, RMS = 1.91572
[10:42:38.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[10:42:38.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[10:42:38.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.9815, RMS = 1.84466
[10:42:38.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[10:42:38.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[10:42:38.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.0059, RMS = 2.21499
[10:42:38.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[10:42:38.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[10:42:38.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.2169, RMS = 2.24726
[10:42:38.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[10:42:38.015] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[10:42:38.015] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.04, RMS = 1.75421
[10:42:38.015] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[10:42:38.015] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[10:42:38.015] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.0096, RMS = 2.28675
[10:42:38.015] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[10:42:38.016] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[10:42:38.016] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.8045, RMS = 1.46049
[10:42:38.016] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[10:42:38.016] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[10:42:38.016] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.5336, RMS = 1.62507
[10:42:38.016] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[10:42:38.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[10:42:38.018] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.886, RMS = 1.26019
[10:42:38.018] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:42:38.018] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[10:42:38.018] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5393, RMS = 1.26342
[10:42:38.018] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[10:42:38.019] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[10:42:38.019] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4555, RMS = 1.52022
[10:42:38.019] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:42:38.019] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[10:42:38.019] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.4714, RMS = 1.8745
[10:42:38.019] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[10:42:38.020] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[10:42:38.020] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.1875, RMS = 1.76499
[10:42:38.020] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:42:38.020] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[10:42:38.020] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.0672, RMS = 2.41918
[10:42:38.020] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[10:42:38.023] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[10:42:38.023] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    4    0    9    0    0    0    1    0    0    0    0
[10:42:38.023] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[10:42:38.116] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[10:42:38.116] <TB3>     INFO: enter test to run
[10:42:38.116] <TB3>     INFO:   test:  no parameter change
[10:42:38.117] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 391.5mA
[10:42:38.118] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 465.5mA
[10:42:38.118] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[10:42:38.118] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[10:42:38.577] <TB3>    QUIET: Connection to board 24 closed.
[10:42:38.578] <TB3>     INFO: pXar: this is the end, my friend
[10:42:38.578] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
