library ieee;
use ieee.std_logic_1164.all;

entity Contador is
	port(clock, reset, enable: in std_logic;
			q : out std_logic_vector(3 downto 0));
end Contador;

architecture Contador of Contador is
signal contagem : integer range 0 to 15;
	begin
		process(clock, reset)
		
end Contador;