// Seed: 2963702339
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output id_5
    , id_19,
    input id_6,
    input id_7,
    input logic id_8,
    input id_9,
    output id_10,
    output logic id_11,
    input logic id_12
    , id_20,
    output logic id_13,
    output id_14,
    input id_15,
    output logic id_16,
    output logic id_17,
    output id_18
);
  logic id_21;
  logic id_22 = 1;
  type_33(
      id_1 - id_2, 1
  );
  logic id_23;
endmodule
