//
// File created by:  irun
// Do not modify this file
//
-access
+rwc
../RTL/controller_design.sv
../RTL/fifo_design.sv
../RTL/mem_design.sv
../RTL/top_design2.sv
