axi_interconnect_0.v,verilog,xil_defaultlib,../../../../tcp_ip.srcs/sources_1/ip/axi_interconnect_0/sim/axi_interconnect_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
