#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Jan 21 15:17:12 2018
# Process ID: 3188
# Current directory: D:/SeniorDesign2/DNASearcherIP/DNASearcherIP.runs/synth_1
# Command line: vivado.exe -log DNASearcher.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DNASearcher.tcl
# Log file: D:/SeniorDesign2/DNASearcherIP/DNASearcherIP.runs/synth_1/DNASearcher.vds
# Journal file: D:/SeniorDesign2/DNASearcherIP/DNASearcherIP.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DNASearcher.tcl -notrace
Command: synth_design -top DNASearcher -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9260 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 431.797 ; gain = 153.176
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DNASearcher' [D:/SeniorDesign2/DNASearcherIP/DNASearcherIP.srcs/sources_1/new/DNASearcher.v:161]
	Parameter IDLE bound to: 5'b00001 
	Parameter INPUT bound to: 5'b00010 
	Parameter SEARCH bound to: 5'b00100 
	Parameter CHECK_SEQ bound to: 5'b01000 
	Parameter COMPLETE bound to: 5'b10000 
INFO: [Synth 8-256] done synthesizing module 'DNASearcher' (1#1) [D:/SeniorDesign2/DNASearcherIP/DNASearcherIP.srcs/sources_1/new/DNASearcher.v:161]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 517.898 ; gain = 239.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 517.898 ; gain = 239.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 517.898 ; gain = 239.277
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'DNASearcher'
INFO: [Synth 8-5546] ROM "DONE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "indexStart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "found" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:01 ; elapsed = 00:00:52 . Memory (MB): peak = 653.844 ; gain = 375.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register seqBig_reg [D:/SeniorDesign2/DNASearcherIP/DNASearcherIP.srcs/sources_1/new/DNASearcher.v:214]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	             2000 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     11 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register seqBig_reg [D:/SeniorDesign2/DNASearcherIP/DNASearcherIP.srcs/sources_1/new/DNASearcher.v:214]
Hierarchical RTL Component report 
Module DNASearcher 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	             2000 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     11 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'seqSmall_reg[9]' (FDE) to 'firstBP_reg[1]'
INFO: [Synth 8-3886] merging instance 'seqSmall_reg[11]' (FDE) to 'firstBP_reg[3]'
INFO: [Synth 8-3886] merging instance 'seqSmall_reg[8]' (FDE) to 'firstBP_reg[0]'
INFO: [Synth 8-3886] merging instance 'seqSmall_reg[10]' (FDE) to 'firstBP_reg[2]'
WARNING: [Synth 8-3332] Sequential element (seqSmall_reg[7]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (seqSmall_reg[6]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (seqSmall_reg[5]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (seqSmall_reg[4]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (seqSmall_reg[3]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (seqSmall_reg[2]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (seqSmall_reg[1]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (seqSmall_reg[0]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (outerPos_reg[10]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (outerPos_reg[9]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (outerPos_reg[8]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (outerPos_reg[7]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (outerPos_reg[6]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (outerPos_reg[5]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (outerPos_reg[4]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (outerPos_reg[3]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (outerPos_reg[2]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (outerPos_reg[1]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (outerPos_reg[0]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (bp2_reg[2]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (bp2_reg[1]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (bp2_reg[0]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (bp1_reg[2]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (bp1_reg[1]) is unused and will be removed from module DNASearcher.
WARNING: [Synth 8-3332] Sequential element (bp1_reg[0]) is unused and will be removed from module DNASearcher.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:28 . Memory (MB): peak = 851.539 ; gain = 572.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:30 . Memory (MB): peak = 851.539 ; gain = 572.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:43 ; elapsed = 00:01:36 . Memory (MB): peak = 851.539 ; gain = 572.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:53 ; elapsed = 00:01:45 . Memory (MB): peak = 851.539 ; gain = 572.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:53 ; elapsed = 00:01:45 . Memory (MB): peak = 851.539 ; gain = 572.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:54 ; elapsed = 00:01:46 . Memory (MB): peak = 851.539 ; gain = 572.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:54 ; elapsed = 00:01:46 . Memory (MB): peak = 851.539 ; gain = 572.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:01:47 . Memory (MB): peak = 851.539 ; gain = 572.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:01:47 . Memory (MB): peak = 851.539 ; gain = 572.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |    16|
|4     |LUT3  |     6|
|5     |LUT4  |    11|
|6     |LUT5  |    67|
|7     |LUT6  |   605|
|8     |MUXF7 |   236|
|9     |MUXF8 |   118|
|10    |FDRE  |  2051|
|11    |FDSE  |     1|
|12    |IBUF  |  2018|
|13    |OBUF  |    13|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  5144|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:01:47 . Memory (MB): peak = 851.539 ; gain = 572.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:55 ; elapsed = 00:01:47 . Memory (MB): peak = 851.539 ; gain = 572.918
Synthesis Optimization Complete : Time (s): cpu = 00:01:55 ; elapsed = 00:01:47 . Memory (MB): peak = 851.539 ; gain = 572.918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2018 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-101] Netlist 'DNASearcher' is not ideal for floorplanning, since the cellview 'DNASearcher' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

20 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:25 ; elapsed = 00:02:21 . Memory (MB): peak = 944.660 ; gain = 672.730
INFO: [Common 17-1381] The checkpoint 'D:/SeniorDesign2/DNASearcherIP/DNASearcherIP.runs/synth_1/DNASearcher.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.518 . Memory (MB): peak = 944.660 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jan 21 15:19:53 2018...
