// Seed: 2778799950
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial begin
    assign id_1 = 1;
    id_2 = 1;
  end
  wire id_6;
  wire id_7, id_8;
  id_9(
      .id_0(id_2), .id_1(id_4)
  );
  wire id_10;
  assign id_7 = 1;
  assign id_2 = id_7 == 1'b0;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    output tri id_2,
    input tri id_3,
    input logic id_4,
    output supply0 id_5,
    input wire id_6
    , id_16,
    input tri1 id_7,
    output supply1 id_8,
    input tri1 id_9,
    input tri id_10
    , id_17,
    input wand id_11,
    input supply0 id_12,
    output logic id_13,
    output uwire id_14
);
  always @(negedge 1) begin
    if (1'b0) id_13 <= id_4;
  end
  id_18(
      1'b0 == 1, 1, 1'd0
  ); module_0(
      id_16, id_17, id_16, id_17, id_16
  ); id_19(
      .id_0(id_5), .id_1(id_8), .id_2("" & id_5)
  );
endmodule
