# This a makefile

CC = gcc

OBJ = school.o main.o

SRC = main.c school.c

NAME = school

all: main.o school.o 
	$(CC) main.o school.o -o school

main.o: main.c
	$(CC) -c -o main.o main.c

school.o: school.c
	$(CC) -c -o school.o school.c

school: main.c school.c
	$(CC) main.c school.c -o school
