
l496zg_usb_cdc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088f0  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08008a9c  08008a9c  00009a9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b30  08008b30  0000a15c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008b30  08008b30  00009b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008b38  08008b38  0000a15c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b38  08008b38  00009b38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008b3c  08008b3c  00009b3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000015c  20000000  08008b40  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ee4  2000015c  08008c9c  0000a15c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001040  08008c9c  0000b040  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a15c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000156f4  00000000  00000000  0000a18c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000363e  00000000  00000000  0001f880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001110  00000000  00000000  00022ec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cf0  00000000  00000000  00023fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b214  00000000  00000000  00024cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015b61  00000000  00000000  0004fed4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fa149  00000000  00000000  00065a35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015fb7e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004898  00000000  00000000  0015fbc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  0016445c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000015c 	.word	0x2000015c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08008a84 	.word	0x08008a84

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000160 	.word	0x20000160
 80001e8:	08008a84 	.word	0x08008a84

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b988 	b.w	8000514 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	468e      	mov	lr, r1
 8000224:	4604      	mov	r4, r0
 8000226:	4688      	mov	r8, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14a      	bne.n	80002c2 <__udivmoddi4+0xa6>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d962      	bls.n	80002f8 <__udivmoddi4+0xdc>
 8000232:	fab2 f682 	clz	r6, r2
 8000236:	b14e      	cbz	r6, 800024c <__udivmoddi4+0x30>
 8000238:	f1c6 0320 	rsb	r3, r6, #32
 800023c:	fa01 f806 	lsl.w	r8, r1, r6
 8000240:	fa20 f303 	lsr.w	r3, r0, r3
 8000244:	40b7      	lsls	r7, r6
 8000246:	ea43 0808 	orr.w	r8, r3, r8
 800024a:	40b4      	lsls	r4, r6
 800024c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000250:	fa1f fc87 	uxth.w	ip, r7
 8000254:	fbb8 f1fe 	udiv	r1, r8, lr
 8000258:	0c23      	lsrs	r3, r4, #16
 800025a:	fb0e 8811 	mls	r8, lr, r1, r8
 800025e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000262:	fb01 f20c 	mul.w	r2, r1, ip
 8000266:	429a      	cmp	r2, r3
 8000268:	d909      	bls.n	800027e <__udivmoddi4+0x62>
 800026a:	18fb      	adds	r3, r7, r3
 800026c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000270:	f080 80ea 	bcs.w	8000448 <__udivmoddi4+0x22c>
 8000274:	429a      	cmp	r2, r3
 8000276:	f240 80e7 	bls.w	8000448 <__udivmoddi4+0x22c>
 800027a:	3902      	subs	r1, #2
 800027c:	443b      	add	r3, r7
 800027e:	1a9a      	subs	r2, r3, r2
 8000280:	b2a3      	uxth	r3, r4
 8000282:	fbb2 f0fe 	udiv	r0, r2, lr
 8000286:	fb0e 2210 	mls	r2, lr, r0, r2
 800028a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800028e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000292:	459c      	cmp	ip, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x8e>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f100 32ff 	add.w	r2, r0, #4294967295
 800029c:	f080 80d6 	bcs.w	800044c <__udivmoddi4+0x230>
 80002a0:	459c      	cmp	ip, r3
 80002a2:	f240 80d3 	bls.w	800044c <__udivmoddi4+0x230>
 80002a6:	443b      	add	r3, r7
 80002a8:	3802      	subs	r0, #2
 80002aa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ae:	eba3 030c 	sub.w	r3, r3, ip
 80002b2:	2100      	movs	r1, #0
 80002b4:	b11d      	cbz	r5, 80002be <__udivmoddi4+0xa2>
 80002b6:	40f3      	lsrs	r3, r6
 80002b8:	2200      	movs	r2, #0
 80002ba:	e9c5 3200 	strd	r3, r2, [r5]
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d905      	bls.n	80002d2 <__udivmoddi4+0xb6>
 80002c6:	b10d      	cbz	r5, 80002cc <__udivmoddi4+0xb0>
 80002c8:	e9c5 0100 	strd	r0, r1, [r5]
 80002cc:	2100      	movs	r1, #0
 80002ce:	4608      	mov	r0, r1
 80002d0:	e7f5      	b.n	80002be <__udivmoddi4+0xa2>
 80002d2:	fab3 f183 	clz	r1, r3
 80002d6:	2900      	cmp	r1, #0
 80002d8:	d146      	bne.n	8000368 <__udivmoddi4+0x14c>
 80002da:	4573      	cmp	r3, lr
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xc8>
 80002de:	4282      	cmp	r2, r0
 80002e0:	f200 8105 	bhi.w	80004ee <__udivmoddi4+0x2d2>
 80002e4:	1a84      	subs	r4, r0, r2
 80002e6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	4690      	mov	r8, r2
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	d0e5      	beq.n	80002be <__udivmoddi4+0xa2>
 80002f2:	e9c5 4800 	strd	r4, r8, [r5]
 80002f6:	e7e2      	b.n	80002be <__udivmoddi4+0xa2>
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f000 8090 	beq.w	800041e <__udivmoddi4+0x202>
 80002fe:	fab2 f682 	clz	r6, r2
 8000302:	2e00      	cmp	r6, #0
 8000304:	f040 80a4 	bne.w	8000450 <__udivmoddi4+0x234>
 8000308:	1a8a      	subs	r2, r1, r2
 800030a:	0c03      	lsrs	r3, r0, #16
 800030c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000310:	b280      	uxth	r0, r0
 8000312:	b2bc      	uxth	r4, r7
 8000314:	2101      	movs	r1, #1
 8000316:	fbb2 fcfe 	udiv	ip, r2, lr
 800031a:	fb0e 221c 	mls	r2, lr, ip, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb04 f20c 	mul.w	r2, r4, ip
 8000326:	429a      	cmp	r2, r3
 8000328:	d907      	bls.n	800033a <__udivmoddi4+0x11e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000330:	d202      	bcs.n	8000338 <__udivmoddi4+0x11c>
 8000332:	429a      	cmp	r2, r3
 8000334:	f200 80e0 	bhi.w	80004f8 <__udivmoddi4+0x2dc>
 8000338:	46c4      	mov	ip, r8
 800033a:	1a9b      	subs	r3, r3, r2
 800033c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000340:	fb0e 3312 	mls	r3, lr, r2, r3
 8000344:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000348:	fb02 f404 	mul.w	r4, r2, r4
 800034c:	429c      	cmp	r4, r3
 800034e:	d907      	bls.n	8000360 <__udivmoddi4+0x144>
 8000350:	18fb      	adds	r3, r7, r3
 8000352:	f102 30ff 	add.w	r0, r2, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x142>
 8000358:	429c      	cmp	r4, r3
 800035a:	f200 80ca 	bhi.w	80004f2 <__udivmoddi4+0x2d6>
 800035e:	4602      	mov	r2, r0
 8000360:	1b1b      	subs	r3, r3, r4
 8000362:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000366:	e7a5      	b.n	80002b4 <__udivmoddi4+0x98>
 8000368:	f1c1 0620 	rsb	r6, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 f706 	lsr.w	r7, r2, r6
 8000372:	431f      	orrs	r7, r3
 8000374:	fa0e f401 	lsl.w	r4, lr, r1
 8000378:	fa20 f306 	lsr.w	r3, r0, r6
 800037c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000380:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000384:	4323      	orrs	r3, r4
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	fa1f fc87 	uxth.w	ip, r7
 800038e:	fbbe f0f9 	udiv	r0, lr, r9
 8000392:	0c1c      	lsrs	r4, r3, #16
 8000394:	fb09 ee10 	mls	lr, r9, r0, lr
 8000398:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800039c:	fb00 fe0c 	mul.w	lr, r0, ip
 80003a0:	45a6      	cmp	lr, r4
 80003a2:	fa02 f201 	lsl.w	r2, r2, r1
 80003a6:	d909      	bls.n	80003bc <__udivmoddi4+0x1a0>
 80003a8:	193c      	adds	r4, r7, r4
 80003aa:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ae:	f080 809c 	bcs.w	80004ea <__udivmoddi4+0x2ce>
 80003b2:	45a6      	cmp	lr, r4
 80003b4:	f240 8099 	bls.w	80004ea <__udivmoddi4+0x2ce>
 80003b8:	3802      	subs	r0, #2
 80003ba:	443c      	add	r4, r7
 80003bc:	eba4 040e 	sub.w	r4, r4, lr
 80003c0:	fa1f fe83 	uxth.w	lr, r3
 80003c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c8:	fb09 4413 	mls	r4, r9, r3, r4
 80003cc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003d0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003d4:	45a4      	cmp	ip, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1ce>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f103 3eff 	add.w	lr, r3, #4294967295
 80003de:	f080 8082 	bcs.w	80004e6 <__udivmoddi4+0x2ca>
 80003e2:	45a4      	cmp	ip, r4
 80003e4:	d97f      	bls.n	80004e6 <__udivmoddi4+0x2ca>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	443c      	add	r4, r7
 80003ea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ee:	eba4 040c 	sub.w	r4, r4, ip
 80003f2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003f6:	4564      	cmp	r4, ip
 80003f8:	4673      	mov	r3, lr
 80003fa:	46e1      	mov	r9, ip
 80003fc:	d362      	bcc.n	80004c4 <__udivmoddi4+0x2a8>
 80003fe:	d05f      	beq.n	80004c0 <__udivmoddi4+0x2a4>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x1fe>
 8000402:	ebb8 0203 	subs.w	r2, r8, r3
 8000406:	eb64 0409 	sbc.w	r4, r4, r9
 800040a:	fa04 f606 	lsl.w	r6, r4, r6
 800040e:	fa22 f301 	lsr.w	r3, r2, r1
 8000412:	431e      	orrs	r6, r3
 8000414:	40cc      	lsrs	r4, r1
 8000416:	e9c5 6400 	strd	r6, r4, [r5]
 800041a:	2100      	movs	r1, #0
 800041c:	e74f      	b.n	80002be <__udivmoddi4+0xa2>
 800041e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000422:	0c01      	lsrs	r1, r0, #16
 8000424:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000428:	b280      	uxth	r0, r0
 800042a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800042e:	463b      	mov	r3, r7
 8000430:	4638      	mov	r0, r7
 8000432:	463c      	mov	r4, r7
 8000434:	46b8      	mov	r8, r7
 8000436:	46be      	mov	lr, r7
 8000438:	2620      	movs	r6, #32
 800043a:	fbb1 f1f7 	udiv	r1, r1, r7
 800043e:	eba2 0208 	sub.w	r2, r2, r8
 8000442:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000446:	e766      	b.n	8000316 <__udivmoddi4+0xfa>
 8000448:	4601      	mov	r1, r0
 800044a:	e718      	b.n	800027e <__udivmoddi4+0x62>
 800044c:	4610      	mov	r0, r2
 800044e:	e72c      	b.n	80002aa <__udivmoddi4+0x8e>
 8000450:	f1c6 0220 	rsb	r2, r6, #32
 8000454:	fa2e f302 	lsr.w	r3, lr, r2
 8000458:	40b7      	lsls	r7, r6
 800045a:	40b1      	lsls	r1, r6
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000464:	430a      	orrs	r2, r1
 8000466:	fbb3 f8fe 	udiv	r8, r3, lr
 800046a:	b2bc      	uxth	r4, r7
 800046c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000470:	0c11      	lsrs	r1, r2, #16
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb08 f904 	mul.w	r9, r8, r4
 800047a:	40b0      	lsls	r0, r6
 800047c:	4589      	cmp	r9, r1
 800047e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000482:	b280      	uxth	r0, r0
 8000484:	d93e      	bls.n	8000504 <__udivmoddi4+0x2e8>
 8000486:	1879      	adds	r1, r7, r1
 8000488:	f108 3cff 	add.w	ip, r8, #4294967295
 800048c:	d201      	bcs.n	8000492 <__udivmoddi4+0x276>
 800048e:	4589      	cmp	r9, r1
 8000490:	d81f      	bhi.n	80004d2 <__udivmoddi4+0x2b6>
 8000492:	eba1 0109 	sub.w	r1, r1, r9
 8000496:	fbb1 f9fe 	udiv	r9, r1, lr
 800049a:	fb09 f804 	mul.w	r8, r9, r4
 800049e:	fb0e 1119 	mls	r1, lr, r9, r1
 80004a2:	b292      	uxth	r2, r2
 80004a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d229      	bcs.n	8000500 <__udivmoddi4+0x2e4>
 80004ac:	18ba      	adds	r2, r7, r2
 80004ae:	f109 31ff 	add.w	r1, r9, #4294967295
 80004b2:	d2c4      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b4:	4542      	cmp	r2, r8
 80004b6:	d2c2      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b8:	f1a9 0102 	sub.w	r1, r9, #2
 80004bc:	443a      	add	r2, r7
 80004be:	e7be      	b.n	800043e <__udivmoddi4+0x222>
 80004c0:	45f0      	cmp	r8, lr
 80004c2:	d29d      	bcs.n	8000400 <__udivmoddi4+0x1e4>
 80004c4:	ebbe 0302 	subs.w	r3, lr, r2
 80004c8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004cc:	3801      	subs	r0, #1
 80004ce:	46e1      	mov	r9, ip
 80004d0:	e796      	b.n	8000400 <__udivmoddi4+0x1e4>
 80004d2:	eba7 0909 	sub.w	r9, r7, r9
 80004d6:	4449      	add	r1, r9
 80004d8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004dc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e0:	fb09 f804 	mul.w	r8, r9, r4
 80004e4:	e7db      	b.n	800049e <__udivmoddi4+0x282>
 80004e6:	4673      	mov	r3, lr
 80004e8:	e77f      	b.n	80003ea <__udivmoddi4+0x1ce>
 80004ea:	4650      	mov	r0, sl
 80004ec:	e766      	b.n	80003bc <__udivmoddi4+0x1a0>
 80004ee:	4608      	mov	r0, r1
 80004f0:	e6fd      	b.n	80002ee <__udivmoddi4+0xd2>
 80004f2:	443b      	add	r3, r7
 80004f4:	3a02      	subs	r2, #2
 80004f6:	e733      	b.n	8000360 <__udivmoddi4+0x144>
 80004f8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004fc:	443b      	add	r3, r7
 80004fe:	e71c      	b.n	800033a <__udivmoddi4+0x11e>
 8000500:	4649      	mov	r1, r9
 8000502:	e79c      	b.n	800043e <__udivmoddi4+0x222>
 8000504:	eba1 0109 	sub.w	r1, r1, r9
 8000508:	46c4      	mov	ip, r8
 800050a:	fbb1 f9fe 	udiv	r9, r1, lr
 800050e:	fb09 f804 	mul.w	r8, r9, r4
 8000512:	e7c4      	b.n	800049e <__udivmoddi4+0x282>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051c:	f000 fa8b 	bl	8000a36 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000520:	f000 f818 	bl	8000554 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000524:	f000 f8aa 	bl	800067c <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8000528:	f007 faec 	bl	8007b04 <MX_USB_DEVICE_Init>
  MX_USART1_UART_Init();
 800052c:	f000 f876 	bl	800061c <MX_USART1_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_UART_Transmit(&huart1,"A",1,HAL_MAX_DELAY);
 8000530:	f04f 33ff 	mov.w	r3, #4294967295
 8000534:	2201      	movs	r2, #1
 8000536:	4905      	ldr	r1, [pc, #20]	@ (800054c <main+0x34>)
 8000538:	4805      	ldr	r0, [pc, #20]	@ (8000550 <main+0x38>)
 800053a:	f003 fb61 	bl	8003c00 <HAL_UART_Transmit>
      HAL_Delay(1000);
 800053e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000542:	f000 faed 	bl	8000b20 <HAL_Delay>
	  HAL_UART_Transmit(&huart1,"A",1,HAL_MAX_DELAY);
 8000546:	bf00      	nop
 8000548:	e7f2      	b.n	8000530 <main+0x18>
 800054a:	bf00      	nop
 800054c:	08008a9c 	.word	0x08008a9c
 8000550:	20000178 	.word	0x20000178

08000554 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b096      	sub	sp, #88	@ 0x58
 8000558:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800055a:	f107 0314 	add.w	r3, r7, #20
 800055e:	2244      	movs	r2, #68	@ 0x44
 8000560:	2100      	movs	r1, #0
 8000562:	4618      	mov	r0, r3
 8000564:	f008 f9f2 	bl	800894c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000568:	463b      	mov	r3, r7
 800056a:	2200      	movs	r2, #0
 800056c:	601a      	str	r2, [r3, #0]
 800056e:	605a      	str	r2, [r3, #4]
 8000570:	609a      	str	r2, [r3, #8]
 8000572:	60da      	str	r2, [r3, #12]
 8000574:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000576:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800057a:	f001 ff65 	bl	8002448 <HAL_PWREx_ControlVoltageScaling>
 800057e:	4603      	mov	r3, r0
 8000580:	2b00      	cmp	r3, #0
 8000582:	d001      	beq.n	8000588 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000584:	f000 f922 	bl	80007cc <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000588:	f001 ff40 	bl	800240c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800058c:	4b22      	ldr	r3, [pc, #136]	@ (8000618 <SystemClock_Config+0xc4>)
 800058e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000592:	4a21      	ldr	r2, [pc, #132]	@ (8000618 <SystemClock_Config+0xc4>)
 8000594:	f023 0318 	bic.w	r3, r3, #24
 8000598:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 800059c:	2314      	movs	r3, #20
 800059e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80005a0:	2301      	movs	r3, #1
 80005a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80005a4:	2301      	movs	r3, #1
 80005a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80005a8:	2300      	movs	r3, #0
 80005aa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80005ac:	2360      	movs	r3, #96	@ 0x60
 80005ae:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005b0:	2302      	movs	r3, #2
 80005b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80005b4:	2301      	movs	r3, #1
 80005b6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80005b8:	2301      	movs	r3, #1
 80005ba:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 71;
 80005bc:	2347      	movs	r3, #71	@ 0x47
 80005be:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005c0:	2302      	movs	r3, #2
 80005c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005c4:	2302      	movs	r3, #2
 80005c6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
 80005c8:	2306      	movs	r3, #6
 80005ca:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005cc:	f107 0314 	add.w	r3, r7, #20
 80005d0:	4618      	mov	r0, r3
 80005d2:	f001 ffaf 	bl	8002534 <HAL_RCC_OscConfig>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d001      	beq.n	80005e0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80005dc:	f000 f8f6 	bl	80007cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005e0:	230f      	movs	r3, #15
 80005e2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005e4:	2303      	movs	r3, #3
 80005e6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005e8:	2300      	movs	r3, #0
 80005ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005f2:	2300      	movs	r3, #0
 80005f4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005f6:	463b      	mov	r3, r7
 80005f8:	2102      	movs	r1, #2
 80005fa:	4618      	mov	r0, r3
 80005fc:	f002 fbb4 	bl	8002d68 <HAL_RCC_ClockConfig>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d001      	beq.n	800060a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000606:	f000 f8e1 	bl	80007cc <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800060a:	f003 f8cd 	bl	80037a8 <HAL_RCCEx_EnableMSIPLLMode>
}
 800060e:	bf00      	nop
 8000610:	3758      	adds	r7, #88	@ 0x58
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	40021000 	.word	0x40021000

0800061c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000620:	4b14      	ldr	r3, [pc, #80]	@ (8000674 <MX_USART1_UART_Init+0x58>)
 8000622:	4a15      	ldr	r2, [pc, #84]	@ (8000678 <MX_USART1_UART_Init+0x5c>)
 8000624:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000626:	4b13      	ldr	r3, [pc, #76]	@ (8000674 <MX_USART1_UART_Init+0x58>)
 8000628:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800062c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800062e:	4b11      	ldr	r3, [pc, #68]	@ (8000674 <MX_USART1_UART_Init+0x58>)
 8000630:	2200      	movs	r2, #0
 8000632:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000634:	4b0f      	ldr	r3, [pc, #60]	@ (8000674 <MX_USART1_UART_Init+0x58>)
 8000636:	2200      	movs	r2, #0
 8000638:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800063a:	4b0e      	ldr	r3, [pc, #56]	@ (8000674 <MX_USART1_UART_Init+0x58>)
 800063c:	2200      	movs	r2, #0
 800063e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000640:	4b0c      	ldr	r3, [pc, #48]	@ (8000674 <MX_USART1_UART_Init+0x58>)
 8000642:	220c      	movs	r2, #12
 8000644:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000646:	4b0b      	ldr	r3, [pc, #44]	@ (8000674 <MX_USART1_UART_Init+0x58>)
 8000648:	2200      	movs	r2, #0
 800064a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800064c:	4b09      	ldr	r3, [pc, #36]	@ (8000674 <MX_USART1_UART_Init+0x58>)
 800064e:	2200      	movs	r2, #0
 8000650:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000652:	4b08      	ldr	r3, [pc, #32]	@ (8000674 <MX_USART1_UART_Init+0x58>)
 8000654:	2200      	movs	r2, #0
 8000656:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000658:	4b06      	ldr	r3, [pc, #24]	@ (8000674 <MX_USART1_UART_Init+0x58>)
 800065a:	2200      	movs	r2, #0
 800065c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800065e:	4805      	ldr	r0, [pc, #20]	@ (8000674 <MX_USART1_UART_Init+0x58>)
 8000660:	f003 fa80 	bl	8003b64 <HAL_UART_Init>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d001      	beq.n	800066e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800066a:	f000 f8af 	bl	80007cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800066e:	bf00      	nop
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	20000178 	.word	0x20000178
 8000678:	40013800 	.word	0x40013800

0800067c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b08a      	sub	sp, #40	@ 0x28
 8000680:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000682:	f107 0314 	add.w	r3, r7, #20
 8000686:	2200      	movs	r2, #0
 8000688:	601a      	str	r2, [r3, #0]
 800068a:	605a      	str	r2, [r3, #4]
 800068c:	609a      	str	r2, [r3, #8]
 800068e:	60da      	str	r2, [r3, #12]
 8000690:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000692:	4b4a      	ldr	r3, [pc, #296]	@ (80007bc <MX_GPIO_Init+0x140>)
 8000694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000696:	4a49      	ldr	r2, [pc, #292]	@ (80007bc <MX_GPIO_Init+0x140>)
 8000698:	f043 0304 	orr.w	r3, r3, #4
 800069c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800069e:	4b47      	ldr	r3, [pc, #284]	@ (80007bc <MX_GPIO_Init+0x140>)
 80006a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006a2:	f003 0304 	and.w	r3, r3, #4
 80006a6:	613b      	str	r3, [r7, #16]
 80006a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006aa:	4b44      	ldr	r3, [pc, #272]	@ (80007bc <MX_GPIO_Init+0x140>)
 80006ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ae:	4a43      	ldr	r2, [pc, #268]	@ (80007bc <MX_GPIO_Init+0x140>)
 80006b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006b6:	4b41      	ldr	r3, [pc, #260]	@ (80007bc <MX_GPIO_Init+0x140>)
 80006b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006be:	60fb      	str	r3, [r7, #12]
 80006c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006c2:	4b3e      	ldr	r3, [pc, #248]	@ (80007bc <MX_GPIO_Init+0x140>)
 80006c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006c6:	4a3d      	ldr	r2, [pc, #244]	@ (80007bc <MX_GPIO_Init+0x140>)
 80006c8:	f043 0302 	orr.w	r3, r3, #2
 80006cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006ce:	4b3b      	ldr	r3, [pc, #236]	@ (80007bc <MX_GPIO_Init+0x140>)
 80006d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d2:	f003 0302 	and.w	r3, r3, #2
 80006d6:	60bb      	str	r3, [r7, #8]
 80006d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80006da:	4b38      	ldr	r3, [pc, #224]	@ (80007bc <MX_GPIO_Init+0x140>)
 80006dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006de:	4a37      	ldr	r2, [pc, #220]	@ (80007bc <MX_GPIO_Init+0x140>)
 80006e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80006e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006e6:	4b35      	ldr	r3, [pc, #212]	@ (80007bc <MX_GPIO_Init+0x140>)
 80006e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80006ee:	607b      	str	r3, [r7, #4]
 80006f0:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80006f2:	f001 ff0f 	bl	8002514 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006f6:	4b31      	ldr	r3, [pc, #196]	@ (80007bc <MX_GPIO_Init+0x140>)
 80006f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006fa:	4a30      	ldr	r2, [pc, #192]	@ (80007bc <MX_GPIO_Init+0x140>)
 80006fc:	f043 0301 	orr.w	r3, r3, #1
 8000700:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000702:	4b2e      	ldr	r3, [pc, #184]	@ (80007bc <MX_GPIO_Init+0x140>)
 8000704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000706:	f003 0301 	and.w	r3, r3, #1
 800070a:	603b      	str	r3, [r7, #0]
 800070c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800070e:	2200      	movs	r2, #0
 8000710:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000714:	482a      	ldr	r0, [pc, #168]	@ (80007c0 <MX_GPIO_Init+0x144>)
 8000716:	f000 fccb 	bl	80010b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800071a:	2200      	movs	r2, #0
 800071c:	2140      	movs	r1, #64	@ 0x40
 800071e:	4829      	ldr	r0, [pc, #164]	@ (80007c4 <MX_GPIO_Init+0x148>)
 8000720:	f000 fcc6 	bl	80010b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000724:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000728:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800072a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800072e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000730:	2300      	movs	r3, #0
 8000732:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000734:	f107 0314 	add.w	r3, r7, #20
 8000738:	4619      	mov	r1, r3
 800073a:	4823      	ldr	r0, [pc, #140]	@ (80007c8 <MX_GPIO_Init+0x14c>)
 800073c:	f000 fb26 	bl	8000d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8000740:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8000744:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000746:	2301      	movs	r3, #1
 8000748:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074a:	2300      	movs	r3, #0
 800074c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800074e:	2300      	movs	r3, #0
 8000750:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000752:	f107 0314 	add.w	r3, r7, #20
 8000756:	4619      	mov	r1, r3
 8000758:	4819      	ldr	r0, [pc, #100]	@ (80007c0 <MX_GPIO_Init+0x144>)
 800075a:	f000 fb17 	bl	8000d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800075e:	2320      	movs	r3, #32
 8000760:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000762:	2300      	movs	r3, #0
 8000764:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000766:	2300      	movs	r3, #0
 8000768:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800076a:	f107 0314 	add.w	r3, r7, #20
 800076e:	4619      	mov	r1, r3
 8000770:	4814      	ldr	r0, [pc, #80]	@ (80007c4 <MX_GPIO_Init+0x148>)
 8000772:	f000 fb0b 	bl	8000d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000776:	2340      	movs	r3, #64	@ 0x40
 8000778:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800077a:	2301      	movs	r3, #1
 800077c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077e:	2300      	movs	r3, #0
 8000780:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000782:	2300      	movs	r3, #0
 8000784:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000786:	f107 0314 	add.w	r3, r7, #20
 800078a:	4619      	mov	r1, r3
 800078c:	480d      	ldr	r0, [pc, #52]	@ (80007c4 <MX_GPIO_Init+0x148>)
 800078e:	f000 fafd 	bl	8000d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : STLK_RX_Pin STLK_TX_Pin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000792:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000796:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000798:	2302      	movs	r3, #2
 800079a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079c:	2300      	movs	r3, #0
 800079e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007a0:	2303      	movs	r3, #3
 80007a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80007a4:	2308      	movs	r3, #8
 80007a6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80007a8:	f107 0314 	add.w	r3, r7, #20
 80007ac:	4619      	mov	r1, r3
 80007ae:	4805      	ldr	r0, [pc, #20]	@ (80007c4 <MX_GPIO_Init+0x148>)
 80007b0:	f000 faec 	bl	8000d8c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007b4:	bf00      	nop
 80007b6:	3728      	adds	r7, #40	@ 0x28
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	40021000 	.word	0x40021000
 80007c0:	48000400 	.word	0x48000400
 80007c4:	48001800 	.word	0x48001800
 80007c8:	48000800 	.word	0x48000800

080007cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007d0:	b672      	cpsid	i
}
 80007d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007d4:	bf00      	nop
 80007d6:	e7fd      	b.n	80007d4 <Error_Handler+0x8>

080007d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	b083      	sub	sp, #12
 80007dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007de:	4b0f      	ldr	r3, [pc, #60]	@ (800081c <HAL_MspInit+0x44>)
 80007e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007e2:	4a0e      	ldr	r2, [pc, #56]	@ (800081c <HAL_MspInit+0x44>)
 80007e4:	f043 0301 	orr.w	r3, r3, #1
 80007e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80007ea:	4b0c      	ldr	r3, [pc, #48]	@ (800081c <HAL_MspInit+0x44>)
 80007ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007ee:	f003 0301 	and.w	r3, r3, #1
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007f6:	4b09      	ldr	r3, [pc, #36]	@ (800081c <HAL_MspInit+0x44>)
 80007f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007fa:	4a08      	ldr	r2, [pc, #32]	@ (800081c <HAL_MspInit+0x44>)
 80007fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000800:	6593      	str	r3, [r2, #88]	@ 0x58
 8000802:	4b06      	ldr	r3, [pc, #24]	@ (800081c <HAL_MspInit+0x44>)
 8000804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000806:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800080a:	603b      	str	r3, [r7, #0]
 800080c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800080e:	bf00      	nop
 8000810:	370c      	adds	r7, #12
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop
 800081c:	40021000 	.word	0x40021000

08000820 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b0ac      	sub	sp, #176	@ 0xb0
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000828:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800082c:	2200      	movs	r2, #0
 800082e:	601a      	str	r2, [r3, #0]
 8000830:	605a      	str	r2, [r3, #4]
 8000832:	609a      	str	r2, [r3, #8]
 8000834:	60da      	str	r2, [r3, #12]
 8000836:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000838:	f107 0310 	add.w	r3, r7, #16
 800083c:	228c      	movs	r2, #140	@ 0x8c
 800083e:	2100      	movs	r1, #0
 8000840:	4618      	mov	r0, r3
 8000842:	f008 f883 	bl	800894c <memset>
  if(huart->Instance==USART1)
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	4a22      	ldr	r2, [pc, #136]	@ (80008d4 <HAL_UART_MspInit+0xb4>)
 800084c:	4293      	cmp	r3, r2
 800084e:	d13d      	bne.n	80008cc <HAL_UART_MspInit+0xac>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000850:	2301      	movs	r3, #1
 8000852:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000854:	2300      	movs	r3, #0
 8000856:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000858:	f107 0310 	add.w	r3, r7, #16
 800085c:	4618      	mov	r0, r3
 800085e:	f002 fca7 	bl	80031b0 <HAL_RCCEx_PeriphCLKConfig>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d001      	beq.n	800086c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000868:	f7ff ffb0 	bl	80007cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800086c:	4b1a      	ldr	r3, [pc, #104]	@ (80008d8 <HAL_UART_MspInit+0xb8>)
 800086e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000870:	4a19      	ldr	r2, [pc, #100]	@ (80008d8 <HAL_UART_MspInit+0xb8>)
 8000872:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000876:	6613      	str	r3, [r2, #96]	@ 0x60
 8000878:	4b17      	ldr	r3, [pc, #92]	@ (80008d8 <HAL_UART_MspInit+0xb8>)
 800087a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800087c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000880:	60fb      	str	r3, [r7, #12]
 8000882:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000884:	4b14      	ldr	r3, [pc, #80]	@ (80008d8 <HAL_UART_MspInit+0xb8>)
 8000886:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000888:	4a13      	ldr	r2, [pc, #76]	@ (80008d8 <HAL_UART_MspInit+0xb8>)
 800088a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800088e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000890:	4b11      	ldr	r3, [pc, #68]	@ (80008d8 <HAL_UART_MspInit+0xb8>)
 8000892:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000894:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000898:	60bb      	str	r3, [r7, #8]
 800089a:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 800089c:	f001 fe3a 	bl	8002514 <HAL_PWREx_EnableVddIO2>
    /**USART1 GPIO Configuration
    PG9     ------> USART1_TX
    PG10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80008a0:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80008a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a8:	2302      	movs	r3, #2
 80008aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ae:	2300      	movs	r3, #0
 80008b0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008b4:	2303      	movs	r3, #3
 80008b6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80008ba:	2307      	movs	r3, #7
 80008bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80008c0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80008c4:	4619      	mov	r1, r3
 80008c6:	4805      	ldr	r0, [pc, #20]	@ (80008dc <HAL_UART_MspInit+0xbc>)
 80008c8:	f000 fa60 	bl	8000d8c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80008cc:	bf00      	nop
 80008ce:	37b0      	adds	r7, #176	@ 0xb0
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	40013800 	.word	0x40013800
 80008d8:	40021000 	.word	0x40021000
 80008dc:	48001800 	.word	0x48001800

080008e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008e4:	bf00      	nop
 80008e6:	e7fd      	b.n	80008e4 <NMI_Handler+0x4>

080008e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008ec:	bf00      	nop
 80008ee:	e7fd      	b.n	80008ec <HardFault_Handler+0x4>

080008f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008f4:	bf00      	nop
 80008f6:	e7fd      	b.n	80008f4 <MemManage_Handler+0x4>

080008f8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008fc:	bf00      	nop
 80008fe:	e7fd      	b.n	80008fc <BusFault_Handler+0x4>

08000900 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000904:	bf00      	nop
 8000906:	e7fd      	b.n	8000904 <UsageFault_Handler+0x4>

08000908 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800090c:	bf00      	nop
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr

08000916 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000916:	b480      	push	{r7}
 8000918:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800091a:	bf00      	nop
 800091c:	46bd      	mov	sp, r7
 800091e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000922:	4770      	bx	lr

08000924 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000928:	bf00      	nop
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr

08000932 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000932:	b580      	push	{r7, lr}
 8000934:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000936:	f000 f8d3 	bl	8000ae0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800093a:	bf00      	nop
 800093c:	bd80      	pop	{r7, pc}
	...

08000940 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000944:	4802      	ldr	r0, [pc, #8]	@ (8000950 <OTG_FS_IRQHandler+0x10>)
 8000946:	f000 fd09 	bl	800135c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800094a:	bf00      	nop
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	200007f4 	.word	0x200007f4

08000954 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b086      	sub	sp, #24
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800095c:	4a14      	ldr	r2, [pc, #80]	@ (80009b0 <_sbrk+0x5c>)
 800095e:	4b15      	ldr	r3, [pc, #84]	@ (80009b4 <_sbrk+0x60>)
 8000960:	1ad3      	subs	r3, r2, r3
 8000962:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000964:	697b      	ldr	r3, [r7, #20]
 8000966:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000968:	4b13      	ldr	r3, [pc, #76]	@ (80009b8 <_sbrk+0x64>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2b00      	cmp	r3, #0
 800096e:	d102      	bne.n	8000976 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000970:	4b11      	ldr	r3, [pc, #68]	@ (80009b8 <_sbrk+0x64>)
 8000972:	4a12      	ldr	r2, [pc, #72]	@ (80009bc <_sbrk+0x68>)
 8000974:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000976:	4b10      	ldr	r3, [pc, #64]	@ (80009b8 <_sbrk+0x64>)
 8000978:	681a      	ldr	r2, [r3, #0]
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	4413      	add	r3, r2
 800097e:	693a      	ldr	r2, [r7, #16]
 8000980:	429a      	cmp	r2, r3
 8000982:	d207      	bcs.n	8000994 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000984:	f007 fffa 	bl	800897c <__errno>
 8000988:	4603      	mov	r3, r0
 800098a:	220c      	movs	r2, #12
 800098c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800098e:	f04f 33ff 	mov.w	r3, #4294967295
 8000992:	e009      	b.n	80009a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000994:	4b08      	ldr	r3, [pc, #32]	@ (80009b8 <_sbrk+0x64>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800099a:	4b07      	ldr	r3, [pc, #28]	@ (80009b8 <_sbrk+0x64>)
 800099c:	681a      	ldr	r2, [r3, #0]
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	4413      	add	r3, r2
 80009a2:	4a05      	ldr	r2, [pc, #20]	@ (80009b8 <_sbrk+0x64>)
 80009a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009a6:	68fb      	ldr	r3, [r7, #12]
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	3718      	adds	r7, #24
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	20040000 	.word	0x20040000
 80009b4:	00000400 	.word	0x00000400
 80009b8:	2000020c 	.word	0x2000020c
 80009bc:	20001040 	.word	0x20001040

080009c0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80009c4:	4b06      	ldr	r3, [pc, #24]	@ (80009e0 <SystemInit+0x20>)
 80009c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009ca:	4a05      	ldr	r2, [pc, #20]	@ (80009e0 <SystemInit+0x20>)
 80009cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80009d4:	bf00      	nop
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr
 80009de:	bf00      	nop
 80009e0:	e000ed00 	.word	0xe000ed00

080009e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80009e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a1c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80009e8:	f7ff ffea 	bl	80009c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009ec:	480c      	ldr	r0, [pc, #48]	@ (8000a20 <LoopForever+0x6>)
  ldr r1, =_edata
 80009ee:	490d      	ldr	r1, [pc, #52]	@ (8000a24 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009f0:	4a0d      	ldr	r2, [pc, #52]	@ (8000a28 <LoopForever+0xe>)
  movs r3, #0
 80009f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009f4:	e002      	b.n	80009fc <LoopCopyDataInit>

080009f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009fa:	3304      	adds	r3, #4

080009fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a00:	d3f9      	bcc.n	80009f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a02:	4a0a      	ldr	r2, [pc, #40]	@ (8000a2c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a04:	4c0a      	ldr	r4, [pc, #40]	@ (8000a30 <LoopForever+0x16>)
  movs r3, #0
 8000a06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a08:	e001      	b.n	8000a0e <LoopFillZerobss>

08000a0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a0c:	3204      	adds	r2, #4

08000a0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a10:	d3fb      	bcc.n	8000a0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a12:	f007 ffb9 	bl	8008988 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a16:	f7ff fd7f 	bl	8000518 <main>

08000a1a <LoopForever>:

LoopForever:
    b LoopForever
 8000a1a:	e7fe      	b.n	8000a1a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000a1c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8000a20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a24:	2000015c 	.word	0x2000015c
  ldr r2, =_sidata
 8000a28:	08008b40 	.word	0x08008b40
  ldr r2, =_sbss
 8000a2c:	2000015c 	.word	0x2000015c
  ldr r4, =_ebss
 8000a30:	20001040 	.word	0x20001040

08000a34 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a34:	e7fe      	b.n	8000a34 <ADC1_2_IRQHandler>

08000a36 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a36:	b580      	push	{r7, lr}
 8000a38:	b082      	sub	sp, #8
 8000a3a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a40:	2003      	movs	r0, #3
 8000a42:	f000 f961 	bl	8000d08 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a46:	2000      	movs	r0, #0
 8000a48:	f000 f80e 	bl	8000a68 <HAL_InitTick>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d002      	beq.n	8000a58 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000a52:	2301      	movs	r3, #1
 8000a54:	71fb      	strb	r3, [r7, #7]
 8000a56:	e001      	b.n	8000a5c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a58:	f7ff febe 	bl	80007d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a5c:	79fb      	ldrb	r3, [r7, #7]
}
 8000a5e:	4618      	mov	r0, r3
 8000a60:	3708      	adds	r7, #8
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
	...

08000a68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b084      	sub	sp, #16
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a70:	2300      	movs	r3, #0
 8000a72:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000a74:	4b17      	ldr	r3, [pc, #92]	@ (8000ad4 <HAL_InitTick+0x6c>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d023      	beq.n	8000ac4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000a7c:	4b16      	ldr	r3, [pc, #88]	@ (8000ad8 <HAL_InitTick+0x70>)
 8000a7e:	681a      	ldr	r2, [r3, #0]
 8000a80:	4b14      	ldr	r3, [pc, #80]	@ (8000ad4 <HAL_InitTick+0x6c>)
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	4619      	mov	r1, r3
 8000a86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a92:	4618      	mov	r0, r3
 8000a94:	f000 f96d 	bl	8000d72 <HAL_SYSTICK_Config>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d10f      	bne.n	8000abe <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	2b0f      	cmp	r3, #15
 8000aa2:	d809      	bhi.n	8000ab8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	6879      	ldr	r1, [r7, #4]
 8000aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8000aac:	f000 f937 	bl	8000d1e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ab0:	4a0a      	ldr	r2, [pc, #40]	@ (8000adc <HAL_InitTick+0x74>)
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	6013      	str	r3, [r2, #0]
 8000ab6:	e007      	b.n	8000ac8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000ab8:	2301      	movs	r3, #1
 8000aba:	73fb      	strb	r3, [r7, #15]
 8000abc:	e004      	b.n	8000ac8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	73fb      	strb	r3, [r7, #15]
 8000ac2:	e001      	b.n	8000ac8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000aca:	4618      	mov	r0, r3
 8000acc:	3710      	adds	r7, #16
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	20000008 	.word	0x20000008
 8000ad8:	20000000 	.word	0x20000000
 8000adc:	20000004 	.word	0x20000004

08000ae0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ae4:	4b06      	ldr	r3, [pc, #24]	@ (8000b00 <HAL_IncTick+0x20>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	461a      	mov	r2, r3
 8000aea:	4b06      	ldr	r3, [pc, #24]	@ (8000b04 <HAL_IncTick+0x24>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	4413      	add	r3, r2
 8000af0:	4a04      	ldr	r2, [pc, #16]	@ (8000b04 <HAL_IncTick+0x24>)
 8000af2:	6013      	str	r3, [r2, #0]
}
 8000af4:	bf00      	nop
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	20000008 	.word	0x20000008
 8000b04:	20000210 	.word	0x20000210

08000b08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b0c:	4b03      	ldr	r3, [pc, #12]	@ (8000b1c <HAL_GetTick+0x14>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	20000210 	.word	0x20000210

08000b20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b28:	f7ff ffee 	bl	8000b08 <HAL_GetTick>
 8000b2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b38:	d005      	beq.n	8000b46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000b3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b64 <HAL_Delay+0x44>)
 8000b3c:	781b      	ldrb	r3, [r3, #0]
 8000b3e:	461a      	mov	r2, r3
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	4413      	add	r3, r2
 8000b44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b46:	bf00      	nop
 8000b48:	f7ff ffde 	bl	8000b08 <HAL_GetTick>
 8000b4c:	4602      	mov	r2, r0
 8000b4e:	68bb      	ldr	r3, [r7, #8]
 8000b50:	1ad3      	subs	r3, r2, r3
 8000b52:	68fa      	ldr	r2, [r7, #12]
 8000b54:	429a      	cmp	r2, r3
 8000b56:	d8f7      	bhi.n	8000b48 <HAL_Delay+0x28>
  {
  }
}
 8000b58:	bf00      	nop
 8000b5a:	bf00      	nop
 8000b5c:	3710      	adds	r7, #16
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	20000008 	.word	0x20000008

08000b68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b085      	sub	sp, #20
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	f003 0307 	and.w	r3, r3, #7
 8000b76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b78:	4b0c      	ldr	r3, [pc, #48]	@ (8000bac <__NVIC_SetPriorityGrouping+0x44>)
 8000b7a:	68db      	ldr	r3, [r3, #12]
 8000b7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b7e:	68ba      	ldr	r2, [r7, #8]
 8000b80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b84:	4013      	ands	r3, r2
 8000b86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b90:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b9a:	4a04      	ldr	r2, [pc, #16]	@ (8000bac <__NVIC_SetPriorityGrouping+0x44>)
 8000b9c:	68bb      	ldr	r3, [r7, #8]
 8000b9e:	60d3      	str	r3, [r2, #12]
}
 8000ba0:	bf00      	nop
 8000ba2:	3714      	adds	r7, #20
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr
 8000bac:	e000ed00 	.word	0xe000ed00

08000bb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bb4:	4b04      	ldr	r3, [pc, #16]	@ (8000bc8 <__NVIC_GetPriorityGrouping+0x18>)
 8000bb6:	68db      	ldr	r3, [r3, #12]
 8000bb8:	0a1b      	lsrs	r3, r3, #8
 8000bba:	f003 0307 	and.w	r3, r3, #7
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr
 8000bc8:	e000ed00 	.word	0xe000ed00

08000bcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b083      	sub	sp, #12
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	db0b      	blt.n	8000bf6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bde:	79fb      	ldrb	r3, [r7, #7]
 8000be0:	f003 021f 	and.w	r2, r3, #31
 8000be4:	4907      	ldr	r1, [pc, #28]	@ (8000c04 <__NVIC_EnableIRQ+0x38>)
 8000be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bea:	095b      	lsrs	r3, r3, #5
 8000bec:	2001      	movs	r0, #1
 8000bee:	fa00 f202 	lsl.w	r2, r0, r2
 8000bf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000bf6:	bf00      	nop
 8000bf8:	370c      	adds	r7, #12
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop
 8000c04:	e000e100 	.word	0xe000e100

08000c08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b083      	sub	sp, #12
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	4603      	mov	r3, r0
 8000c10:	6039      	str	r1, [r7, #0]
 8000c12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	db0a      	blt.n	8000c32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	b2da      	uxtb	r2, r3
 8000c20:	490c      	ldr	r1, [pc, #48]	@ (8000c54 <__NVIC_SetPriority+0x4c>)
 8000c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c26:	0112      	lsls	r2, r2, #4
 8000c28:	b2d2      	uxtb	r2, r2
 8000c2a:	440b      	add	r3, r1
 8000c2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c30:	e00a      	b.n	8000c48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	b2da      	uxtb	r2, r3
 8000c36:	4908      	ldr	r1, [pc, #32]	@ (8000c58 <__NVIC_SetPriority+0x50>)
 8000c38:	79fb      	ldrb	r3, [r7, #7]
 8000c3a:	f003 030f 	and.w	r3, r3, #15
 8000c3e:	3b04      	subs	r3, #4
 8000c40:	0112      	lsls	r2, r2, #4
 8000c42:	b2d2      	uxtb	r2, r2
 8000c44:	440b      	add	r3, r1
 8000c46:	761a      	strb	r2, [r3, #24]
}
 8000c48:	bf00      	nop
 8000c4a:	370c      	adds	r7, #12
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr
 8000c54:	e000e100 	.word	0xe000e100
 8000c58:	e000ed00 	.word	0xe000ed00

08000c5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b089      	sub	sp, #36	@ 0x24
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	60f8      	str	r0, [r7, #12]
 8000c64:	60b9      	str	r1, [r7, #8]
 8000c66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	f003 0307 	and.w	r3, r3, #7
 8000c6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c70:	69fb      	ldr	r3, [r7, #28]
 8000c72:	f1c3 0307 	rsb	r3, r3, #7
 8000c76:	2b04      	cmp	r3, #4
 8000c78:	bf28      	it	cs
 8000c7a:	2304      	movcs	r3, #4
 8000c7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c7e:	69fb      	ldr	r3, [r7, #28]
 8000c80:	3304      	adds	r3, #4
 8000c82:	2b06      	cmp	r3, #6
 8000c84:	d902      	bls.n	8000c8c <NVIC_EncodePriority+0x30>
 8000c86:	69fb      	ldr	r3, [r7, #28]
 8000c88:	3b03      	subs	r3, #3
 8000c8a:	e000      	b.n	8000c8e <NVIC_EncodePriority+0x32>
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c90:	f04f 32ff 	mov.w	r2, #4294967295
 8000c94:	69bb      	ldr	r3, [r7, #24]
 8000c96:	fa02 f303 	lsl.w	r3, r2, r3
 8000c9a:	43da      	mvns	r2, r3
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	401a      	ands	r2, r3
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ca4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	fa01 f303 	lsl.w	r3, r1, r3
 8000cae:	43d9      	mvns	r1, r3
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cb4:	4313      	orrs	r3, r2
         );
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	3724      	adds	r7, #36	@ 0x24
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
	...

08000cc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	3b01      	subs	r3, #1
 8000cd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000cd4:	d301      	bcc.n	8000cda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e00f      	b.n	8000cfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cda:	4a0a      	ldr	r2, [pc, #40]	@ (8000d04 <SysTick_Config+0x40>)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	3b01      	subs	r3, #1
 8000ce0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ce2:	210f      	movs	r1, #15
 8000ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ce8:	f7ff ff8e 	bl	8000c08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cec:	4b05      	ldr	r3, [pc, #20]	@ (8000d04 <SysTick_Config+0x40>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cf2:	4b04      	ldr	r3, [pc, #16]	@ (8000d04 <SysTick_Config+0x40>)
 8000cf4:	2207      	movs	r2, #7
 8000cf6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cf8:	2300      	movs	r3, #0
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	3708      	adds	r7, #8
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	e000e010 	.word	0xe000e010

08000d08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d10:	6878      	ldr	r0, [r7, #4]
 8000d12:	f7ff ff29 	bl	8000b68 <__NVIC_SetPriorityGrouping>
}
 8000d16:	bf00      	nop
 8000d18:	3708      	adds	r7, #8
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}

08000d1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	b086      	sub	sp, #24
 8000d22:	af00      	add	r7, sp, #0
 8000d24:	4603      	mov	r3, r0
 8000d26:	60b9      	str	r1, [r7, #8]
 8000d28:	607a      	str	r2, [r7, #4]
 8000d2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d30:	f7ff ff3e 	bl	8000bb0 <__NVIC_GetPriorityGrouping>
 8000d34:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d36:	687a      	ldr	r2, [r7, #4]
 8000d38:	68b9      	ldr	r1, [r7, #8]
 8000d3a:	6978      	ldr	r0, [r7, #20]
 8000d3c:	f7ff ff8e 	bl	8000c5c <NVIC_EncodePriority>
 8000d40:	4602      	mov	r2, r0
 8000d42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d46:	4611      	mov	r1, r2
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f7ff ff5d 	bl	8000c08 <__NVIC_SetPriority>
}
 8000d4e:	bf00      	nop
 8000d50:	3718      	adds	r7, #24
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}

08000d56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d56:	b580      	push	{r7, lr}
 8000d58:	b082      	sub	sp, #8
 8000d5a:	af00      	add	r7, sp, #0
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d64:	4618      	mov	r0, r3
 8000d66:	f7ff ff31 	bl	8000bcc <__NVIC_EnableIRQ>
}
 8000d6a:	bf00      	nop
 8000d6c:	3708      	adds	r7, #8
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}

08000d72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d72:	b580      	push	{r7, lr}
 8000d74:	b082      	sub	sp, #8
 8000d76:	af00      	add	r7, sp, #0
 8000d78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d7a:	6878      	ldr	r0, [r7, #4]
 8000d7c:	f7ff ffa2 	bl	8000cc4 <SysTick_Config>
 8000d80:	4603      	mov	r3, r0
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3708      	adds	r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
	...

08000d8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b087      	sub	sp, #28
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d96:	2300      	movs	r3, #0
 8000d98:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d9a:	e166      	b.n	800106a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	681a      	ldr	r2, [r3, #0]
 8000da0:	2101      	movs	r1, #1
 8000da2:	697b      	ldr	r3, [r7, #20]
 8000da4:	fa01 f303 	lsl.w	r3, r1, r3
 8000da8:	4013      	ands	r3, r2
 8000daa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	f000 8158 	beq.w	8001064 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	f003 0303 	and.w	r3, r3, #3
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	d005      	beq.n	8000dcc <HAL_GPIO_Init+0x40>
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	f003 0303 	and.w	r3, r3, #3
 8000dc8:	2b02      	cmp	r3, #2
 8000dca:	d130      	bne.n	8000e2e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	689b      	ldr	r3, [r3, #8]
 8000dd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000dd2:	697b      	ldr	r3, [r7, #20]
 8000dd4:	005b      	lsls	r3, r3, #1
 8000dd6:	2203      	movs	r2, #3
 8000dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ddc:	43db      	mvns	r3, r3
 8000dde:	693a      	ldr	r2, [r7, #16]
 8000de0:	4013      	ands	r3, r2
 8000de2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	68da      	ldr	r2, [r3, #12]
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	fa02 f303 	lsl.w	r3, r2, r3
 8000df0:	693a      	ldr	r2, [r7, #16]
 8000df2:	4313      	orrs	r3, r2
 8000df4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	693a      	ldr	r2, [r7, #16]
 8000dfa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e02:	2201      	movs	r2, #1
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0a:	43db      	mvns	r3, r3
 8000e0c:	693a      	ldr	r2, [r7, #16]
 8000e0e:	4013      	ands	r3, r2
 8000e10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	091b      	lsrs	r3, r3, #4
 8000e18:	f003 0201 	and.w	r2, r3, #1
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e22:	693a      	ldr	r2, [r7, #16]
 8000e24:	4313      	orrs	r3, r2
 8000e26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	693a      	ldr	r2, [r7, #16]
 8000e2c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	f003 0303 	and.w	r3, r3, #3
 8000e36:	2b03      	cmp	r3, #3
 8000e38:	d017      	beq.n	8000e6a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	68db      	ldr	r3, [r3, #12]
 8000e3e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	005b      	lsls	r3, r3, #1
 8000e44:	2203      	movs	r2, #3
 8000e46:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4a:	43db      	mvns	r3, r3
 8000e4c:	693a      	ldr	r2, [r7, #16]
 8000e4e:	4013      	ands	r3, r2
 8000e50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	689a      	ldr	r2, [r3, #8]
 8000e56:	697b      	ldr	r3, [r7, #20]
 8000e58:	005b      	lsls	r3, r3, #1
 8000e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5e:	693a      	ldr	r2, [r7, #16]
 8000e60:	4313      	orrs	r3, r2
 8000e62:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	693a      	ldr	r2, [r7, #16]
 8000e68:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	f003 0303 	and.w	r3, r3, #3
 8000e72:	2b02      	cmp	r3, #2
 8000e74:	d123      	bne.n	8000ebe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	08da      	lsrs	r2, r3, #3
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	3208      	adds	r2, #8
 8000e7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e82:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	f003 0307 	and.w	r3, r3, #7
 8000e8a:	009b      	lsls	r3, r3, #2
 8000e8c:	220f      	movs	r2, #15
 8000e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e92:	43db      	mvns	r3, r3
 8000e94:	693a      	ldr	r2, [r7, #16]
 8000e96:	4013      	ands	r3, r2
 8000e98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	691a      	ldr	r2, [r3, #16]
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	f003 0307 	and.w	r3, r3, #7
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eaa:	693a      	ldr	r2, [r7, #16]
 8000eac:	4313      	orrs	r3, r2
 8000eae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	08da      	lsrs	r2, r3, #3
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	3208      	adds	r2, #8
 8000eb8:	6939      	ldr	r1, [r7, #16]
 8000eba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	005b      	lsls	r3, r3, #1
 8000ec8:	2203      	movs	r2, #3
 8000eca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ece:	43db      	mvns	r3, r3
 8000ed0:	693a      	ldr	r2, [r7, #16]
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	f003 0203 	and.w	r2, r3, #3
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	005b      	lsls	r3, r3, #1
 8000ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee6:	693a      	ldr	r2, [r7, #16]
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	693a      	ldr	r2, [r7, #16]
 8000ef0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	685b      	ldr	r3, [r3, #4]
 8000ef6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	f000 80b2 	beq.w	8001064 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f00:	4b61      	ldr	r3, [pc, #388]	@ (8001088 <HAL_GPIO_Init+0x2fc>)
 8000f02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f04:	4a60      	ldr	r2, [pc, #384]	@ (8001088 <HAL_GPIO_Init+0x2fc>)
 8000f06:	f043 0301 	orr.w	r3, r3, #1
 8000f0a:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f0c:	4b5e      	ldr	r3, [pc, #376]	@ (8001088 <HAL_GPIO_Init+0x2fc>)
 8000f0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f10:	f003 0301 	and.w	r3, r3, #1
 8000f14:	60bb      	str	r3, [r7, #8]
 8000f16:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f18:	4a5c      	ldr	r2, [pc, #368]	@ (800108c <HAL_GPIO_Init+0x300>)
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	089b      	lsrs	r3, r3, #2
 8000f1e:	3302      	adds	r3, #2
 8000f20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f24:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	f003 0303 	and.w	r3, r3, #3
 8000f2c:	009b      	lsls	r3, r3, #2
 8000f2e:	220f      	movs	r2, #15
 8000f30:	fa02 f303 	lsl.w	r3, r2, r3
 8000f34:	43db      	mvns	r3, r3
 8000f36:	693a      	ldr	r2, [r7, #16]
 8000f38:	4013      	ands	r3, r2
 8000f3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000f42:	d02b      	beq.n	8000f9c <HAL_GPIO_Init+0x210>
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	4a52      	ldr	r2, [pc, #328]	@ (8001090 <HAL_GPIO_Init+0x304>)
 8000f48:	4293      	cmp	r3, r2
 8000f4a:	d025      	beq.n	8000f98 <HAL_GPIO_Init+0x20c>
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	4a51      	ldr	r2, [pc, #324]	@ (8001094 <HAL_GPIO_Init+0x308>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d01f      	beq.n	8000f94 <HAL_GPIO_Init+0x208>
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	4a50      	ldr	r2, [pc, #320]	@ (8001098 <HAL_GPIO_Init+0x30c>)
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	d019      	beq.n	8000f90 <HAL_GPIO_Init+0x204>
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	4a4f      	ldr	r2, [pc, #316]	@ (800109c <HAL_GPIO_Init+0x310>)
 8000f60:	4293      	cmp	r3, r2
 8000f62:	d013      	beq.n	8000f8c <HAL_GPIO_Init+0x200>
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	4a4e      	ldr	r2, [pc, #312]	@ (80010a0 <HAL_GPIO_Init+0x314>)
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	d00d      	beq.n	8000f88 <HAL_GPIO_Init+0x1fc>
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	4a4d      	ldr	r2, [pc, #308]	@ (80010a4 <HAL_GPIO_Init+0x318>)
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d007      	beq.n	8000f84 <HAL_GPIO_Init+0x1f8>
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	4a4c      	ldr	r2, [pc, #304]	@ (80010a8 <HAL_GPIO_Init+0x31c>)
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d101      	bne.n	8000f80 <HAL_GPIO_Init+0x1f4>
 8000f7c:	2307      	movs	r3, #7
 8000f7e:	e00e      	b.n	8000f9e <HAL_GPIO_Init+0x212>
 8000f80:	2308      	movs	r3, #8
 8000f82:	e00c      	b.n	8000f9e <HAL_GPIO_Init+0x212>
 8000f84:	2306      	movs	r3, #6
 8000f86:	e00a      	b.n	8000f9e <HAL_GPIO_Init+0x212>
 8000f88:	2305      	movs	r3, #5
 8000f8a:	e008      	b.n	8000f9e <HAL_GPIO_Init+0x212>
 8000f8c:	2304      	movs	r3, #4
 8000f8e:	e006      	b.n	8000f9e <HAL_GPIO_Init+0x212>
 8000f90:	2303      	movs	r3, #3
 8000f92:	e004      	b.n	8000f9e <HAL_GPIO_Init+0x212>
 8000f94:	2302      	movs	r3, #2
 8000f96:	e002      	b.n	8000f9e <HAL_GPIO_Init+0x212>
 8000f98:	2301      	movs	r3, #1
 8000f9a:	e000      	b.n	8000f9e <HAL_GPIO_Init+0x212>
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	697a      	ldr	r2, [r7, #20]
 8000fa0:	f002 0203 	and.w	r2, r2, #3
 8000fa4:	0092      	lsls	r2, r2, #2
 8000fa6:	4093      	lsls	r3, r2
 8000fa8:	693a      	ldr	r2, [r7, #16]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000fae:	4937      	ldr	r1, [pc, #220]	@ (800108c <HAL_GPIO_Init+0x300>)
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	089b      	lsrs	r3, r3, #2
 8000fb4:	3302      	adds	r3, #2
 8000fb6:	693a      	ldr	r2, [r7, #16]
 8000fb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000fbc:	4b3b      	ldr	r3, [pc, #236]	@ (80010ac <HAL_GPIO_Init+0x320>)
 8000fbe:	689b      	ldr	r3, [r3, #8]
 8000fc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	43db      	mvns	r3, r3
 8000fc6:	693a      	ldr	r2, [r7, #16]
 8000fc8:	4013      	ands	r3, r2
 8000fca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d003      	beq.n	8000fe0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8000fd8:	693a      	ldr	r2, [r7, #16]
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000fe0:	4a32      	ldr	r2, [pc, #200]	@ (80010ac <HAL_GPIO_Init+0x320>)
 8000fe2:	693b      	ldr	r3, [r7, #16]
 8000fe4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000fe6:	4b31      	ldr	r3, [pc, #196]	@ (80010ac <HAL_GPIO_Init+0x320>)
 8000fe8:	68db      	ldr	r3, [r3, #12]
 8000fea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	43db      	mvns	r3, r3
 8000ff0:	693a      	ldr	r2, [r7, #16]
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d003      	beq.n	800100a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	4313      	orrs	r3, r2
 8001008:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800100a:	4a28      	ldr	r2, [pc, #160]	@ (80010ac <HAL_GPIO_Init+0x320>)
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001010:	4b26      	ldr	r3, [pc, #152]	@ (80010ac <HAL_GPIO_Init+0x320>)
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	43db      	mvns	r3, r3
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	4013      	ands	r3, r2
 800101e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001028:	2b00      	cmp	r3, #0
 800102a:	d003      	beq.n	8001034 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800102c:	693a      	ldr	r2, [r7, #16]
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	4313      	orrs	r3, r2
 8001032:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001034:	4a1d      	ldr	r2, [pc, #116]	@ (80010ac <HAL_GPIO_Init+0x320>)
 8001036:	693b      	ldr	r3, [r7, #16]
 8001038:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800103a:	4b1c      	ldr	r3, [pc, #112]	@ (80010ac <HAL_GPIO_Init+0x320>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	43db      	mvns	r3, r3
 8001044:	693a      	ldr	r2, [r7, #16]
 8001046:	4013      	ands	r3, r2
 8001048:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001052:	2b00      	cmp	r3, #0
 8001054:	d003      	beq.n	800105e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	4313      	orrs	r3, r2
 800105c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800105e:	4a13      	ldr	r2, [pc, #76]	@ (80010ac <HAL_GPIO_Init+0x320>)
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	3301      	adds	r3, #1
 8001068:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	fa22 f303 	lsr.w	r3, r2, r3
 8001074:	2b00      	cmp	r3, #0
 8001076:	f47f ae91 	bne.w	8000d9c <HAL_GPIO_Init+0x10>
  }
}
 800107a:	bf00      	nop
 800107c:	bf00      	nop
 800107e:	371c      	adds	r7, #28
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	40021000 	.word	0x40021000
 800108c:	40010000 	.word	0x40010000
 8001090:	48000400 	.word	0x48000400
 8001094:	48000800 	.word	0x48000800
 8001098:	48000c00 	.word	0x48000c00
 800109c:	48001000 	.word	0x48001000
 80010a0:	48001400 	.word	0x48001400
 80010a4:	48001800 	.word	0x48001800
 80010a8:	48001c00 	.word	0x48001c00
 80010ac:	40010400 	.word	0x40010400

080010b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	460b      	mov	r3, r1
 80010ba:	807b      	strh	r3, [r7, #2]
 80010bc:	4613      	mov	r3, r2
 80010be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010c0:	787b      	ldrb	r3, [r7, #1]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d003      	beq.n	80010ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010c6:	887a      	ldrh	r2, [r7, #2]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010cc:	e002      	b.n	80010d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010ce:	887a      	ldrh	r2, [r7, #2]
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80010d4:	bf00      	nop
 80010d6:	370c      	adds	r7, #12
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af02      	add	r7, sp, #8
 80010e6:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d101      	bne.n	80010f2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
 80010f0:	e101      	b.n	80012f6 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d106      	bne.n	800110c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2200      	movs	r2, #0
 8001102:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001106:	6878      	ldr	r0, [r7, #4]
 8001108:	f006 ff1e 	bl	8007f48 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2203      	movs	r2, #3
 8001110:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2200      	movs	r2, #0
 8001118:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4618      	mov	r0, r3
 8001120:	f003 fba5 	bl	800486e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6818      	ldr	r0, [r3, #0]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	7c1a      	ldrb	r2, [r3, #16]
 800112c:	f88d 2000 	strb.w	r2, [sp]
 8001130:	3304      	adds	r3, #4
 8001132:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001134:	f003 fac1 	bl	80046ba <USB_CoreInit>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d005      	beq.n	800114a <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2202      	movs	r2, #2
 8001142:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001146:	2301      	movs	r3, #1
 8001148:	e0d5      	b.n	80012f6 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	2100      	movs	r1, #0
 8001150:	4618      	mov	r0, r3
 8001152:	f003 fb9d 	bl	8004890 <USB_SetCurrentMode>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d005      	beq.n	8001168 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2202      	movs	r2, #2
 8001160:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001164:	2301      	movs	r3, #1
 8001166:	e0c6      	b.n	80012f6 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001168:	2300      	movs	r3, #0
 800116a:	73fb      	strb	r3, [r7, #15]
 800116c:	e04a      	b.n	8001204 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800116e:	7bfa      	ldrb	r2, [r7, #15]
 8001170:	6879      	ldr	r1, [r7, #4]
 8001172:	4613      	mov	r3, r2
 8001174:	00db      	lsls	r3, r3, #3
 8001176:	4413      	add	r3, r2
 8001178:	009b      	lsls	r3, r3, #2
 800117a:	440b      	add	r3, r1
 800117c:	3315      	adds	r3, #21
 800117e:	2201      	movs	r2, #1
 8001180:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001182:	7bfa      	ldrb	r2, [r7, #15]
 8001184:	6879      	ldr	r1, [r7, #4]
 8001186:	4613      	mov	r3, r2
 8001188:	00db      	lsls	r3, r3, #3
 800118a:	4413      	add	r3, r2
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	440b      	add	r3, r1
 8001190:	3314      	adds	r3, #20
 8001192:	7bfa      	ldrb	r2, [r7, #15]
 8001194:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001196:	7bfa      	ldrb	r2, [r7, #15]
 8001198:	7bfb      	ldrb	r3, [r7, #15]
 800119a:	b298      	uxth	r0, r3
 800119c:	6879      	ldr	r1, [r7, #4]
 800119e:	4613      	mov	r3, r2
 80011a0:	00db      	lsls	r3, r3, #3
 80011a2:	4413      	add	r3, r2
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	440b      	add	r3, r1
 80011a8:	332e      	adds	r3, #46	@ 0x2e
 80011aa:	4602      	mov	r2, r0
 80011ac:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80011ae:	7bfa      	ldrb	r2, [r7, #15]
 80011b0:	6879      	ldr	r1, [r7, #4]
 80011b2:	4613      	mov	r3, r2
 80011b4:	00db      	lsls	r3, r3, #3
 80011b6:	4413      	add	r3, r2
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	440b      	add	r3, r1
 80011bc:	3318      	adds	r3, #24
 80011be:	2200      	movs	r2, #0
 80011c0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80011c2:	7bfa      	ldrb	r2, [r7, #15]
 80011c4:	6879      	ldr	r1, [r7, #4]
 80011c6:	4613      	mov	r3, r2
 80011c8:	00db      	lsls	r3, r3, #3
 80011ca:	4413      	add	r3, r2
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	440b      	add	r3, r1
 80011d0:	331c      	adds	r3, #28
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80011d6:	7bfa      	ldrb	r2, [r7, #15]
 80011d8:	6879      	ldr	r1, [r7, #4]
 80011da:	4613      	mov	r3, r2
 80011dc:	00db      	lsls	r3, r3, #3
 80011de:	4413      	add	r3, r2
 80011e0:	009b      	lsls	r3, r3, #2
 80011e2:	440b      	add	r3, r1
 80011e4:	3320      	adds	r3, #32
 80011e6:	2200      	movs	r2, #0
 80011e8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80011ea:	7bfa      	ldrb	r2, [r7, #15]
 80011ec:	6879      	ldr	r1, [r7, #4]
 80011ee:	4613      	mov	r3, r2
 80011f0:	00db      	lsls	r3, r3, #3
 80011f2:	4413      	add	r3, r2
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	440b      	add	r3, r1
 80011f8:	3324      	adds	r3, #36	@ 0x24
 80011fa:	2200      	movs	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80011fe:	7bfb      	ldrb	r3, [r7, #15]
 8001200:	3301      	adds	r3, #1
 8001202:	73fb      	strb	r3, [r7, #15]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	791b      	ldrb	r3, [r3, #4]
 8001208:	7bfa      	ldrb	r2, [r7, #15]
 800120a:	429a      	cmp	r2, r3
 800120c:	d3af      	bcc.n	800116e <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800120e:	2300      	movs	r3, #0
 8001210:	73fb      	strb	r3, [r7, #15]
 8001212:	e044      	b.n	800129e <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001214:	7bfa      	ldrb	r2, [r7, #15]
 8001216:	6879      	ldr	r1, [r7, #4]
 8001218:	4613      	mov	r3, r2
 800121a:	00db      	lsls	r3, r3, #3
 800121c:	4413      	add	r3, r2
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	440b      	add	r3, r1
 8001222:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001226:	2200      	movs	r2, #0
 8001228:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800122a:	7bfa      	ldrb	r2, [r7, #15]
 800122c:	6879      	ldr	r1, [r7, #4]
 800122e:	4613      	mov	r3, r2
 8001230:	00db      	lsls	r3, r3, #3
 8001232:	4413      	add	r3, r2
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	440b      	add	r3, r1
 8001238:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800123c:	7bfa      	ldrb	r2, [r7, #15]
 800123e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001240:	7bfa      	ldrb	r2, [r7, #15]
 8001242:	6879      	ldr	r1, [r7, #4]
 8001244:	4613      	mov	r3, r2
 8001246:	00db      	lsls	r3, r3, #3
 8001248:	4413      	add	r3, r2
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	440b      	add	r3, r1
 800124e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001252:	2200      	movs	r2, #0
 8001254:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001256:	7bfa      	ldrb	r2, [r7, #15]
 8001258:	6879      	ldr	r1, [r7, #4]
 800125a:	4613      	mov	r3, r2
 800125c:	00db      	lsls	r3, r3, #3
 800125e:	4413      	add	r3, r2
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	440b      	add	r3, r1
 8001264:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001268:	2200      	movs	r2, #0
 800126a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800126c:	7bfa      	ldrb	r2, [r7, #15]
 800126e:	6879      	ldr	r1, [r7, #4]
 8001270:	4613      	mov	r3, r2
 8001272:	00db      	lsls	r3, r3, #3
 8001274:	4413      	add	r3, r2
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	440b      	add	r3, r1
 800127a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800127e:	2200      	movs	r2, #0
 8001280:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001282:	7bfa      	ldrb	r2, [r7, #15]
 8001284:	6879      	ldr	r1, [r7, #4]
 8001286:	4613      	mov	r3, r2
 8001288:	00db      	lsls	r3, r3, #3
 800128a:	4413      	add	r3, r2
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	440b      	add	r3, r1
 8001290:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001298:	7bfb      	ldrb	r3, [r7, #15]
 800129a:	3301      	adds	r3, #1
 800129c:	73fb      	strb	r3, [r7, #15]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	791b      	ldrb	r3, [r3, #4]
 80012a2:	7bfa      	ldrb	r2, [r7, #15]
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d3b5      	bcc.n	8001214 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6818      	ldr	r0, [r3, #0]
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	7c1a      	ldrb	r2, [r3, #16]
 80012b0:	f88d 2000 	strb.w	r2, [sp]
 80012b4:	3304      	adds	r3, #4
 80012b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012b8:	f003 fb36 	bl	8004928 <USB_DevInit>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d005      	beq.n	80012ce <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2202      	movs	r2, #2
 80012c6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	e013      	b.n	80012f6 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2200      	movs	r2, #0
 80012d2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2201      	movs	r2, #1
 80012d8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	7b1b      	ldrb	r3, [r3, #12]
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d102      	bne.n	80012ea <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80012e4:	6878      	ldr	r0, [r7, #4]
 80012e6:	f001 f86d 	bl	80023c4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4618      	mov	r0, r3
 80012f0:	f004 faed 	bl	80058ce <USB_DevDisconnect>

  return HAL_OK;
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3710      	adds	r7, #16
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b084      	sub	sp, #16
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001312:	2b01      	cmp	r3, #1
 8001314:	d101      	bne.n	800131a <HAL_PCD_Start+0x1c>
 8001316:	2302      	movs	r3, #2
 8001318:	e01c      	b.n	8001354 <HAL_PCD_Start+0x56>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2201      	movs	r2, #1
 800131e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	7b5b      	ldrb	r3, [r3, #13]
 8001326:	2b01      	cmp	r3, #1
 8001328:	d105      	bne.n	8001336 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800132e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4618      	mov	r0, r3
 800133c:	f003 fa86 	bl	800484c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4618      	mov	r0, r3
 8001346:	f004 faa1 	bl	800588c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2200      	movs	r2, #0
 800134e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001352:	2300      	movs	r3, #0
}
 8001354:	4618      	mov	r0, r3
 8001356:	3710      	adds	r7, #16
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}

0800135c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800135c:	b590      	push	{r4, r7, lr}
 800135e:	b08d      	sub	sp, #52	@ 0x34
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800136a:	6a3b      	ldr	r3, [r7, #32]
 800136c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4618      	mov	r0, r3
 8001374:	f004 fb5f 	bl	8005a36 <USB_GetMode>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	f040 8481 	bne.w	8001c82 <HAL_PCD_IRQHandler+0x926>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4618      	mov	r0, r3
 8001386:	f004 fac3 	bl	8005910 <USB_ReadInterrupts>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	f000 8477 	beq.w	8001c80 <HAL_PCD_IRQHandler+0x924>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001392:	69fb      	ldr	r3, [r7, #28]
 8001394:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	0a1b      	lsrs	r3, r3, #8
 800139c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4618      	mov	r0, r3
 80013ac:	f004 fab0 	bl	8005910 <USB_ReadInterrupts>
 80013b0:	4603      	mov	r3, r0
 80013b2:	f003 0302 	and.w	r3, r3, #2
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	d107      	bne.n	80013ca <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	695a      	ldr	r2, [r3, #20]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f002 0202 	and.w	r2, r2, #2
 80013c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4618      	mov	r0, r3
 80013d0:	f004 fa9e 	bl	8005910 <USB_ReadInterrupts>
 80013d4:	4603      	mov	r3, r0
 80013d6:	f003 0310 	and.w	r3, r3, #16
 80013da:	2b10      	cmp	r3, #16
 80013dc:	d161      	bne.n	80014a2 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	699a      	ldr	r2, [r3, #24]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f022 0210 	bic.w	r2, r2, #16
 80013ec:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80013ee:	6a3b      	ldr	r3, [r7, #32]
 80013f0:	6a1b      	ldr	r3, [r3, #32]
 80013f2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80013f4:	69bb      	ldr	r3, [r7, #24]
 80013f6:	f003 020f 	and.w	r2, r3, #15
 80013fa:	4613      	mov	r3, r2
 80013fc:	00db      	lsls	r3, r3, #3
 80013fe:	4413      	add	r3, r2
 8001400:	009b      	lsls	r3, r3, #2
 8001402:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	4413      	add	r3, r2
 800140a:	3304      	adds	r3, #4
 800140c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800140e:	69bb      	ldr	r3, [r7, #24]
 8001410:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001414:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001418:	d124      	bne.n	8001464 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800141a:	69ba      	ldr	r2, [r7, #24]
 800141c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001420:	4013      	ands	r3, r2
 8001422:	2b00      	cmp	r3, #0
 8001424:	d035      	beq.n	8001492 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800142a:	69bb      	ldr	r3, [r7, #24]
 800142c:	091b      	lsrs	r3, r3, #4
 800142e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001430:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001434:	b29b      	uxth	r3, r3
 8001436:	461a      	mov	r2, r3
 8001438:	6a38      	ldr	r0, [r7, #32]
 800143a:	f004 f8d5 	bl	80055e8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	68da      	ldr	r2, [r3, #12]
 8001442:	69bb      	ldr	r3, [r7, #24]
 8001444:	091b      	lsrs	r3, r3, #4
 8001446:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800144a:	441a      	add	r2, r3
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	695a      	ldr	r2, [r3, #20]
 8001454:	69bb      	ldr	r3, [r7, #24]
 8001456:	091b      	lsrs	r3, r3, #4
 8001458:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800145c:	441a      	add	r2, r3
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	615a      	str	r2, [r3, #20]
 8001462:	e016      	b.n	8001492 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001464:	69bb      	ldr	r3, [r7, #24]
 8001466:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800146a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800146e:	d110      	bne.n	8001492 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001476:	2208      	movs	r2, #8
 8001478:	4619      	mov	r1, r3
 800147a:	6a38      	ldr	r0, [r7, #32]
 800147c:	f004 f8b4 	bl	80055e8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	695a      	ldr	r2, [r3, #20]
 8001484:	69bb      	ldr	r3, [r7, #24]
 8001486:	091b      	lsrs	r3, r3, #4
 8001488:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800148c:	441a      	add	r2, r3
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	699a      	ldr	r2, [r3, #24]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f042 0210 	orr.w	r2, r2, #16
 80014a0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4618      	mov	r0, r3
 80014a8:	f004 fa32 	bl	8005910 <USB_ReadInterrupts>
 80014ac:	4603      	mov	r3, r0
 80014ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80014b2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80014b6:	f040 80a7 	bne.w	8001608 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80014ba:	2300      	movs	r3, #0
 80014bc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4618      	mov	r0, r3
 80014c4:	f004 fa37 	bl	8005936 <USB_ReadDevAllOutEpInterrupt>
 80014c8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80014ca:	e099      	b.n	8001600 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80014cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	f000 808e 	beq.w	80015f4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014de:	b2d2      	uxtb	r2, r2
 80014e0:	4611      	mov	r1, r2
 80014e2:	4618      	mov	r0, r3
 80014e4:	f004 fa5b 	bl	800599e <USB_ReadDevOutEPInterrupt>
 80014e8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80014ea:	693b      	ldr	r3, [r7, #16]
 80014ec:	f003 0301 	and.w	r3, r3, #1
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d00c      	beq.n	800150e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80014f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014f6:	015a      	lsls	r2, r3, #5
 80014f8:	69fb      	ldr	r3, [r7, #28]
 80014fa:	4413      	add	r3, r2
 80014fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001500:	461a      	mov	r2, r3
 8001502:	2301      	movs	r3, #1
 8001504:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001506:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001508:	6878      	ldr	r0, [r7, #4]
 800150a:	f000 fe81 	bl	8002210 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	f003 0308 	and.w	r3, r3, #8
 8001514:	2b00      	cmp	r3, #0
 8001516:	d00c      	beq.n	8001532 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800151a:	015a      	lsls	r2, r3, #5
 800151c:	69fb      	ldr	r3, [r7, #28]
 800151e:	4413      	add	r3, r2
 8001520:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001524:	461a      	mov	r2, r3
 8001526:	2308      	movs	r3, #8
 8001528:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800152a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800152c:	6878      	ldr	r0, [r7, #4]
 800152e:	f000 febd 	bl	80022ac <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	f003 0310 	and.w	r3, r3, #16
 8001538:	2b00      	cmp	r3, #0
 800153a:	d008      	beq.n	800154e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800153c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800153e:	015a      	lsls	r2, r3, #5
 8001540:	69fb      	ldr	r3, [r7, #28]
 8001542:	4413      	add	r3, r2
 8001544:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001548:	461a      	mov	r2, r3
 800154a:	2310      	movs	r3, #16
 800154c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	f003 0302 	and.w	r3, r3, #2
 8001554:	2b00      	cmp	r3, #0
 8001556:	d030      	beq.n	80015ba <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001558:	6a3b      	ldr	r3, [r7, #32]
 800155a:	695b      	ldr	r3, [r3, #20]
 800155c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001560:	2b80      	cmp	r3, #128	@ 0x80
 8001562:	d109      	bne.n	8001578 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001564:	69fb      	ldr	r3, [r7, #28]
 8001566:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	69fa      	ldr	r2, [r7, #28]
 800156e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001572:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001576:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001578:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800157a:	4613      	mov	r3, r2
 800157c:	00db      	lsls	r3, r3, #3
 800157e:	4413      	add	r3, r2
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001586:	687a      	ldr	r2, [r7, #4]
 8001588:	4413      	add	r3, r2
 800158a:	3304      	adds	r3, #4
 800158c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	78db      	ldrb	r3, [r3, #3]
 8001592:	2b01      	cmp	r3, #1
 8001594:	d108      	bne.n	80015a8 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	2200      	movs	r2, #0
 800159a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800159c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	4619      	mov	r1, r3
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f006 fe24 	bl	80081f0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80015a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015aa:	015a      	lsls	r2, r3, #5
 80015ac:	69fb      	ldr	r3, [r7, #28]
 80015ae:	4413      	add	r3, r2
 80015b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80015b4:	461a      	mov	r2, r3
 80015b6:	2302      	movs	r3, #2
 80015b8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	f003 0320 	and.w	r3, r3, #32
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d008      	beq.n	80015d6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80015c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c6:	015a      	lsls	r2, r3, #5
 80015c8:	69fb      	ldr	r3, [r7, #28]
 80015ca:	4413      	add	r3, r2
 80015cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80015d0:	461a      	mov	r2, r3
 80015d2:	2320      	movs	r3, #32
 80015d4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d009      	beq.n	80015f4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80015e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015e2:	015a      	lsls	r2, r3, #5
 80015e4:	69fb      	ldr	r3, [r7, #28]
 80015e6:	4413      	add	r3, r2
 80015e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80015ec:	461a      	mov	r2, r3
 80015ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015f2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80015f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f6:	3301      	adds	r3, #1
 80015f8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80015fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015fc:	085b      	lsrs	r3, r3, #1
 80015fe:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001602:	2b00      	cmp	r3, #0
 8001604:	f47f af62 	bne.w	80014cc <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4618      	mov	r0, r3
 800160e:	f004 f97f 	bl	8005910 <USB_ReadInterrupts>
 8001612:	4603      	mov	r3, r0
 8001614:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001618:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800161c:	f040 80a4 	bne.w	8001768 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4618      	mov	r0, r3
 8001626:	f004 f9a0 	bl	800596a <USB_ReadDevAllInEpInterrupt>
 800162a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800162c:	2300      	movs	r3, #0
 800162e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001630:	e096      	b.n	8001760 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001634:	f003 0301 	and.w	r3, r3, #1
 8001638:	2b00      	cmp	r3, #0
 800163a:	f000 808b 	beq.w	8001754 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001644:	b2d2      	uxtb	r2, r2
 8001646:	4611      	mov	r1, r2
 8001648:	4618      	mov	r0, r3
 800164a:	f004 f9c6 	bl	80059da <USB_ReadDevInEPInterrupt>
 800164e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	f003 0301 	and.w	r3, r3, #1
 8001656:	2b00      	cmp	r3, #0
 8001658:	d020      	beq.n	800169c <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800165a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800165c:	f003 030f 	and.w	r3, r3, #15
 8001660:	2201      	movs	r2, #1
 8001662:	fa02 f303 	lsl.w	r3, r2, r3
 8001666:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001668:	69fb      	ldr	r3, [r7, #28]
 800166a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800166e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	43db      	mvns	r3, r3
 8001674:	69f9      	ldr	r1, [r7, #28]
 8001676:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800167a:	4013      	ands	r3, r2
 800167c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800167e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001680:	015a      	lsls	r2, r3, #5
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	4413      	add	r3, r2
 8001686:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800168a:	461a      	mov	r2, r3
 800168c:	2301      	movs	r3, #1
 800168e:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001692:	b2db      	uxtb	r3, r3
 8001694:	4619      	mov	r1, r3
 8001696:	6878      	ldr	r0, [r7, #4]
 8001698:	f006 fd15 	bl	80080c6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	f003 0308 	and.w	r3, r3, #8
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d008      	beq.n	80016b8 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80016a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a8:	015a      	lsls	r2, r3, #5
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	4413      	add	r3, r2
 80016ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80016b2:	461a      	mov	r2, r3
 80016b4:	2308      	movs	r3, #8
 80016b6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	f003 0310 	and.w	r3, r3, #16
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d008      	beq.n	80016d4 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80016c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c4:	015a      	lsls	r2, r3, #5
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	4413      	add	r3, r2
 80016ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80016ce:	461a      	mov	r2, r3
 80016d0:	2310      	movs	r3, #16
 80016d2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80016d4:	693b      	ldr	r3, [r7, #16]
 80016d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d008      	beq.n	80016f0 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80016de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e0:	015a      	lsls	r2, r3, #5
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	4413      	add	r3, r2
 80016e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80016ea:	461a      	mov	r2, r3
 80016ec:	2340      	movs	r3, #64	@ 0x40
 80016ee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	f003 0302 	and.w	r3, r3, #2
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d023      	beq.n	8001742 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80016fa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80016fc:	6a38      	ldr	r0, [r7, #32]
 80016fe:	f003 fa5b 	bl	8004bb8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001702:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001704:	4613      	mov	r3, r2
 8001706:	00db      	lsls	r3, r3, #3
 8001708:	4413      	add	r3, r2
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	3310      	adds	r3, #16
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	4413      	add	r3, r2
 8001712:	3304      	adds	r3, #4
 8001714:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	78db      	ldrb	r3, [r3, #3]
 800171a:	2b01      	cmp	r3, #1
 800171c:	d108      	bne.n	8001730 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	2200      	movs	r2, #0
 8001722:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001726:	b2db      	uxtb	r3, r3
 8001728:	4619      	mov	r1, r3
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f006 fd72 	bl	8008214 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001732:	015a      	lsls	r2, r3, #5
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	4413      	add	r3, r2
 8001738:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800173c:	461a      	mov	r2, r3
 800173e:	2302      	movs	r3, #2
 8001740:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001748:	2b00      	cmp	r3, #0
 800174a:	d003      	beq.n	8001754 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800174c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800174e:	6878      	ldr	r0, [r7, #4]
 8001750:	f000 fcd6 	bl	8002100 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001756:	3301      	adds	r3, #1
 8001758:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800175a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800175c:	085b      	lsrs	r3, r3, #1
 800175e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001762:	2b00      	cmp	r3, #0
 8001764:	f47f af65 	bne.w	8001632 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4618      	mov	r0, r3
 800176e:	f004 f8cf 	bl	8005910 <USB_ReadInterrupts>
 8001772:	4603      	mov	r3, r0
 8001774:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001778:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800177c:	d122      	bne.n	80017c4 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	69fa      	ldr	r2, [r7, #28]
 8001788:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800178c:	f023 0301 	bic.w	r3, r3, #1
 8001790:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001798:	2b01      	cmp	r3, #1
 800179a:	d108      	bne.n	80017ae <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2200      	movs	r2, #0
 80017a0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80017a4:	2100      	movs	r1, #0
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	f006 ffa6 	bl	80086f8 <HAL_PCDEx_LPM_Callback>
 80017ac:	e002      	b.n	80017b4 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	f006 fcf6 	bl	80081a0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	695a      	ldr	r2, [r3, #20]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80017c2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4618      	mov	r0, r3
 80017ca:	f004 f8a1 	bl	8005910 <USB_ReadInterrupts>
 80017ce:	4603      	mov	r3, r0
 80017d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80017d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80017d8:	d112      	bne.n	8001800 <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d102      	bne.n	80017f0 <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f006 fcb2 	bl	8008154 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	695a      	ldr	r2, [r3, #20]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80017fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4618      	mov	r0, r3
 8001806:	f004 f883 	bl	8005910 <USB_ReadInterrupts>
 800180a:	4603      	mov	r3, r0
 800180c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001810:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001814:	d121      	bne.n	800185a <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	695a      	ldr	r2, [r3, #20]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8001824:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800182c:	2b00      	cmp	r3, #0
 800182e:	d111      	bne.n	8001854 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2201      	movs	r2, #1
 8001834:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800183e:	089b      	lsrs	r3, r3, #2
 8001840:	f003 020f 	and.w	r2, r3, #15
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800184a:	2101      	movs	r1, #1
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f006 ff53 	bl	80086f8 <HAL_PCDEx_LPM_Callback>
 8001852:	e002      	b.n	800185a <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f006 fc7d 	bl	8008154 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4618      	mov	r0, r3
 8001860:	f004 f856 	bl	8005910 <USB_ReadInterrupts>
 8001864:	4603      	mov	r3, r0
 8001866:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800186a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800186e:	f040 80b6 	bne.w	80019de <HAL_PCD_IRQHandler+0x682>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001872:	69fb      	ldr	r3, [r7, #28]
 8001874:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	69fa      	ldr	r2, [r7, #28]
 800187c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001880:	f023 0301 	bic.w	r3, r3, #1
 8001884:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	2110      	movs	r1, #16
 800188c:	4618      	mov	r0, r3
 800188e:	f003 f993 	bl	8004bb8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001892:	2300      	movs	r3, #0
 8001894:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001896:	e046      	b.n	8001926 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800189a:	015a      	lsls	r2, r3, #5
 800189c:	69fb      	ldr	r3, [r7, #28]
 800189e:	4413      	add	r3, r2
 80018a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80018a4:	461a      	mov	r2, r3
 80018a6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80018aa:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80018ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018ae:	015a      	lsls	r2, r3, #5
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	4413      	add	r3, r2
 80018b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80018bc:	0151      	lsls	r1, r2, #5
 80018be:	69fa      	ldr	r2, [r7, #28]
 80018c0:	440a      	add	r2, r1
 80018c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80018c6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80018ca:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80018cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018ce:	015a      	lsls	r2, r3, #5
 80018d0:	69fb      	ldr	r3, [r7, #28]
 80018d2:	4413      	add	r3, r2
 80018d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80018d8:	461a      	mov	r2, r3
 80018da:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80018de:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80018e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018e2:	015a      	lsls	r2, r3, #5
 80018e4:	69fb      	ldr	r3, [r7, #28]
 80018e6:	4413      	add	r3, r2
 80018e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80018f0:	0151      	lsls	r1, r2, #5
 80018f2:	69fa      	ldr	r2, [r7, #28]
 80018f4:	440a      	add	r2, r1
 80018f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80018fa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80018fe:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001900:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001902:	015a      	lsls	r2, r3, #5
 8001904:	69fb      	ldr	r3, [r7, #28]
 8001906:	4413      	add	r3, r2
 8001908:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001910:	0151      	lsls	r1, r2, #5
 8001912:	69fa      	ldr	r2, [r7, #28]
 8001914:	440a      	add	r2, r1
 8001916:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800191a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800191e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001922:	3301      	adds	r3, #1
 8001924:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	791b      	ldrb	r3, [r3, #4]
 800192a:	461a      	mov	r2, r3
 800192c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800192e:	4293      	cmp	r3, r2
 8001930:	d3b2      	bcc.n	8001898 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001938:	69db      	ldr	r3, [r3, #28]
 800193a:	69fa      	ldr	r2, [r7, #28]
 800193c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001940:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8001944:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	7bdb      	ldrb	r3, [r3, #15]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d016      	beq.n	800197c <HAL_PCD_IRQHandler+0x620>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001954:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001958:	69fa      	ldr	r2, [r7, #28]
 800195a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800195e:	f043 030b 	orr.w	r3, r3, #11
 8001962:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800196c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800196e:	69fa      	ldr	r2, [r7, #28]
 8001970:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001974:	f043 030b 	orr.w	r3, r3, #11
 8001978:	6453      	str	r3, [r2, #68]	@ 0x44
 800197a:	e015      	b.n	80019a8 <HAL_PCD_IRQHandler+0x64c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001982:	695b      	ldr	r3, [r3, #20]
 8001984:	69fa      	ldr	r2, [r7, #28]
 8001986:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800198a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800198e:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8001992:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800199a:	691b      	ldr	r3, [r3, #16]
 800199c:	69fa      	ldr	r2, [r7, #28]
 800199e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80019a2:	f043 030b 	orr.w	r3, r3, #11
 80019a6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80019a8:	69fb      	ldr	r3, [r7, #28]
 80019aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	69fa      	ldr	r2, [r7, #28]
 80019b2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80019b6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80019ba:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80019c6:	4619      	mov	r1, r3
 80019c8:	4610      	mov	r0, r2
 80019ca:	f004 f865 	bl	8005a98 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	695a      	ldr	r2, [r3, #20]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80019dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f003 ff94 	bl	8005910 <USB_ReadInterrupts>
 80019e8:	4603      	mov	r3, r0
 80019ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80019ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80019f2:	d123      	bne.n	8001a3c <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4618      	mov	r0, r3
 80019fa:	f004 f82a 	bl	8005a52 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4618      	mov	r0, r3
 8001a04:	f003 f951 	bl	8004caa <USB_GetDevSpeed>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681c      	ldr	r4, [r3, #0]
 8001a14:	f001 fb34 	bl	8003080 <HAL_RCC_GetHCLKFreq>
 8001a18:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001a1e:	461a      	mov	r2, r3
 8001a20:	4620      	mov	r0, r4
 8001a22:	f002 fe77 	bl	8004714 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f006 fb75 	bl	8008116 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	695a      	ldr	r2, [r3, #20]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001a3a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4618      	mov	r0, r3
 8001a42:	f003 ff65 	bl	8005910 <USB_ReadInterrupts>
 8001a46:	4603      	mov	r3, r0
 8001a48:	f003 0308 	and.w	r3, r3, #8
 8001a4c:	2b08      	cmp	r3, #8
 8001a4e:	d10a      	bne.n	8001a66 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	f006 fb52 	bl	80080fa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	695a      	ldr	r2, [r3, #20]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f002 0208 	and.w	r2, r2, #8
 8001a64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f003 ff50 	bl	8005910 <USB_ReadInterrupts>
 8001a70:	4603      	mov	r3, r0
 8001a72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a76:	2b80      	cmp	r3, #128	@ 0x80
 8001a78:	d123      	bne.n	8001ac2 <HAL_PCD_IRQHandler+0x766>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8001a7a:	6a3b      	ldr	r3, [r7, #32]
 8001a7c:	699b      	ldr	r3, [r3, #24]
 8001a7e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001a82:	6a3b      	ldr	r3, [r7, #32]
 8001a84:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001a86:	2301      	movs	r3, #1
 8001a88:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a8a:	e014      	b.n	8001ab6 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8001a8c:	6879      	ldr	r1, [r7, #4]
 8001a8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a90:	4613      	mov	r3, r2
 8001a92:	00db      	lsls	r3, r3, #3
 8001a94:	4413      	add	r3, r2
 8001a96:	009b      	lsls	r3, r3, #2
 8001a98:	440b      	add	r3, r1
 8001a9a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d105      	bne.n	8001ab0 <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8001aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f000 faf7 	bl	800209e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	791b      	ldrb	r3, [r3, #4]
 8001aba:	461a      	mov	r2, r3
 8001abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d3e4      	bcc.n	8001a8c <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f003 ff22 	bl	8005910 <USB_ReadInterrupts>
 8001acc:	4603      	mov	r3, r0
 8001ace:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ad2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001ad6:	d13c      	bne.n	8001b52 <HAL_PCD_IRQHandler+0x7f6>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001ad8:	2301      	movs	r3, #1
 8001ada:	627b      	str	r3, [r7, #36]	@ 0x24
 8001adc:	e02b      	b.n	8001b36 <HAL_PCD_IRQHandler+0x7da>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8001ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ae0:	015a      	lsls	r2, r3, #5
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001aee:	6879      	ldr	r1, [r7, #4]
 8001af0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001af2:	4613      	mov	r3, r2
 8001af4:	00db      	lsls	r3, r3, #3
 8001af6:	4413      	add	r3, r2
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	440b      	add	r3, r1
 8001afc:	3318      	adds	r3, #24
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d115      	bne.n	8001b30 <HAL_PCD_IRQHandler+0x7d4>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001b04:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	da12      	bge.n	8001b30 <HAL_PCD_IRQHandler+0x7d4>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8001b0a:	6879      	ldr	r1, [r7, #4]
 8001b0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b0e:	4613      	mov	r3, r2
 8001b10:	00db      	lsls	r3, r3, #3
 8001b12:	4413      	add	r3, r2
 8001b14:	009b      	lsls	r3, r3, #2
 8001b16:	440b      	add	r3, r1
 8001b18:	3317      	adds	r3, #23
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8001b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	4619      	mov	r1, r3
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	f000 fab7 	bl	800209e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b32:	3301      	adds	r3, #1
 8001b34:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	791b      	ldrb	r3, [r3, #4]
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d3cd      	bcc.n	8001ade <HAL_PCD_IRQHandler+0x782>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	695a      	ldr	r2, [r3, #20]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8001b50:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f003 feda 	bl	8005910 <USB_ReadInterrupts>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b62:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001b66:	d156      	bne.n	8001c16 <HAL_PCD_IRQHandler+0x8ba>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001b68:	2301      	movs	r3, #1
 8001b6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b6c:	e045      	b.n	8001bfa <HAL_PCD_IRQHandler+0x89e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8001b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b70:	015a      	lsls	r2, r3, #5
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	4413      	add	r3, r2
 8001b76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001b7e:	6879      	ldr	r1, [r7, #4]
 8001b80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b82:	4613      	mov	r3, r2
 8001b84:	00db      	lsls	r3, r3, #3
 8001b86:	4413      	add	r3, r2
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	440b      	add	r3, r1
 8001b8c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d12e      	bne.n	8001bf4 <HAL_PCD_IRQHandler+0x898>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001b96:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	da2b      	bge.n	8001bf4 <HAL_PCD_IRQHandler+0x898>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8001b9c:	69bb      	ldr	r3, [r7, #24]
 8001b9e:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8001ba8:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d121      	bne.n	8001bf4 <HAL_PCD_IRQHandler+0x898>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8001bb0:	6879      	ldr	r1, [r7, #4]
 8001bb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001bb4:	4613      	mov	r3, r2
 8001bb6:	00db      	lsls	r3, r3, #3
 8001bb8:	4413      	add	r3, r2
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	440b      	add	r3, r1
 8001bbe:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8001bc6:	6a3b      	ldr	r3, [r7, #32]
 8001bc8:	699b      	ldr	r3, [r3, #24]
 8001bca:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001bce:	6a3b      	ldr	r3, [r7, #32]
 8001bd0:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8001bd2:	6a3b      	ldr	r3, [r7, #32]
 8001bd4:	695b      	ldr	r3, [r3, #20]
 8001bd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d10a      	bne.n	8001bf4 <HAL_PCD_IRQHandler+0x898>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	69fa      	ldr	r2, [r7, #28]
 8001be8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001bec:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bf0:	6053      	str	r3, [r2, #4]
            break;
 8001bf2:	e008      	b.n	8001c06 <HAL_PCD_IRQHandler+0x8aa>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	791b      	ldrb	r3, [r3, #4]
 8001bfe:	461a      	mov	r2, r3
 8001c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d3b3      	bcc.n	8001b6e <HAL_PCD_IRQHandler+0x812>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	695a      	ldr	r2, [r3, #20]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8001c14:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f003 fe78 	bl	8005910 <USB_ReadInterrupts>
 8001c20:	4603      	mov	r3, r0
 8001c22:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001c26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c2a:	d10a      	bne.n	8001c42 <HAL_PCD_IRQHandler+0x8e6>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001c2c:	6878      	ldr	r0, [r7, #4]
 8001c2e:	f006 fb03 	bl	8008238 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	695a      	ldr	r2, [r3, #20]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8001c40:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4618      	mov	r0, r3
 8001c48:	f003 fe62 	bl	8005910 <USB_ReadInterrupts>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	f003 0304 	and.w	r3, r3, #4
 8001c52:	2b04      	cmp	r3, #4
 8001c54:	d115      	bne.n	8001c82 <HAL_PCD_IRQHandler+0x926>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001c5e:	69bb      	ldr	r3, [r7, #24]
 8001c60:	f003 0304 	and.w	r3, r3, #4
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d002      	beq.n	8001c6e <HAL_PCD_IRQHandler+0x912>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001c68:	6878      	ldr	r0, [r7, #4]
 8001c6a:	f006 faf3 	bl	8008254 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	6859      	ldr	r1, [r3, #4]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	69ba      	ldr	r2, [r7, #24]
 8001c7a:	430a      	orrs	r2, r1
 8001c7c:	605a      	str	r2, [r3, #4]
 8001c7e:	e000      	b.n	8001c82 <HAL_PCD_IRQHandler+0x926>
      return;
 8001c80:	bf00      	nop
    }
  }
}
 8001c82:	3734      	adds	r7, #52	@ 0x34
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd90      	pop	{r4, r7, pc}

08001c88 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	460b      	mov	r3, r1
 8001c92:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d101      	bne.n	8001ca2 <HAL_PCD_SetAddress+0x1a>
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	e012      	b.n	8001cc8 <HAL_PCD_SetAddress+0x40>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	78fa      	ldrb	r2, [r7, #3]
 8001cae:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	78fa      	ldrb	r2, [r7, #3]
 8001cb6:	4611      	mov	r1, r2
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f003 fdc1 	bl	8005840 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001cc6:	2300      	movs	r3, #0
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3708      	adds	r7, #8
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
 8001cd8:	4608      	mov	r0, r1
 8001cda:	4611      	mov	r1, r2
 8001cdc:	461a      	mov	r2, r3
 8001cde:	4603      	mov	r3, r0
 8001ce0:	70fb      	strb	r3, [r7, #3]
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	803b      	strh	r3, [r7, #0]
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001cea:	2300      	movs	r3, #0
 8001cec:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001cee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	da0f      	bge.n	8001d16 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001cf6:	78fb      	ldrb	r3, [r7, #3]
 8001cf8:	f003 020f 	and.w	r2, r3, #15
 8001cfc:	4613      	mov	r3, r2
 8001cfe:	00db      	lsls	r3, r3, #3
 8001d00:	4413      	add	r3, r2
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	3310      	adds	r3, #16
 8001d06:	687a      	ldr	r2, [r7, #4]
 8001d08:	4413      	add	r3, r2
 8001d0a:	3304      	adds	r3, #4
 8001d0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	2201      	movs	r2, #1
 8001d12:	705a      	strb	r2, [r3, #1]
 8001d14:	e00f      	b.n	8001d36 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001d16:	78fb      	ldrb	r3, [r7, #3]
 8001d18:	f003 020f 	and.w	r2, r3, #15
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	00db      	lsls	r3, r3, #3
 8001d20:	4413      	add	r3, r2
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001d28:	687a      	ldr	r2, [r7, #4]
 8001d2a:	4413      	add	r3, r2
 8001d2c:	3304      	adds	r3, #4
 8001d2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	2200      	movs	r2, #0
 8001d34:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001d36:	78fb      	ldrb	r3, [r7, #3]
 8001d38:	f003 030f 	and.w	r3, r3, #15
 8001d3c:	b2da      	uxtb	r2, r3
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001d42:	883b      	ldrh	r3, [r7, #0]
 8001d44:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	78ba      	ldrb	r2, [r7, #2]
 8001d50:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	785b      	ldrb	r3, [r3, #1]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d004      	beq.n	8001d64 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	461a      	mov	r2, r3
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001d64:	78bb      	ldrb	r3, [r7, #2]
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d102      	bne.n	8001d70 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d101      	bne.n	8001d7e <HAL_PCD_EP_Open+0xae>
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	e00e      	b.n	8001d9c <HAL_PCD_EP_Open+0xcc>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2201      	movs	r2, #1
 8001d82:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	68f9      	ldr	r1, [r7, #12]
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f002 ffab 	bl	8004ce8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2200      	movs	r2, #0
 8001d96:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8001d9a:	7afb      	ldrb	r3, [r7, #11]
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3710      	adds	r7, #16
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	460b      	mov	r3, r1
 8001dae:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001db0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	da0f      	bge.n	8001dd8 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001db8:	78fb      	ldrb	r3, [r7, #3]
 8001dba:	f003 020f 	and.w	r2, r3, #15
 8001dbe:	4613      	mov	r3, r2
 8001dc0:	00db      	lsls	r3, r3, #3
 8001dc2:	4413      	add	r3, r2
 8001dc4:	009b      	lsls	r3, r3, #2
 8001dc6:	3310      	adds	r3, #16
 8001dc8:	687a      	ldr	r2, [r7, #4]
 8001dca:	4413      	add	r3, r2
 8001dcc:	3304      	adds	r3, #4
 8001dce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	705a      	strb	r2, [r3, #1]
 8001dd6:	e00f      	b.n	8001df8 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001dd8:	78fb      	ldrb	r3, [r7, #3]
 8001dda:	f003 020f 	and.w	r2, r3, #15
 8001dde:	4613      	mov	r3, r2
 8001de0:	00db      	lsls	r3, r3, #3
 8001de2:	4413      	add	r3, r2
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	4413      	add	r3, r2
 8001dee:	3304      	adds	r3, #4
 8001df0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	2200      	movs	r2, #0
 8001df6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001df8:	78fb      	ldrb	r3, [r7, #3]
 8001dfa:	f003 030f 	and.w	r3, r3, #15
 8001dfe:	b2da      	uxtb	r2, r3
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d101      	bne.n	8001e12 <HAL_PCD_EP_Close+0x6e>
 8001e0e:	2302      	movs	r3, #2
 8001e10:	e00e      	b.n	8001e30 <HAL_PCD_EP_Close+0x8c>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2201      	movs	r2, #1
 8001e16:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	68f9      	ldr	r1, [r7, #12]
 8001e20:	4618      	mov	r0, r3
 8001e22:	f002 ffe9 	bl	8004df8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8001e2e:	2300      	movs	r3, #0
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3710      	adds	r7, #16
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}

08001e38 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b086      	sub	sp, #24
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	607a      	str	r2, [r7, #4]
 8001e42:	603b      	str	r3, [r7, #0]
 8001e44:	460b      	mov	r3, r1
 8001e46:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001e48:	7afb      	ldrb	r3, [r7, #11]
 8001e4a:	f003 020f 	and.w	r2, r3, #15
 8001e4e:	4613      	mov	r3, r2
 8001e50:	00db      	lsls	r3, r3, #3
 8001e52:	4413      	add	r3, r2
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001e5a:	68fa      	ldr	r2, [r7, #12]
 8001e5c:	4413      	add	r3, r2
 8001e5e:	3304      	adds	r3, #4
 8001e60:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	687a      	ldr	r2, [r7, #4]
 8001e66:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	683a      	ldr	r2, [r7, #0]
 8001e6c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	2200      	movs	r2, #0
 8001e72:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	2200      	movs	r2, #0
 8001e78:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e7a:	7afb      	ldrb	r3, [r7, #11]
 8001e7c:	f003 030f 	and.w	r3, r3, #15
 8001e80:	b2da      	uxtb	r2, r3
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	6979      	ldr	r1, [r7, #20]
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f003 f88f 	bl	8004fb0 <USB_EPStartXfer>

  return HAL_OK;
 8001e92:	2300      	movs	r3, #0
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3718      	adds	r7, #24
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}

08001e9c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001ea8:	78fb      	ldrb	r3, [r7, #3]
 8001eaa:	f003 020f 	and.w	r2, r3, #15
 8001eae:	6879      	ldr	r1, [r7, #4]
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	00db      	lsls	r3, r3, #3
 8001eb4:	4413      	add	r3, r2
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	440b      	add	r3, r1
 8001eba:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8001ebe:	681b      	ldr	r3, [r3, #0]
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr

08001ecc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b086      	sub	sp, #24
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	60f8      	str	r0, [r7, #12]
 8001ed4:	607a      	str	r2, [r7, #4]
 8001ed6:	603b      	str	r3, [r7, #0]
 8001ed8:	460b      	mov	r3, r1
 8001eda:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001edc:	7afb      	ldrb	r3, [r7, #11]
 8001ede:	f003 020f 	and.w	r2, r3, #15
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	00db      	lsls	r3, r3, #3
 8001ee6:	4413      	add	r3, r2
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	3310      	adds	r3, #16
 8001eec:	68fa      	ldr	r2, [r7, #12]
 8001eee:	4413      	add	r3, r2
 8001ef0:	3304      	adds	r3, #4
 8001ef2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	687a      	ldr	r2, [r7, #4]
 8001ef8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	683a      	ldr	r2, [r7, #0]
 8001efe:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	2200      	movs	r2, #0
 8001f04:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	2201      	movs	r2, #1
 8001f0a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f0c:	7afb      	ldrb	r3, [r7, #11]
 8001f0e:	f003 030f 	and.w	r3, r3, #15
 8001f12:	b2da      	uxtb	r2, r3
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	6979      	ldr	r1, [r7, #20]
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f003 f846 	bl	8004fb0 <USB_EPStartXfer>

  return HAL_OK;
 8001f24:	2300      	movs	r3, #0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3718      	adds	r7, #24
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001f2e:	b580      	push	{r7, lr}
 8001f30:	b084      	sub	sp, #16
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	6078      	str	r0, [r7, #4]
 8001f36:	460b      	mov	r3, r1
 8001f38:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001f3a:	78fb      	ldrb	r3, [r7, #3]
 8001f3c:	f003 030f 	and.w	r3, r3, #15
 8001f40:	687a      	ldr	r2, [r7, #4]
 8001f42:	7912      	ldrb	r2, [r2, #4]
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d901      	bls.n	8001f4c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e04e      	b.n	8001fea <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001f4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	da0f      	bge.n	8001f74 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f54:	78fb      	ldrb	r3, [r7, #3]
 8001f56:	f003 020f 	and.w	r2, r3, #15
 8001f5a:	4613      	mov	r3, r2
 8001f5c:	00db      	lsls	r3, r3, #3
 8001f5e:	4413      	add	r3, r2
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	3310      	adds	r3, #16
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	4413      	add	r3, r2
 8001f68:	3304      	adds	r3, #4
 8001f6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2201      	movs	r2, #1
 8001f70:	705a      	strb	r2, [r3, #1]
 8001f72:	e00d      	b.n	8001f90 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001f74:	78fa      	ldrb	r2, [r7, #3]
 8001f76:	4613      	mov	r3, r2
 8001f78:	00db      	lsls	r3, r3, #3
 8001f7a:	4413      	add	r3, r2
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	4413      	add	r3, r2
 8001f86:	3304      	adds	r3, #4
 8001f88:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	2201      	movs	r2, #1
 8001f94:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f96:	78fb      	ldrb	r3, [r7, #3]
 8001f98:	f003 030f 	and.w	r3, r3, #15
 8001f9c:	b2da      	uxtb	r2, r3
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d101      	bne.n	8001fb0 <HAL_PCD_EP_SetStall+0x82>
 8001fac:	2302      	movs	r3, #2
 8001fae:	e01c      	b.n	8001fea <HAL_PCD_EP_SetStall+0xbc>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	68f9      	ldr	r1, [r7, #12]
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f003 fb6a 	bl	8005698 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001fc4:	78fb      	ldrb	r3, [r7, #3]
 8001fc6:	f003 030f 	and.w	r3, r3, #15
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d108      	bne.n	8001fe0 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001fd8:	4619      	mov	r1, r3
 8001fda:	4610      	mov	r0, r2
 8001fdc:	f003 fd5c 	bl	8005a98 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001fe8:	2300      	movs	r3, #0
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3710      	adds	r7, #16
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	b084      	sub	sp, #16
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001ffe:	78fb      	ldrb	r3, [r7, #3]
 8002000:	f003 030f 	and.w	r3, r3, #15
 8002004:	687a      	ldr	r2, [r7, #4]
 8002006:	7912      	ldrb	r2, [r2, #4]
 8002008:	4293      	cmp	r3, r2
 800200a:	d901      	bls.n	8002010 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e042      	b.n	8002096 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002010:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002014:	2b00      	cmp	r3, #0
 8002016:	da0f      	bge.n	8002038 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002018:	78fb      	ldrb	r3, [r7, #3]
 800201a:	f003 020f 	and.w	r2, r3, #15
 800201e:	4613      	mov	r3, r2
 8002020:	00db      	lsls	r3, r3, #3
 8002022:	4413      	add	r3, r2
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	3310      	adds	r3, #16
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	4413      	add	r3, r2
 800202c:	3304      	adds	r3, #4
 800202e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2201      	movs	r2, #1
 8002034:	705a      	strb	r2, [r3, #1]
 8002036:	e00f      	b.n	8002058 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002038:	78fb      	ldrb	r3, [r7, #3]
 800203a:	f003 020f 	and.w	r2, r3, #15
 800203e:	4613      	mov	r3, r2
 8002040:	00db      	lsls	r3, r3, #3
 8002042:	4413      	add	r3, r2
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	4413      	add	r3, r2
 800204e:	3304      	adds	r3, #4
 8002050:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	2200      	movs	r2, #0
 8002056:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	2200      	movs	r2, #0
 800205c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800205e:	78fb      	ldrb	r3, [r7, #3]
 8002060:	f003 030f 	and.w	r3, r3, #15
 8002064:	b2da      	uxtb	r2, r3
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002070:	2b01      	cmp	r3, #1
 8002072:	d101      	bne.n	8002078 <HAL_PCD_EP_ClrStall+0x86>
 8002074:	2302      	movs	r3, #2
 8002076:	e00e      	b.n	8002096 <HAL_PCD_EP_ClrStall+0xa4>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2201      	movs	r2, #1
 800207c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	68f9      	ldr	r1, [r7, #12]
 8002086:	4618      	mov	r0, r3
 8002088:	f003 fb74 	bl	8005774 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2200      	movs	r2, #0
 8002090:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002094:	2300      	movs	r3, #0
}
 8002096:	4618      	mov	r0, r3
 8002098:	3710      	adds	r7, #16
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}

0800209e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800209e:	b580      	push	{r7, lr}
 80020a0:	b084      	sub	sp, #16
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	6078      	str	r0, [r7, #4]
 80020a6:	460b      	mov	r3, r1
 80020a8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80020aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	da0c      	bge.n	80020cc <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020b2:	78fb      	ldrb	r3, [r7, #3]
 80020b4:	f003 020f 	and.w	r2, r3, #15
 80020b8:	4613      	mov	r3, r2
 80020ba:	00db      	lsls	r3, r3, #3
 80020bc:	4413      	add	r3, r2
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	3310      	adds	r3, #16
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	4413      	add	r3, r2
 80020c6:	3304      	adds	r3, #4
 80020c8:	60fb      	str	r3, [r7, #12]
 80020ca:	e00c      	b.n	80020e6 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80020cc:	78fb      	ldrb	r3, [r7, #3]
 80020ce:	f003 020f 	and.w	r2, r3, #15
 80020d2:	4613      	mov	r3, r2
 80020d4:	00db      	lsls	r3, r3, #3
 80020d6:	4413      	add	r3, r2
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	4413      	add	r3, r2
 80020e2:	3304      	adds	r3, #4
 80020e4:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	68f9      	ldr	r1, [r7, #12]
 80020ec:	4618      	mov	r0, r3
 80020ee:	f003 f997 	bl	8005420 <USB_EPStopXfer>
 80020f2:	4603      	mov	r3, r0
 80020f4:	72fb      	strb	r3, [r7, #11]

  return ret;
 80020f6:	7afb      	ldrb	r3, [r7, #11]
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3710      	adds	r7, #16
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}

08002100 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b088      	sub	sp, #32
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002114:	683a      	ldr	r2, [r7, #0]
 8002116:	4613      	mov	r3, r2
 8002118:	00db      	lsls	r3, r3, #3
 800211a:	4413      	add	r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	3310      	adds	r3, #16
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	4413      	add	r3, r2
 8002124:	3304      	adds	r3, #4
 8002126:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	695a      	ldr	r2, [r3, #20]
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	691b      	ldr	r3, [r3, #16]
 8002130:	429a      	cmp	r2, r3
 8002132:	d901      	bls.n	8002138 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	e067      	b.n	8002208 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	691a      	ldr	r2, [r3, #16]
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	695b      	ldr	r3, [r3, #20]
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	69fa      	ldr	r2, [r7, #28]
 800214a:	429a      	cmp	r2, r3
 800214c:	d902      	bls.n	8002154 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002154:	69fb      	ldr	r3, [r7, #28]
 8002156:	3303      	adds	r3, #3
 8002158:	089b      	lsrs	r3, r3, #2
 800215a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800215c:	e026      	b.n	80021ac <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	691a      	ldr	r2, [r3, #16]
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	695b      	ldr	r3, [r3, #20]
 8002166:	1ad3      	subs	r3, r2, r3
 8002168:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	69fa      	ldr	r2, [r7, #28]
 8002170:	429a      	cmp	r2, r3
 8002172:	d902      	bls.n	800217a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	3303      	adds	r3, #3
 800217e:	089b      	lsrs	r3, r3, #2
 8002180:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	68d9      	ldr	r1, [r3, #12]
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	b2da      	uxtb	r2, r3
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	b29b      	uxth	r3, r3
 800218e:	6978      	ldr	r0, [r7, #20]
 8002190:	f003 f9f0 	bl	8005574 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	68da      	ldr	r2, [r3, #12]
 8002198:	69fb      	ldr	r3, [r7, #28]
 800219a:	441a      	add	r2, r3
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	695a      	ldr	r2, [r3, #20]
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	441a      	add	r2, r3
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	015a      	lsls	r2, r3, #5
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	4413      	add	r3, r2
 80021b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80021b8:	699b      	ldr	r3, [r3, #24]
 80021ba:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80021bc:	69ba      	ldr	r2, [r7, #24]
 80021be:	429a      	cmp	r2, r3
 80021c0:	d809      	bhi.n	80021d6 <PCD_WriteEmptyTxFifo+0xd6>
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	695a      	ldr	r2, [r3, #20]
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d203      	bcs.n	80021d6 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	691b      	ldr	r3, [r3, #16]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1c3      	bne.n	800215e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	691a      	ldr	r2, [r3, #16]
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	695b      	ldr	r3, [r3, #20]
 80021de:	429a      	cmp	r2, r3
 80021e0:	d811      	bhi.n	8002206 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	f003 030f 	and.w	r3, r3, #15
 80021e8:	2201      	movs	r2, #1
 80021ea:	fa02 f303 	lsl.w	r3, r2, r3
 80021ee:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80021f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	43db      	mvns	r3, r3
 80021fc:	6939      	ldr	r1, [r7, #16]
 80021fe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002202:	4013      	ands	r3, r2
 8002204:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002206:	2300      	movs	r3, #0
}
 8002208:	4618      	mov	r0, r3
 800220a:	3720      	adds	r7, #32
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}

08002210 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b086      	sub	sp, #24
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	333c      	adds	r3, #60	@ 0x3c
 8002228:	3304      	adds	r3, #4
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	015a      	lsls	r2, r3, #5
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	4413      	add	r3, r2
 8002236:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	4a19      	ldr	r2, [pc, #100]	@ (80022a8 <PCD_EP_OutXfrComplete_int+0x98>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d124      	bne.n	8002290 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800224c:	2b00      	cmp	r3, #0
 800224e:	d00a      	beq.n	8002266 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	015a      	lsls	r2, r3, #5
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	4413      	add	r3, r2
 8002258:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800225c:	461a      	mov	r2, r3
 800225e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002262:	6093      	str	r3, [r2, #8]
 8002264:	e01a      	b.n	800229c <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	f003 0320 	and.w	r3, r3, #32
 800226c:	2b00      	cmp	r3, #0
 800226e:	d008      	beq.n	8002282 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	015a      	lsls	r2, r3, #5
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	4413      	add	r3, r2
 8002278:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800227c:	461a      	mov	r2, r3
 800227e:	2320      	movs	r3, #32
 8002280:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	b2db      	uxtb	r3, r3
 8002286:	4619      	mov	r1, r3
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	f005 ff01 	bl	8008090 <HAL_PCD_DataOutStageCallback>
 800228e:	e005      	b.n	800229c <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	b2db      	uxtb	r3, r3
 8002294:	4619      	mov	r1, r3
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	f005 fefa 	bl	8008090 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800229c:	2300      	movs	r3, #0
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3718      	adds	r7, #24
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	4f54310a 	.word	0x4f54310a

080022ac <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b086      	sub	sp, #24
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	333c      	adds	r3, #60	@ 0x3c
 80022c4:	3304      	adds	r3, #4
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	015a      	lsls	r2, r3, #5
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	4413      	add	r3, r2
 80022d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	4a0c      	ldr	r2, [pc, #48]	@ (8002310 <PCD_EP_OutSetupPacket_int+0x64>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d90e      	bls.n	8002300 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d009      	beq.n	8002300 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	015a      	lsls	r2, r3, #5
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	4413      	add	r3, r2
 80022f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80022f8:	461a      	mov	r2, r3
 80022fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80022fe:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f005 feb3 	bl	800806c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8002306:	2300      	movs	r3, #0
}
 8002308:	4618      	mov	r0, r3
 800230a:	3718      	adds	r7, #24
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	4f54300a 	.word	0x4f54300a

08002314 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002314:	b480      	push	{r7}
 8002316:	b085      	sub	sp, #20
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	460b      	mov	r3, r1
 800231e:	70fb      	strb	r3, [r7, #3]
 8002320:	4613      	mov	r3, r2
 8002322:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800232a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800232c:	78fb      	ldrb	r3, [r7, #3]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d107      	bne.n	8002342 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002332:	883b      	ldrh	r3, [r7, #0]
 8002334:	0419      	lsls	r1, r3, #16
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	68ba      	ldr	r2, [r7, #8]
 800233c:	430a      	orrs	r2, r1
 800233e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002340:	e028      	b.n	8002394 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002348:	0c1b      	lsrs	r3, r3, #16
 800234a:	68ba      	ldr	r2, [r7, #8]
 800234c:	4413      	add	r3, r2
 800234e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002350:	2300      	movs	r3, #0
 8002352:	73fb      	strb	r3, [r7, #15]
 8002354:	e00d      	b.n	8002372 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	7bfb      	ldrb	r3, [r7, #15]
 800235c:	3340      	adds	r3, #64	@ 0x40
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	4413      	add	r3, r2
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	0c1b      	lsrs	r3, r3, #16
 8002366:	68ba      	ldr	r2, [r7, #8]
 8002368:	4413      	add	r3, r2
 800236a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800236c:	7bfb      	ldrb	r3, [r7, #15]
 800236e:	3301      	adds	r3, #1
 8002370:	73fb      	strb	r3, [r7, #15]
 8002372:	7bfa      	ldrb	r2, [r7, #15]
 8002374:	78fb      	ldrb	r3, [r7, #3]
 8002376:	3b01      	subs	r3, #1
 8002378:	429a      	cmp	r2, r3
 800237a:	d3ec      	bcc.n	8002356 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800237c:	883b      	ldrh	r3, [r7, #0]
 800237e:	0418      	lsls	r0, r3, #16
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6819      	ldr	r1, [r3, #0]
 8002384:	78fb      	ldrb	r3, [r7, #3]
 8002386:	3b01      	subs	r3, #1
 8002388:	68ba      	ldr	r2, [r7, #8]
 800238a:	4302      	orrs	r2, r0
 800238c:	3340      	adds	r3, #64	@ 0x40
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	440b      	add	r3, r1
 8002392:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002394:	2300      	movs	r3, #0
}
 8002396:	4618      	mov	r0, r3
 8002398:	3714      	adds	r7, #20
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr

080023a2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80023a2:	b480      	push	{r7}
 80023a4:	b083      	sub	sp, #12
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	6078      	str	r0, [r7, #4]
 80023aa:	460b      	mov	r3, r1
 80023ac:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	887a      	ldrh	r2, [r7, #2]
 80023b4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80023b6:	2300      	movs	r3, #0
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b085      	sub	sp, #20
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2201      	movs	r2, #1
 80023d6:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2200      	movs	r2, #0
 80023de:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023f6:	f043 0303 	orr.w	r3, r3, #3
 80023fa:	68fa      	ldr	r2, [r7, #12]
 80023fc:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80023fe:	2300      	movs	r3, #0
}
 8002400:	4618      	mov	r0, r3
 8002402:	3714      	adds	r7, #20
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr

0800240c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002410:	4b05      	ldr	r3, [pc, #20]	@ (8002428 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a04      	ldr	r2, [pc, #16]	@ (8002428 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002416:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800241a:	6013      	str	r3, [r2, #0]
}
 800241c:	bf00      	nop
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	40007000 	.word	0x40007000

0800242c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002430:	4b04      	ldr	r3, [pc, #16]	@ (8002444 <HAL_PWREx_GetVoltageRange+0x18>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002438:	4618      	mov	r0, r3
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr
 8002442:	bf00      	nop
 8002444:	40007000 	.word	0x40007000

08002448 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002448:	b480      	push	{r7}
 800244a:	b085      	sub	sp, #20
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002456:	d130      	bne.n	80024ba <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002458:	4b23      	ldr	r3, [pc, #140]	@ (80024e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002460:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002464:	d038      	beq.n	80024d8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002466:	4b20      	ldr	r3, [pc, #128]	@ (80024e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800246e:	4a1e      	ldr	r2, [pc, #120]	@ (80024e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002470:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002474:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002476:	4b1d      	ldr	r3, [pc, #116]	@ (80024ec <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	2232      	movs	r2, #50	@ 0x32
 800247c:	fb02 f303 	mul.w	r3, r2, r3
 8002480:	4a1b      	ldr	r2, [pc, #108]	@ (80024f0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002482:	fba2 2303 	umull	r2, r3, r2, r3
 8002486:	0c9b      	lsrs	r3, r3, #18
 8002488:	3301      	adds	r3, #1
 800248a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800248c:	e002      	b.n	8002494 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	3b01      	subs	r3, #1
 8002492:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002494:	4b14      	ldr	r3, [pc, #80]	@ (80024e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002496:	695b      	ldr	r3, [r3, #20]
 8002498:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800249c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024a0:	d102      	bne.n	80024a8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d1f2      	bne.n	800248e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80024a8:	4b0f      	ldr	r3, [pc, #60]	@ (80024e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80024aa:	695b      	ldr	r3, [r3, #20]
 80024ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024b4:	d110      	bne.n	80024d8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e00f      	b.n	80024da <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80024ba:	4b0b      	ldr	r3, [pc, #44]	@ (80024e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80024c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024c6:	d007      	beq.n	80024d8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80024c8:	4b07      	ldr	r3, [pc, #28]	@ (80024e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80024d0:	4a05      	ldr	r2, [pc, #20]	@ (80024e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80024d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80024d6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80024d8:	2300      	movs	r3, #0
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3714      	adds	r7, #20
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	40007000 	.word	0x40007000
 80024ec:	20000000 	.word	0x20000000
 80024f0:	431bde83 	.word	0x431bde83

080024f4 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80024f8:	4b05      	ldr	r3, [pc, #20]	@ (8002510 <HAL_PWREx_EnableVddUSB+0x1c>)
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	4a04      	ldr	r2, [pc, #16]	@ (8002510 <HAL_PWREx_EnableVddUSB+0x1c>)
 80024fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002502:	6053      	str	r3, [r2, #4]
}
 8002504:	bf00      	nop
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	40007000 	.word	0x40007000

08002514 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002518:	4b05      	ldr	r3, [pc, #20]	@ (8002530 <HAL_PWREx_EnableVddIO2+0x1c>)
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	4a04      	ldr	r2, [pc, #16]	@ (8002530 <HAL_PWREx_EnableVddIO2+0x1c>)
 800251e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002522:	6053      	str	r3, [r2, #4]
}
 8002524:	bf00      	nop
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	40007000 	.word	0x40007000

08002534 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b088      	sub	sp, #32
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d102      	bne.n	8002548 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	f000 bc08 	b.w	8002d58 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002548:	4b96      	ldr	r3, [pc, #600]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	f003 030c 	and.w	r3, r3, #12
 8002550:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002552:	4b94      	ldr	r3, [pc, #592]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	f003 0303 	and.w	r3, r3, #3
 800255a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0310 	and.w	r3, r3, #16
 8002564:	2b00      	cmp	r3, #0
 8002566:	f000 80e4 	beq.w	8002732 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800256a:	69bb      	ldr	r3, [r7, #24]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d007      	beq.n	8002580 <HAL_RCC_OscConfig+0x4c>
 8002570:	69bb      	ldr	r3, [r7, #24]
 8002572:	2b0c      	cmp	r3, #12
 8002574:	f040 808b 	bne.w	800268e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	2b01      	cmp	r3, #1
 800257c:	f040 8087 	bne.w	800268e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002580:	4b88      	ldr	r3, [pc, #544]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 0302 	and.w	r3, r3, #2
 8002588:	2b00      	cmp	r3, #0
 800258a:	d005      	beq.n	8002598 <HAL_RCC_OscConfig+0x64>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	699b      	ldr	r3, [r3, #24]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d101      	bne.n	8002598 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e3df      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6a1a      	ldr	r2, [r3, #32]
 800259c:	4b81      	ldr	r3, [pc, #516]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 0308 	and.w	r3, r3, #8
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d004      	beq.n	80025b2 <HAL_RCC_OscConfig+0x7e>
 80025a8:	4b7e      	ldr	r3, [pc, #504]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80025b0:	e005      	b.n	80025be <HAL_RCC_OscConfig+0x8a>
 80025b2:	4b7c      	ldr	r3, [pc, #496]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 80025b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025b8:	091b      	lsrs	r3, r3, #4
 80025ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80025be:	4293      	cmp	r3, r2
 80025c0:	d223      	bcs.n	800260a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6a1b      	ldr	r3, [r3, #32]
 80025c6:	4618      	mov	r0, r3
 80025c8:	f000 fd92 	bl	80030f0 <RCC_SetFlashLatencyFromMSIRange>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d001      	beq.n	80025d6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e3c0      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025d6:	4b73      	ldr	r3, [pc, #460]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a72      	ldr	r2, [pc, #456]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 80025dc:	f043 0308 	orr.w	r3, r3, #8
 80025e0:	6013      	str	r3, [r2, #0]
 80025e2:	4b70      	ldr	r3, [pc, #448]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6a1b      	ldr	r3, [r3, #32]
 80025ee:	496d      	ldr	r1, [pc, #436]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 80025f0:	4313      	orrs	r3, r2
 80025f2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025f4:	4b6b      	ldr	r3, [pc, #428]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	69db      	ldr	r3, [r3, #28]
 8002600:	021b      	lsls	r3, r3, #8
 8002602:	4968      	ldr	r1, [pc, #416]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 8002604:	4313      	orrs	r3, r2
 8002606:	604b      	str	r3, [r1, #4]
 8002608:	e025      	b.n	8002656 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800260a:	4b66      	ldr	r3, [pc, #408]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a65      	ldr	r2, [pc, #404]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 8002610:	f043 0308 	orr.w	r3, r3, #8
 8002614:	6013      	str	r3, [r2, #0]
 8002616:	4b63      	ldr	r3, [pc, #396]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6a1b      	ldr	r3, [r3, #32]
 8002622:	4960      	ldr	r1, [pc, #384]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 8002624:	4313      	orrs	r3, r2
 8002626:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002628:	4b5e      	ldr	r3, [pc, #376]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	69db      	ldr	r3, [r3, #28]
 8002634:	021b      	lsls	r3, r3, #8
 8002636:	495b      	ldr	r1, [pc, #364]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 8002638:	4313      	orrs	r3, r2
 800263a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800263c:	69bb      	ldr	r3, [r7, #24]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d109      	bne.n	8002656 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6a1b      	ldr	r3, [r3, #32]
 8002646:	4618      	mov	r0, r3
 8002648:	f000 fd52 	bl	80030f0 <RCC_SetFlashLatencyFromMSIRange>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e380      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002656:	f000 fc87 	bl	8002f68 <HAL_RCC_GetSysClockFreq>
 800265a:	4602      	mov	r2, r0
 800265c:	4b51      	ldr	r3, [pc, #324]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	091b      	lsrs	r3, r3, #4
 8002662:	f003 030f 	and.w	r3, r3, #15
 8002666:	4950      	ldr	r1, [pc, #320]	@ (80027a8 <HAL_RCC_OscConfig+0x274>)
 8002668:	5ccb      	ldrb	r3, [r1, r3]
 800266a:	f003 031f 	and.w	r3, r3, #31
 800266e:	fa22 f303 	lsr.w	r3, r2, r3
 8002672:	4a4e      	ldr	r2, [pc, #312]	@ (80027ac <HAL_RCC_OscConfig+0x278>)
 8002674:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002676:	4b4e      	ldr	r3, [pc, #312]	@ (80027b0 <HAL_RCC_OscConfig+0x27c>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4618      	mov	r0, r3
 800267c:	f7fe f9f4 	bl	8000a68 <HAL_InitTick>
 8002680:	4603      	mov	r3, r0
 8002682:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002684:	7bfb      	ldrb	r3, [r7, #15]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d052      	beq.n	8002730 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800268a:	7bfb      	ldrb	r3, [r7, #15]
 800268c:	e364      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	699b      	ldr	r3, [r3, #24]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d032      	beq.n	80026fc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002696:	4b43      	ldr	r3, [pc, #268]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a42      	ldr	r2, [pc, #264]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 800269c:	f043 0301 	orr.w	r3, r3, #1
 80026a0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80026a2:	f7fe fa31 	bl	8000b08 <HAL_GetTick>
 80026a6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80026a8:	e008      	b.n	80026bc <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80026aa:	f7fe fa2d 	bl	8000b08 <HAL_GetTick>
 80026ae:	4602      	mov	r2, r0
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d901      	bls.n	80026bc <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80026b8:	2303      	movs	r3, #3
 80026ba:	e34d      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80026bc:	4b39      	ldr	r3, [pc, #228]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 0302 	and.w	r3, r3, #2
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d0f0      	beq.n	80026aa <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026c8:	4b36      	ldr	r3, [pc, #216]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a35      	ldr	r2, [pc, #212]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 80026ce:	f043 0308 	orr.w	r3, r3, #8
 80026d2:	6013      	str	r3, [r2, #0]
 80026d4:	4b33      	ldr	r3, [pc, #204]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6a1b      	ldr	r3, [r3, #32]
 80026e0:	4930      	ldr	r1, [pc, #192]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 80026e2:	4313      	orrs	r3, r2
 80026e4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026e6:	4b2f      	ldr	r3, [pc, #188]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	69db      	ldr	r3, [r3, #28]
 80026f2:	021b      	lsls	r3, r3, #8
 80026f4:	492b      	ldr	r1, [pc, #172]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 80026f6:	4313      	orrs	r3, r2
 80026f8:	604b      	str	r3, [r1, #4]
 80026fa:	e01a      	b.n	8002732 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80026fc:	4b29      	ldr	r3, [pc, #164]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a28      	ldr	r2, [pc, #160]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 8002702:	f023 0301 	bic.w	r3, r3, #1
 8002706:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002708:	f7fe f9fe 	bl	8000b08 <HAL_GetTick>
 800270c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800270e:	e008      	b.n	8002722 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002710:	f7fe f9fa 	bl	8000b08 <HAL_GetTick>
 8002714:	4602      	mov	r2, r0
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	1ad3      	subs	r3, r2, r3
 800271a:	2b02      	cmp	r3, #2
 800271c:	d901      	bls.n	8002722 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800271e:	2303      	movs	r3, #3
 8002720:	e31a      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002722:	4b20      	ldr	r3, [pc, #128]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0302 	and.w	r3, r3, #2
 800272a:	2b00      	cmp	r3, #0
 800272c:	d1f0      	bne.n	8002710 <HAL_RCC_OscConfig+0x1dc>
 800272e:	e000      	b.n	8002732 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002730:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0301 	and.w	r3, r3, #1
 800273a:	2b00      	cmp	r3, #0
 800273c:	d073      	beq.n	8002826 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800273e:	69bb      	ldr	r3, [r7, #24]
 8002740:	2b08      	cmp	r3, #8
 8002742:	d005      	beq.n	8002750 <HAL_RCC_OscConfig+0x21c>
 8002744:	69bb      	ldr	r3, [r7, #24]
 8002746:	2b0c      	cmp	r3, #12
 8002748:	d10e      	bne.n	8002768 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	2b03      	cmp	r3, #3
 800274e:	d10b      	bne.n	8002768 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002750:	4b14      	ldr	r3, [pc, #80]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002758:	2b00      	cmp	r3, #0
 800275a:	d063      	beq.n	8002824 <HAL_RCC_OscConfig+0x2f0>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d15f      	bne.n	8002824 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	e2f7      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002770:	d106      	bne.n	8002780 <HAL_RCC_OscConfig+0x24c>
 8002772:	4b0c      	ldr	r3, [pc, #48]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a0b      	ldr	r2, [pc, #44]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 8002778:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800277c:	6013      	str	r3, [r2, #0]
 800277e:	e025      	b.n	80027cc <HAL_RCC_OscConfig+0x298>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002788:	d114      	bne.n	80027b4 <HAL_RCC_OscConfig+0x280>
 800278a:	4b06      	ldr	r3, [pc, #24]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a05      	ldr	r2, [pc, #20]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 8002790:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002794:	6013      	str	r3, [r2, #0]
 8002796:	4b03      	ldr	r3, [pc, #12]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a02      	ldr	r2, [pc, #8]	@ (80027a4 <HAL_RCC_OscConfig+0x270>)
 800279c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027a0:	6013      	str	r3, [r2, #0]
 80027a2:	e013      	b.n	80027cc <HAL_RCC_OscConfig+0x298>
 80027a4:	40021000 	.word	0x40021000
 80027a8:	08008ae8 	.word	0x08008ae8
 80027ac:	20000000 	.word	0x20000000
 80027b0:	20000004 	.word	0x20000004
 80027b4:	4ba0      	ldr	r3, [pc, #640]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a9f      	ldr	r2, [pc, #636]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 80027ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027be:	6013      	str	r3, [r2, #0]
 80027c0:	4b9d      	ldr	r3, [pc, #628]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a9c      	ldr	r2, [pc, #624]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 80027c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d013      	beq.n	80027fc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d4:	f7fe f998 	bl	8000b08 <HAL_GetTick>
 80027d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027da:	e008      	b.n	80027ee <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027dc:	f7fe f994 	bl	8000b08 <HAL_GetTick>
 80027e0:	4602      	mov	r2, r0
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	2b64      	cmp	r3, #100	@ 0x64
 80027e8:	d901      	bls.n	80027ee <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80027ea:	2303      	movs	r3, #3
 80027ec:	e2b4      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027ee:	4b92      	ldr	r3, [pc, #584]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d0f0      	beq.n	80027dc <HAL_RCC_OscConfig+0x2a8>
 80027fa:	e014      	b.n	8002826 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027fc:	f7fe f984 	bl	8000b08 <HAL_GetTick>
 8002800:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002802:	e008      	b.n	8002816 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002804:	f7fe f980 	bl	8000b08 <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	2b64      	cmp	r3, #100	@ 0x64
 8002810:	d901      	bls.n	8002816 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e2a0      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002816:	4b88      	ldr	r3, [pc, #544]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d1f0      	bne.n	8002804 <HAL_RCC_OscConfig+0x2d0>
 8002822:	e000      	b.n	8002826 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002824:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 0302 	and.w	r3, r3, #2
 800282e:	2b00      	cmp	r3, #0
 8002830:	d060      	beq.n	80028f4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002832:	69bb      	ldr	r3, [r7, #24]
 8002834:	2b04      	cmp	r3, #4
 8002836:	d005      	beq.n	8002844 <HAL_RCC_OscConfig+0x310>
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	2b0c      	cmp	r3, #12
 800283c:	d119      	bne.n	8002872 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	2b02      	cmp	r3, #2
 8002842:	d116      	bne.n	8002872 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002844:	4b7c      	ldr	r3, [pc, #496]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800284c:	2b00      	cmp	r3, #0
 800284e:	d005      	beq.n	800285c <HAL_RCC_OscConfig+0x328>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d101      	bne.n	800285c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e27d      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800285c:	4b76      	ldr	r3, [pc, #472]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	691b      	ldr	r3, [r3, #16]
 8002868:	061b      	lsls	r3, r3, #24
 800286a:	4973      	ldr	r1, [pc, #460]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 800286c:	4313      	orrs	r3, r2
 800286e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002870:	e040      	b.n	80028f4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d023      	beq.n	80028c2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800287a:	4b6f      	ldr	r3, [pc, #444]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a6e      	ldr	r2, [pc, #440]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 8002880:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002884:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002886:	f7fe f93f 	bl	8000b08 <HAL_GetTick>
 800288a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800288c:	e008      	b.n	80028a0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800288e:	f7fe f93b 	bl	8000b08 <HAL_GetTick>
 8002892:	4602      	mov	r2, r0
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	1ad3      	subs	r3, r2, r3
 8002898:	2b02      	cmp	r3, #2
 800289a:	d901      	bls.n	80028a0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800289c:	2303      	movs	r3, #3
 800289e:	e25b      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028a0:	4b65      	ldr	r3, [pc, #404]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d0f0      	beq.n	800288e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028ac:	4b62      	ldr	r3, [pc, #392]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	691b      	ldr	r3, [r3, #16]
 80028b8:	061b      	lsls	r3, r3, #24
 80028ba:	495f      	ldr	r1, [pc, #380]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 80028bc:	4313      	orrs	r3, r2
 80028be:	604b      	str	r3, [r1, #4]
 80028c0:	e018      	b.n	80028f4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028c2:	4b5d      	ldr	r3, [pc, #372]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a5c      	ldr	r2, [pc, #368]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 80028c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80028cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028ce:	f7fe f91b 	bl	8000b08 <HAL_GetTick>
 80028d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028d4:	e008      	b.n	80028e8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028d6:	f7fe f917 	bl	8000b08 <HAL_GetTick>
 80028da:	4602      	mov	r2, r0
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	1ad3      	subs	r3, r2, r3
 80028e0:	2b02      	cmp	r3, #2
 80028e2:	d901      	bls.n	80028e8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80028e4:	2303      	movs	r3, #3
 80028e6:	e237      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028e8:	4b53      	ldr	r3, [pc, #332]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d1f0      	bne.n	80028d6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0308 	and.w	r3, r3, #8
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d03c      	beq.n	800297a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	695b      	ldr	r3, [r3, #20]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d01c      	beq.n	8002942 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002908:	4b4b      	ldr	r3, [pc, #300]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 800290a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800290e:	4a4a      	ldr	r2, [pc, #296]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 8002910:	f043 0301 	orr.w	r3, r3, #1
 8002914:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002918:	f7fe f8f6 	bl	8000b08 <HAL_GetTick>
 800291c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800291e:	e008      	b.n	8002932 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002920:	f7fe f8f2 	bl	8000b08 <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	2b02      	cmp	r3, #2
 800292c:	d901      	bls.n	8002932 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800292e:	2303      	movs	r3, #3
 8002930:	e212      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002932:	4b41      	ldr	r3, [pc, #260]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 8002934:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002938:	f003 0302 	and.w	r3, r3, #2
 800293c:	2b00      	cmp	r3, #0
 800293e:	d0ef      	beq.n	8002920 <HAL_RCC_OscConfig+0x3ec>
 8002940:	e01b      	b.n	800297a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002942:	4b3d      	ldr	r3, [pc, #244]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 8002944:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002948:	4a3b      	ldr	r2, [pc, #236]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 800294a:	f023 0301 	bic.w	r3, r3, #1
 800294e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002952:	f7fe f8d9 	bl	8000b08 <HAL_GetTick>
 8002956:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002958:	e008      	b.n	800296c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800295a:	f7fe f8d5 	bl	8000b08 <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	2b02      	cmp	r3, #2
 8002966:	d901      	bls.n	800296c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002968:	2303      	movs	r3, #3
 800296a:	e1f5      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800296c:	4b32      	ldr	r3, [pc, #200]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 800296e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	2b00      	cmp	r3, #0
 8002978:	d1ef      	bne.n	800295a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 0304 	and.w	r3, r3, #4
 8002982:	2b00      	cmp	r3, #0
 8002984:	f000 80a6 	beq.w	8002ad4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002988:	2300      	movs	r3, #0
 800298a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800298c:	4b2a      	ldr	r3, [pc, #168]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 800298e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002990:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002994:	2b00      	cmp	r3, #0
 8002996:	d10d      	bne.n	80029b4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002998:	4b27      	ldr	r3, [pc, #156]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 800299a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800299c:	4a26      	ldr	r2, [pc, #152]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 800299e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80029a4:	4b24      	ldr	r3, [pc, #144]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 80029a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029ac:	60bb      	str	r3, [r7, #8]
 80029ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029b0:	2301      	movs	r3, #1
 80029b2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029b4:	4b21      	ldr	r3, [pc, #132]	@ (8002a3c <HAL_RCC_OscConfig+0x508>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d118      	bne.n	80029f2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029c0:	4b1e      	ldr	r3, [pc, #120]	@ (8002a3c <HAL_RCC_OscConfig+0x508>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a1d      	ldr	r2, [pc, #116]	@ (8002a3c <HAL_RCC_OscConfig+0x508>)
 80029c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029ca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029cc:	f7fe f89c 	bl	8000b08 <HAL_GetTick>
 80029d0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029d2:	e008      	b.n	80029e6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029d4:	f7fe f898 	bl	8000b08 <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	2b02      	cmp	r3, #2
 80029e0:	d901      	bls.n	80029e6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e1b8      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029e6:	4b15      	ldr	r3, [pc, #84]	@ (8002a3c <HAL_RCC_OscConfig+0x508>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d0f0      	beq.n	80029d4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d108      	bne.n	8002a0c <HAL_RCC_OscConfig+0x4d8>
 80029fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 80029fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a00:	4a0d      	ldr	r2, [pc, #52]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 8002a02:	f043 0301 	orr.w	r3, r3, #1
 8002a06:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a0a:	e029      	b.n	8002a60 <HAL_RCC_OscConfig+0x52c>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	2b05      	cmp	r3, #5
 8002a12:	d115      	bne.n	8002a40 <HAL_RCC_OscConfig+0x50c>
 8002a14:	4b08      	ldr	r3, [pc, #32]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 8002a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a1a:	4a07      	ldr	r2, [pc, #28]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 8002a1c:	f043 0304 	orr.w	r3, r3, #4
 8002a20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a24:	4b04      	ldr	r3, [pc, #16]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 8002a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a2a:	4a03      	ldr	r2, [pc, #12]	@ (8002a38 <HAL_RCC_OscConfig+0x504>)
 8002a2c:	f043 0301 	orr.w	r3, r3, #1
 8002a30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a34:	e014      	b.n	8002a60 <HAL_RCC_OscConfig+0x52c>
 8002a36:	bf00      	nop
 8002a38:	40021000 	.word	0x40021000
 8002a3c:	40007000 	.word	0x40007000
 8002a40:	4b9d      	ldr	r3, [pc, #628]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a46:	4a9c      	ldr	r2, [pc, #624]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002a48:	f023 0301 	bic.w	r3, r3, #1
 8002a4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a50:	4b99      	ldr	r3, [pc, #612]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a56:	4a98      	ldr	r2, [pc, #608]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002a58:	f023 0304 	bic.w	r3, r3, #4
 8002a5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d016      	beq.n	8002a96 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a68:	f7fe f84e 	bl	8000b08 <HAL_GetTick>
 8002a6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a6e:	e00a      	b.n	8002a86 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a70:	f7fe f84a 	bl	8000b08 <HAL_GetTick>
 8002a74:	4602      	mov	r2, r0
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	1ad3      	subs	r3, r2, r3
 8002a7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d901      	bls.n	8002a86 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	e168      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a86:	4b8c      	ldr	r3, [pc, #560]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002a88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a8c:	f003 0302 	and.w	r3, r3, #2
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d0ed      	beq.n	8002a70 <HAL_RCC_OscConfig+0x53c>
 8002a94:	e015      	b.n	8002ac2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a96:	f7fe f837 	bl	8000b08 <HAL_GetTick>
 8002a9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a9c:	e00a      	b.n	8002ab4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a9e:	f7fe f833 	bl	8000b08 <HAL_GetTick>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d901      	bls.n	8002ab4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e151      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ab4:	4b80      	ldr	r3, [pc, #512]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aba:	f003 0302 	and.w	r3, r3, #2
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d1ed      	bne.n	8002a9e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ac2:	7ffb      	ldrb	r3, [r7, #31]
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d105      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ac8:	4b7b      	ldr	r3, [pc, #492]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002aca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002acc:	4a7a      	ldr	r2, [pc, #488]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002ace:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ad2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0320 	and.w	r3, r3, #32
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d03c      	beq.n	8002b5a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d01c      	beq.n	8002b22 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002ae8:	4b73      	ldr	r3, [pc, #460]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002aea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002aee:	4a72      	ldr	r2, [pc, #456]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002af0:	f043 0301 	orr.w	r3, r3, #1
 8002af4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002af8:	f7fe f806 	bl	8000b08 <HAL_GetTick>
 8002afc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002afe:	e008      	b.n	8002b12 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b00:	f7fe f802 	bl	8000b08 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d901      	bls.n	8002b12 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e122      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002b12:	4b69      	ldr	r3, [pc, #420]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002b14:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b18:	f003 0302 	and.w	r3, r3, #2
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d0ef      	beq.n	8002b00 <HAL_RCC_OscConfig+0x5cc>
 8002b20:	e01b      	b.n	8002b5a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002b22:	4b65      	ldr	r3, [pc, #404]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002b24:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b28:	4a63      	ldr	r2, [pc, #396]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002b2a:	f023 0301 	bic.w	r3, r3, #1
 8002b2e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b32:	f7fd ffe9 	bl	8000b08 <HAL_GetTick>
 8002b36:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b38:	e008      	b.n	8002b4c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b3a:	f7fd ffe5 	bl	8000b08 <HAL_GetTick>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	2b02      	cmp	r3, #2
 8002b46:	d901      	bls.n	8002b4c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	e105      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b4c:	4b5a      	ldr	r3, [pc, #360]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002b4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b52:	f003 0302 	and.w	r3, r3, #2
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d1ef      	bne.n	8002b3a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	f000 80f9 	beq.w	8002d56 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	f040 80cf 	bne.w	8002d0c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002b6e:	4b52      	ldr	r3, [pc, #328]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002b70:	68db      	ldr	r3, [r3, #12]
 8002b72:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	f003 0203 	and.w	r2, r3, #3
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d12c      	bne.n	8002bdc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b8c:	3b01      	subs	r3, #1
 8002b8e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d123      	bne.n	8002bdc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b9e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d11b      	bne.n	8002bdc <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bae:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d113      	bne.n	8002bdc <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bbe:	085b      	lsrs	r3, r3, #1
 8002bc0:	3b01      	subs	r3, #1
 8002bc2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d109      	bne.n	8002bdc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bd2:	085b      	lsrs	r3, r3, #1
 8002bd4:	3b01      	subs	r3, #1
 8002bd6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d071      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002bdc:	69bb      	ldr	r3, [r7, #24]
 8002bde:	2b0c      	cmp	r3, #12
 8002be0:	d068      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002be2:	4b35      	ldr	r3, [pc, #212]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d105      	bne.n	8002bfa <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002bee:	4b32      	ldr	r3, [pc, #200]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d001      	beq.n	8002bfe <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e0ac      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002bfe:	4b2e      	ldr	r3, [pc, #184]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a2d      	ldr	r2, [pc, #180]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002c04:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c08:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c0a:	f7fd ff7d 	bl	8000b08 <HAL_GetTick>
 8002c0e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c10:	e008      	b.n	8002c24 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c12:	f7fd ff79 	bl	8000b08 <HAL_GetTick>
 8002c16:	4602      	mov	r2, r0
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	d901      	bls.n	8002c24 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002c20:	2303      	movs	r3, #3
 8002c22:	e099      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c24:	4b24      	ldr	r3, [pc, #144]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d1f0      	bne.n	8002c12 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c30:	4b21      	ldr	r3, [pc, #132]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002c32:	68da      	ldr	r2, [r3, #12]
 8002c34:	4b21      	ldr	r3, [pc, #132]	@ (8002cbc <HAL_RCC_OscConfig+0x788>)
 8002c36:	4013      	ands	r3, r2
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002c40:	3a01      	subs	r2, #1
 8002c42:	0112      	lsls	r2, r2, #4
 8002c44:	4311      	orrs	r1, r2
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002c4a:	0212      	lsls	r2, r2, #8
 8002c4c:	4311      	orrs	r1, r2
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002c52:	0852      	lsrs	r2, r2, #1
 8002c54:	3a01      	subs	r2, #1
 8002c56:	0552      	lsls	r2, r2, #21
 8002c58:	4311      	orrs	r1, r2
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002c5e:	0852      	lsrs	r2, r2, #1
 8002c60:	3a01      	subs	r2, #1
 8002c62:	0652      	lsls	r2, r2, #25
 8002c64:	4311      	orrs	r1, r2
 8002c66:	687a      	ldr	r2, [r7, #4]
 8002c68:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002c6a:	06d2      	lsls	r2, r2, #27
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	4912      	ldr	r1, [pc, #72]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002c70:	4313      	orrs	r3, r2
 8002c72:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002c74:	4b10      	ldr	r3, [pc, #64]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a0f      	ldr	r2, [pc, #60]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002c7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c7e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c80:	4b0d      	ldr	r3, [pc, #52]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	4a0c      	ldr	r2, [pc, #48]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002c86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c8a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c8c:	f7fd ff3c 	bl	8000b08 <HAL_GetTick>
 8002c90:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c92:	e008      	b.n	8002ca6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c94:	f7fd ff38 	bl	8000b08 <HAL_GetTick>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	d901      	bls.n	8002ca6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002ca2:	2303      	movs	r3, #3
 8002ca4:	e058      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ca6:	4b04      	ldr	r3, [pc, #16]	@ (8002cb8 <HAL_RCC_OscConfig+0x784>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d0f0      	beq.n	8002c94 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002cb2:	e050      	b.n	8002d56 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e04f      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
 8002cb8:	40021000 	.word	0x40021000
 8002cbc:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cc0:	4b27      	ldr	r3, [pc, #156]	@ (8002d60 <HAL_RCC_OscConfig+0x82c>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d144      	bne.n	8002d56 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002ccc:	4b24      	ldr	r3, [pc, #144]	@ (8002d60 <HAL_RCC_OscConfig+0x82c>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a23      	ldr	r2, [pc, #140]	@ (8002d60 <HAL_RCC_OscConfig+0x82c>)
 8002cd2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cd6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002cd8:	4b21      	ldr	r3, [pc, #132]	@ (8002d60 <HAL_RCC_OscConfig+0x82c>)
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	4a20      	ldr	r2, [pc, #128]	@ (8002d60 <HAL_RCC_OscConfig+0x82c>)
 8002cde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ce2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ce4:	f7fd ff10 	bl	8000b08 <HAL_GetTick>
 8002ce8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cea:	e008      	b.n	8002cfe <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cec:	f7fd ff0c 	bl	8000b08 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d901      	bls.n	8002cfe <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e02c      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cfe:	4b18      	ldr	r3, [pc, #96]	@ (8002d60 <HAL_RCC_OscConfig+0x82c>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d0f0      	beq.n	8002cec <HAL_RCC_OscConfig+0x7b8>
 8002d0a:	e024      	b.n	8002d56 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d0c:	69bb      	ldr	r3, [r7, #24]
 8002d0e:	2b0c      	cmp	r3, #12
 8002d10:	d01f      	beq.n	8002d52 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d12:	4b13      	ldr	r3, [pc, #76]	@ (8002d60 <HAL_RCC_OscConfig+0x82c>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a12      	ldr	r2, [pc, #72]	@ (8002d60 <HAL_RCC_OscConfig+0x82c>)
 8002d18:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d1e:	f7fd fef3 	bl	8000b08 <HAL_GetTick>
 8002d22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d24:	e008      	b.n	8002d38 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d26:	f7fd feef 	bl	8000b08 <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d901      	bls.n	8002d38 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002d34:	2303      	movs	r3, #3
 8002d36:	e00f      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d38:	4b09      	ldr	r3, [pc, #36]	@ (8002d60 <HAL_RCC_OscConfig+0x82c>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d1f0      	bne.n	8002d26 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002d44:	4b06      	ldr	r3, [pc, #24]	@ (8002d60 <HAL_RCC_OscConfig+0x82c>)
 8002d46:	68da      	ldr	r2, [r3, #12]
 8002d48:	4905      	ldr	r1, [pc, #20]	@ (8002d60 <HAL_RCC_OscConfig+0x82c>)
 8002d4a:	4b06      	ldr	r3, [pc, #24]	@ (8002d64 <HAL_RCC_OscConfig+0x830>)
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	60cb      	str	r3, [r1, #12]
 8002d50:	e001      	b.n	8002d56 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e000      	b.n	8002d58 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002d56:	2300      	movs	r3, #0
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	3720      	adds	r7, #32
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	40021000 	.word	0x40021000
 8002d64:	feeefffc 	.word	0xfeeefffc

08002d68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d101      	bne.n	8002d7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e0e7      	b.n	8002f4c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d7c:	4b75      	ldr	r3, [pc, #468]	@ (8002f54 <HAL_RCC_ClockConfig+0x1ec>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 0307 	and.w	r3, r3, #7
 8002d84:	683a      	ldr	r2, [r7, #0]
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d910      	bls.n	8002dac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d8a:	4b72      	ldr	r3, [pc, #456]	@ (8002f54 <HAL_RCC_ClockConfig+0x1ec>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f023 0207 	bic.w	r2, r3, #7
 8002d92:	4970      	ldr	r1, [pc, #448]	@ (8002f54 <HAL_RCC_ClockConfig+0x1ec>)
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d9a:	4b6e      	ldr	r3, [pc, #440]	@ (8002f54 <HAL_RCC_ClockConfig+0x1ec>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 0307 	and.w	r3, r3, #7
 8002da2:	683a      	ldr	r2, [r7, #0]
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d001      	beq.n	8002dac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e0cf      	b.n	8002f4c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 0302 	and.w	r3, r3, #2
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d010      	beq.n	8002dda <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	689a      	ldr	r2, [r3, #8]
 8002dbc:	4b66      	ldr	r3, [pc, #408]	@ (8002f58 <HAL_RCC_ClockConfig+0x1f0>)
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d908      	bls.n	8002dda <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dc8:	4b63      	ldr	r3, [pc, #396]	@ (8002f58 <HAL_RCC_ClockConfig+0x1f0>)
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	4960      	ldr	r1, [pc, #384]	@ (8002f58 <HAL_RCC_ClockConfig+0x1f0>)
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 0301 	and.w	r3, r3, #1
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d04c      	beq.n	8002e80 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	2b03      	cmp	r3, #3
 8002dec:	d107      	bne.n	8002dfe <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dee:	4b5a      	ldr	r3, [pc, #360]	@ (8002f58 <HAL_RCC_ClockConfig+0x1f0>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d121      	bne.n	8002e3e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e0a6      	b.n	8002f4c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d107      	bne.n	8002e16 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e06:	4b54      	ldr	r3, [pc, #336]	@ (8002f58 <HAL_RCC_ClockConfig+0x1f0>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d115      	bne.n	8002e3e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e09a      	b.n	8002f4c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d107      	bne.n	8002e2e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e1e:	4b4e      	ldr	r3, [pc, #312]	@ (8002f58 <HAL_RCC_ClockConfig+0x1f0>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0302 	and.w	r3, r3, #2
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d109      	bne.n	8002e3e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e08e      	b.n	8002f4c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e2e:	4b4a      	ldr	r3, [pc, #296]	@ (8002f58 <HAL_RCC_ClockConfig+0x1f0>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d101      	bne.n	8002e3e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e086      	b.n	8002f4c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e3e:	4b46      	ldr	r3, [pc, #280]	@ (8002f58 <HAL_RCC_ClockConfig+0x1f0>)
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	f023 0203 	bic.w	r2, r3, #3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	4943      	ldr	r1, [pc, #268]	@ (8002f58 <HAL_RCC_ClockConfig+0x1f0>)
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e50:	f7fd fe5a 	bl	8000b08 <HAL_GetTick>
 8002e54:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e56:	e00a      	b.n	8002e6e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e58:	f7fd fe56 	bl	8000b08 <HAL_GetTick>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	1ad3      	subs	r3, r2, r3
 8002e62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d901      	bls.n	8002e6e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	e06e      	b.n	8002f4c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e6e:	4b3a      	ldr	r3, [pc, #232]	@ (8002f58 <HAL_RCC_ClockConfig+0x1f0>)
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	f003 020c 	and.w	r2, r3, #12
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d1eb      	bne.n	8002e58 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 0302 	and.w	r3, r3, #2
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d010      	beq.n	8002eae <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	689a      	ldr	r2, [r3, #8]
 8002e90:	4b31      	ldr	r3, [pc, #196]	@ (8002f58 <HAL_RCC_ClockConfig+0x1f0>)
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	d208      	bcs.n	8002eae <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e9c:	4b2e      	ldr	r3, [pc, #184]	@ (8002f58 <HAL_RCC_ClockConfig+0x1f0>)
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	492b      	ldr	r1, [pc, #172]	@ (8002f58 <HAL_RCC_ClockConfig+0x1f0>)
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002eae:	4b29      	ldr	r3, [pc, #164]	@ (8002f54 <HAL_RCC_ClockConfig+0x1ec>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0307 	and.w	r3, r3, #7
 8002eb6:	683a      	ldr	r2, [r7, #0]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d210      	bcs.n	8002ede <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ebc:	4b25      	ldr	r3, [pc, #148]	@ (8002f54 <HAL_RCC_ClockConfig+0x1ec>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f023 0207 	bic.w	r2, r3, #7
 8002ec4:	4923      	ldr	r1, [pc, #140]	@ (8002f54 <HAL_RCC_ClockConfig+0x1ec>)
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ecc:	4b21      	ldr	r3, [pc, #132]	@ (8002f54 <HAL_RCC_ClockConfig+0x1ec>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0307 	and.w	r3, r3, #7
 8002ed4:	683a      	ldr	r2, [r7, #0]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d001      	beq.n	8002ede <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e036      	b.n	8002f4c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 0304 	and.w	r3, r3, #4
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d008      	beq.n	8002efc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002eea:	4b1b      	ldr	r3, [pc, #108]	@ (8002f58 <HAL_RCC_ClockConfig+0x1f0>)
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	4918      	ldr	r1, [pc, #96]	@ (8002f58 <HAL_RCC_ClockConfig+0x1f0>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0308 	and.w	r3, r3, #8
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d009      	beq.n	8002f1c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f08:	4b13      	ldr	r3, [pc, #76]	@ (8002f58 <HAL_RCC_ClockConfig+0x1f0>)
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	691b      	ldr	r3, [r3, #16]
 8002f14:	00db      	lsls	r3, r3, #3
 8002f16:	4910      	ldr	r1, [pc, #64]	@ (8002f58 <HAL_RCC_ClockConfig+0x1f0>)
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f1c:	f000 f824 	bl	8002f68 <HAL_RCC_GetSysClockFreq>
 8002f20:	4602      	mov	r2, r0
 8002f22:	4b0d      	ldr	r3, [pc, #52]	@ (8002f58 <HAL_RCC_ClockConfig+0x1f0>)
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	091b      	lsrs	r3, r3, #4
 8002f28:	f003 030f 	and.w	r3, r3, #15
 8002f2c:	490b      	ldr	r1, [pc, #44]	@ (8002f5c <HAL_RCC_ClockConfig+0x1f4>)
 8002f2e:	5ccb      	ldrb	r3, [r1, r3]
 8002f30:	f003 031f 	and.w	r3, r3, #31
 8002f34:	fa22 f303 	lsr.w	r3, r2, r3
 8002f38:	4a09      	ldr	r2, [pc, #36]	@ (8002f60 <HAL_RCC_ClockConfig+0x1f8>)
 8002f3a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002f3c:	4b09      	ldr	r3, [pc, #36]	@ (8002f64 <HAL_RCC_ClockConfig+0x1fc>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7fd fd91 	bl	8000a68 <HAL_InitTick>
 8002f46:	4603      	mov	r3, r0
 8002f48:	72fb      	strb	r3, [r7, #11]

  return status;
 8002f4a:	7afb      	ldrb	r3, [r7, #11]
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3710      	adds	r7, #16
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	40022000 	.word	0x40022000
 8002f58:	40021000 	.word	0x40021000
 8002f5c:	08008ae8 	.word	0x08008ae8
 8002f60:	20000000 	.word	0x20000000
 8002f64:	20000004 	.word	0x20000004

08002f68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b089      	sub	sp, #36	@ 0x24
 8002f6c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	61fb      	str	r3, [r7, #28]
 8002f72:	2300      	movs	r3, #0
 8002f74:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f76:	4b3e      	ldr	r3, [pc, #248]	@ (8003070 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	f003 030c 	and.w	r3, r3, #12
 8002f7e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f80:	4b3b      	ldr	r3, [pc, #236]	@ (8003070 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	f003 0303 	and.w	r3, r3, #3
 8002f88:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d005      	beq.n	8002f9c <HAL_RCC_GetSysClockFreq+0x34>
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	2b0c      	cmp	r3, #12
 8002f94:	d121      	bne.n	8002fda <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d11e      	bne.n	8002fda <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002f9c:	4b34      	ldr	r3, [pc, #208]	@ (8003070 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 0308 	and.w	r3, r3, #8
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d107      	bne.n	8002fb8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002fa8:	4b31      	ldr	r3, [pc, #196]	@ (8003070 <HAL_RCC_GetSysClockFreq+0x108>)
 8002faa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fae:	0a1b      	lsrs	r3, r3, #8
 8002fb0:	f003 030f 	and.w	r3, r3, #15
 8002fb4:	61fb      	str	r3, [r7, #28]
 8002fb6:	e005      	b.n	8002fc4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002fb8:	4b2d      	ldr	r3, [pc, #180]	@ (8003070 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	091b      	lsrs	r3, r3, #4
 8002fbe:	f003 030f 	and.w	r3, r3, #15
 8002fc2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002fc4:	4a2b      	ldr	r2, [pc, #172]	@ (8003074 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fcc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d10d      	bne.n	8002ff0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002fd8:	e00a      	b.n	8002ff0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	2b04      	cmp	r3, #4
 8002fde:	d102      	bne.n	8002fe6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002fe0:	4b25      	ldr	r3, [pc, #148]	@ (8003078 <HAL_RCC_GetSysClockFreq+0x110>)
 8002fe2:	61bb      	str	r3, [r7, #24]
 8002fe4:	e004      	b.n	8002ff0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	2b08      	cmp	r3, #8
 8002fea:	d101      	bne.n	8002ff0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002fec:	4b23      	ldr	r3, [pc, #140]	@ (800307c <HAL_RCC_GetSysClockFreq+0x114>)
 8002fee:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	2b0c      	cmp	r3, #12
 8002ff4:	d134      	bne.n	8003060 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002ff6:	4b1e      	ldr	r3, [pc, #120]	@ (8003070 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ff8:	68db      	ldr	r3, [r3, #12]
 8002ffa:	f003 0303 	and.w	r3, r3, #3
 8002ffe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	2b02      	cmp	r3, #2
 8003004:	d003      	beq.n	800300e <HAL_RCC_GetSysClockFreq+0xa6>
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	2b03      	cmp	r3, #3
 800300a:	d003      	beq.n	8003014 <HAL_RCC_GetSysClockFreq+0xac>
 800300c:	e005      	b.n	800301a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800300e:	4b1a      	ldr	r3, [pc, #104]	@ (8003078 <HAL_RCC_GetSysClockFreq+0x110>)
 8003010:	617b      	str	r3, [r7, #20]
      break;
 8003012:	e005      	b.n	8003020 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003014:	4b19      	ldr	r3, [pc, #100]	@ (800307c <HAL_RCC_GetSysClockFreq+0x114>)
 8003016:	617b      	str	r3, [r7, #20]
      break;
 8003018:	e002      	b.n	8003020 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	617b      	str	r3, [r7, #20]
      break;
 800301e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003020:	4b13      	ldr	r3, [pc, #76]	@ (8003070 <HAL_RCC_GetSysClockFreq+0x108>)
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	091b      	lsrs	r3, r3, #4
 8003026:	f003 0307 	and.w	r3, r3, #7
 800302a:	3301      	adds	r3, #1
 800302c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800302e:	4b10      	ldr	r3, [pc, #64]	@ (8003070 <HAL_RCC_GetSysClockFreq+0x108>)
 8003030:	68db      	ldr	r3, [r3, #12]
 8003032:	0a1b      	lsrs	r3, r3, #8
 8003034:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003038:	697a      	ldr	r2, [r7, #20]
 800303a:	fb03 f202 	mul.w	r2, r3, r2
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	fbb2 f3f3 	udiv	r3, r2, r3
 8003044:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003046:	4b0a      	ldr	r3, [pc, #40]	@ (8003070 <HAL_RCC_GetSysClockFreq+0x108>)
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	0e5b      	lsrs	r3, r3, #25
 800304c:	f003 0303 	and.w	r3, r3, #3
 8003050:	3301      	adds	r3, #1
 8003052:	005b      	lsls	r3, r3, #1
 8003054:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003056:	697a      	ldr	r2, [r7, #20]
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	fbb2 f3f3 	udiv	r3, r2, r3
 800305e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003060:	69bb      	ldr	r3, [r7, #24]
}
 8003062:	4618      	mov	r0, r3
 8003064:	3724      	adds	r7, #36	@ 0x24
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop
 8003070:	40021000 	.word	0x40021000
 8003074:	08008b00 	.word	0x08008b00
 8003078:	00f42400 	.word	0x00f42400
 800307c:	007a1200 	.word	0x007a1200

08003080 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003080:	b480      	push	{r7}
 8003082:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003084:	4b03      	ldr	r3, [pc, #12]	@ (8003094 <HAL_RCC_GetHCLKFreq+0x14>)
 8003086:	681b      	ldr	r3, [r3, #0]
}
 8003088:	4618      	mov	r0, r3
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	20000000 	.word	0x20000000

08003098 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800309c:	f7ff fff0 	bl	8003080 <HAL_RCC_GetHCLKFreq>
 80030a0:	4602      	mov	r2, r0
 80030a2:	4b06      	ldr	r3, [pc, #24]	@ (80030bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	0a1b      	lsrs	r3, r3, #8
 80030a8:	f003 0307 	and.w	r3, r3, #7
 80030ac:	4904      	ldr	r1, [pc, #16]	@ (80030c0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80030ae:	5ccb      	ldrb	r3, [r1, r3]
 80030b0:	f003 031f 	and.w	r3, r3, #31
 80030b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	40021000 	.word	0x40021000
 80030c0:	08008af8 	.word	0x08008af8

080030c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80030c8:	f7ff ffda 	bl	8003080 <HAL_RCC_GetHCLKFreq>
 80030cc:	4602      	mov	r2, r0
 80030ce:	4b06      	ldr	r3, [pc, #24]	@ (80030e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	0adb      	lsrs	r3, r3, #11
 80030d4:	f003 0307 	and.w	r3, r3, #7
 80030d8:	4904      	ldr	r1, [pc, #16]	@ (80030ec <HAL_RCC_GetPCLK2Freq+0x28>)
 80030da:	5ccb      	ldrb	r3, [r1, r3]
 80030dc:	f003 031f 	and.w	r3, r3, #31
 80030e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	40021000 	.word	0x40021000
 80030ec:	08008af8 	.word	0x08008af8

080030f0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b086      	sub	sp, #24
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80030f8:	2300      	movs	r3, #0
 80030fa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80030fc:	4b2a      	ldr	r3, [pc, #168]	@ (80031a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003100:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d003      	beq.n	8003110 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003108:	f7ff f990 	bl	800242c <HAL_PWREx_GetVoltageRange>
 800310c:	6178      	str	r0, [r7, #20]
 800310e:	e014      	b.n	800313a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003110:	4b25      	ldr	r3, [pc, #148]	@ (80031a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003112:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003114:	4a24      	ldr	r2, [pc, #144]	@ (80031a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003116:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800311a:	6593      	str	r3, [r2, #88]	@ 0x58
 800311c:	4b22      	ldr	r3, [pc, #136]	@ (80031a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800311e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003120:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003124:	60fb      	str	r3, [r7, #12]
 8003126:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003128:	f7ff f980 	bl	800242c <HAL_PWREx_GetVoltageRange>
 800312c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800312e:	4b1e      	ldr	r3, [pc, #120]	@ (80031a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003132:	4a1d      	ldr	r2, [pc, #116]	@ (80031a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003134:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003138:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003140:	d10b      	bne.n	800315a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2b80      	cmp	r3, #128	@ 0x80
 8003146:	d919      	bls.n	800317c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2ba0      	cmp	r3, #160	@ 0xa0
 800314c:	d902      	bls.n	8003154 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800314e:	2302      	movs	r3, #2
 8003150:	613b      	str	r3, [r7, #16]
 8003152:	e013      	b.n	800317c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003154:	2301      	movs	r3, #1
 8003156:	613b      	str	r3, [r7, #16]
 8003158:	e010      	b.n	800317c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2b80      	cmp	r3, #128	@ 0x80
 800315e:	d902      	bls.n	8003166 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003160:	2303      	movs	r3, #3
 8003162:	613b      	str	r3, [r7, #16]
 8003164:	e00a      	b.n	800317c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2b80      	cmp	r3, #128	@ 0x80
 800316a:	d102      	bne.n	8003172 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800316c:	2302      	movs	r3, #2
 800316e:	613b      	str	r3, [r7, #16]
 8003170:	e004      	b.n	800317c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2b70      	cmp	r3, #112	@ 0x70
 8003176:	d101      	bne.n	800317c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003178:	2301      	movs	r3, #1
 800317a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800317c:	4b0b      	ldr	r3, [pc, #44]	@ (80031ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f023 0207 	bic.w	r2, r3, #7
 8003184:	4909      	ldr	r1, [pc, #36]	@ (80031ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	4313      	orrs	r3, r2
 800318a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800318c:	4b07      	ldr	r3, [pc, #28]	@ (80031ac <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 0307 	and.w	r3, r3, #7
 8003194:	693a      	ldr	r2, [r7, #16]
 8003196:	429a      	cmp	r2, r3
 8003198:	d001      	beq.n	800319e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e000      	b.n	80031a0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800319e:	2300      	movs	r3, #0
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	3718      	adds	r7, #24
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	40021000 	.word	0x40021000
 80031ac:	40022000 	.word	0x40022000

080031b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b086      	sub	sp, #24
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80031b8:	2300      	movs	r3, #0
 80031ba:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80031bc:	2300      	movs	r3, #0
 80031be:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d041      	beq.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80031d0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80031d4:	d02a      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80031d6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80031da:	d824      	bhi.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80031dc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80031e0:	d008      	beq.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80031e2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80031e6:	d81e      	bhi.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d00a      	beq.n	8003202 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80031ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80031f0:	d010      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80031f2:	e018      	b.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80031f4:	4b86      	ldr	r3, [pc, #536]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	4a85      	ldr	r2, [pc, #532]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031fe:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003200:	e015      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	3304      	adds	r3, #4
 8003206:	2100      	movs	r1, #0
 8003208:	4618      	mov	r0, r3
 800320a:	f000 fadd 	bl	80037c8 <RCCEx_PLLSAI1_Config>
 800320e:	4603      	mov	r3, r0
 8003210:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003212:	e00c      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	3320      	adds	r3, #32
 8003218:	2100      	movs	r1, #0
 800321a:	4618      	mov	r0, r3
 800321c:	f000 fbc6 	bl	80039ac <RCCEx_PLLSAI2_Config>
 8003220:	4603      	mov	r3, r0
 8003222:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003224:	e003      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	74fb      	strb	r3, [r7, #19]
      break;
 800322a:	e000      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800322c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800322e:	7cfb      	ldrb	r3, [r7, #19]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d10b      	bne.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003234:	4b76      	ldr	r3, [pc, #472]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800323a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003242:	4973      	ldr	r1, [pc, #460]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003244:	4313      	orrs	r3, r2
 8003246:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800324a:	e001      	b.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800324c:	7cfb      	ldrb	r3, [r7, #19]
 800324e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003258:	2b00      	cmp	r3, #0
 800325a:	d041      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003260:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003264:	d02a      	beq.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003266:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800326a:	d824      	bhi.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800326c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003270:	d008      	beq.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003272:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003276:	d81e      	bhi.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003278:	2b00      	cmp	r3, #0
 800327a:	d00a      	beq.n	8003292 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800327c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003280:	d010      	beq.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003282:	e018      	b.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003284:	4b62      	ldr	r3, [pc, #392]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	4a61      	ldr	r2, [pc, #388]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800328a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800328e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003290:	e015      	b.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	3304      	adds	r3, #4
 8003296:	2100      	movs	r1, #0
 8003298:	4618      	mov	r0, r3
 800329a:	f000 fa95 	bl	80037c8 <RCCEx_PLLSAI1_Config>
 800329e:	4603      	mov	r3, r0
 80032a0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032a2:	e00c      	b.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	3320      	adds	r3, #32
 80032a8:	2100      	movs	r1, #0
 80032aa:	4618      	mov	r0, r3
 80032ac:	f000 fb7e 	bl	80039ac <RCCEx_PLLSAI2_Config>
 80032b0:	4603      	mov	r3, r0
 80032b2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032b4:	e003      	b.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	74fb      	strb	r3, [r7, #19]
      break;
 80032ba:	e000      	b.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80032bc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032be:	7cfb      	ldrb	r3, [r7, #19]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d10b      	bne.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80032c4:	4b52      	ldr	r3, [pc, #328]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ca:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80032d2:	494f      	ldr	r1, [pc, #316]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032d4:	4313      	orrs	r3, r2
 80032d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80032da:	e001      	b.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032dc:	7cfb      	ldrb	r3, [r7, #19]
 80032de:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	f000 80a0 	beq.w	800342e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032ee:	2300      	movs	r3, #0
 80032f0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80032f2:	4b47      	ldr	r3, [pc, #284]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d101      	bne.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80032fe:	2301      	movs	r3, #1
 8003300:	e000      	b.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003302:	2300      	movs	r3, #0
 8003304:	2b00      	cmp	r3, #0
 8003306:	d00d      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003308:	4b41      	ldr	r3, [pc, #260]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800330a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800330c:	4a40      	ldr	r2, [pc, #256]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800330e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003312:	6593      	str	r3, [r2, #88]	@ 0x58
 8003314:	4b3e      	ldr	r3, [pc, #248]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003316:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003318:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800331c:	60bb      	str	r3, [r7, #8]
 800331e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003320:	2301      	movs	r3, #1
 8003322:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003324:	4b3b      	ldr	r3, [pc, #236]	@ (8003414 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a3a      	ldr	r2, [pc, #232]	@ (8003414 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800332a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800332e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003330:	f7fd fbea 	bl	8000b08 <HAL_GetTick>
 8003334:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003336:	e009      	b.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003338:	f7fd fbe6 	bl	8000b08 <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	2b02      	cmp	r3, #2
 8003344:	d902      	bls.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	74fb      	strb	r3, [r7, #19]
        break;
 800334a:	e005      	b.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800334c:	4b31      	ldr	r3, [pc, #196]	@ (8003414 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003354:	2b00      	cmp	r3, #0
 8003356:	d0ef      	beq.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003358:	7cfb      	ldrb	r3, [r7, #19]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d15c      	bne.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800335e:	4b2c      	ldr	r3, [pc, #176]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003360:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003364:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003368:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d01f      	beq.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003376:	697a      	ldr	r2, [r7, #20]
 8003378:	429a      	cmp	r2, r3
 800337a:	d019      	beq.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800337c:	4b24      	ldr	r3, [pc, #144]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800337e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003382:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003386:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003388:	4b21      	ldr	r3, [pc, #132]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800338a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800338e:	4a20      	ldr	r2, [pc, #128]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003390:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003394:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003398:	4b1d      	ldr	r3, [pc, #116]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800339a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800339e:	4a1c      	ldr	r2, [pc, #112]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80033a8:	4a19      	ldr	r2, [pc, #100]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	f003 0301 	and.w	r3, r3, #1
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d016      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ba:	f7fd fba5 	bl	8000b08 <HAL_GetTick>
 80033be:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033c0:	e00b      	b.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033c2:	f7fd fba1 	bl	8000b08 <HAL_GetTick>
 80033c6:	4602      	mov	r2, r0
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	1ad3      	subs	r3, r2, r3
 80033cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d902      	bls.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80033d4:	2303      	movs	r3, #3
 80033d6:	74fb      	strb	r3, [r7, #19]
            break;
 80033d8:	e006      	b.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033da:	4b0d      	ldr	r3, [pc, #52]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033e0:	f003 0302 	and.w	r3, r3, #2
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d0ec      	beq.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80033e8:	7cfb      	ldrb	r3, [r7, #19]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d10c      	bne.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033ee:	4b08      	ldr	r3, [pc, #32]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033fe:	4904      	ldr	r1, [pc, #16]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003400:	4313      	orrs	r3, r2
 8003402:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003406:	e009      	b.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003408:	7cfb      	ldrb	r3, [r7, #19]
 800340a:	74bb      	strb	r3, [r7, #18]
 800340c:	e006      	b.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800340e:	bf00      	nop
 8003410:	40021000 	.word	0x40021000
 8003414:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003418:	7cfb      	ldrb	r3, [r7, #19]
 800341a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800341c:	7c7b      	ldrb	r3, [r7, #17]
 800341e:	2b01      	cmp	r3, #1
 8003420:	d105      	bne.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003422:	4ba6      	ldr	r3, [pc, #664]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003426:	4aa5      	ldr	r2, [pc, #660]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003428:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800342c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0301 	and.w	r3, r3, #1
 8003436:	2b00      	cmp	r3, #0
 8003438:	d00a      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800343a:	4ba0      	ldr	r3, [pc, #640]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800343c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003440:	f023 0203 	bic.w	r2, r3, #3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003448:	499c      	ldr	r1, [pc, #624]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800344a:	4313      	orrs	r3, r2
 800344c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0302 	and.w	r3, r3, #2
 8003458:	2b00      	cmp	r3, #0
 800345a:	d00a      	beq.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800345c:	4b97      	ldr	r3, [pc, #604]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800345e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003462:	f023 020c 	bic.w	r2, r3, #12
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800346a:	4994      	ldr	r1, [pc, #592]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800346c:	4313      	orrs	r3, r2
 800346e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0304 	and.w	r3, r3, #4
 800347a:	2b00      	cmp	r3, #0
 800347c:	d00a      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800347e:	4b8f      	ldr	r3, [pc, #572]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003480:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003484:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800348c:	498b      	ldr	r1, [pc, #556]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800348e:	4313      	orrs	r3, r2
 8003490:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0308 	and.w	r3, r3, #8
 800349c:	2b00      	cmp	r3, #0
 800349e:	d00a      	beq.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80034a0:	4b86      	ldr	r3, [pc, #536]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80034a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034a6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ae:	4983      	ldr	r1, [pc, #524]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80034b0:	4313      	orrs	r3, r2
 80034b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0310 	and.w	r3, r3, #16
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d00a      	beq.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80034c2:	4b7e      	ldr	r3, [pc, #504]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80034c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034d0:	497a      	ldr	r1, [pc, #488]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80034d2:	4313      	orrs	r3, r2
 80034d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0320 	and.w	r3, r3, #32
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d00a      	beq.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80034e4:	4b75      	ldr	r3, [pc, #468]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80034e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034ea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034f2:	4972      	ldr	r1, [pc, #456]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80034f4:	4313      	orrs	r3, r2
 80034f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003502:	2b00      	cmp	r3, #0
 8003504:	d00a      	beq.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003506:	4b6d      	ldr	r3, [pc, #436]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003508:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800350c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003514:	4969      	ldr	r1, [pc, #420]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003516:	4313      	orrs	r3, r2
 8003518:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003524:	2b00      	cmp	r3, #0
 8003526:	d00a      	beq.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003528:	4b64      	ldr	r3, [pc, #400]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800352a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800352e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003536:	4961      	ldr	r1, [pc, #388]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003538:	4313      	orrs	r3, r2
 800353a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003546:	2b00      	cmp	r3, #0
 8003548:	d00a      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800354a:	4b5c      	ldr	r3, [pc, #368]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800354c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003550:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003558:	4958      	ldr	r1, [pc, #352]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800355a:	4313      	orrs	r3, r2
 800355c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003568:	2b00      	cmp	r3, #0
 800356a:	d00a      	beq.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800356c:	4b53      	ldr	r3, [pc, #332]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800356e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003572:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800357a:	4950      	ldr	r1, [pc, #320]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800357c:	4313      	orrs	r3, r2
 800357e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800358a:	2b00      	cmp	r3, #0
 800358c:	d00a      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800358e:	4b4b      	ldr	r3, [pc, #300]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003590:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003594:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800359c:	4947      	ldr	r1, [pc, #284]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800359e:	4313      	orrs	r3, r2
 80035a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d00a      	beq.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80035b0:	4b42      	ldr	r3, [pc, #264]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80035b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80035b6:	f023 0203 	bic.w	r2, r3, #3
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035be:	493f      	ldr	r1, [pc, #252]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80035c0:	4313      	orrs	r3, r2
 80035c2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d028      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035d2:	4b3a      	ldr	r3, [pc, #232]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80035d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035d8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035e0:	4936      	ldr	r1, [pc, #216]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035f0:	d106      	bne.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035f2:	4b32      	ldr	r3, [pc, #200]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	4a31      	ldr	r2, [pc, #196]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80035f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035fc:	60d3      	str	r3, [r2, #12]
 80035fe:	e011      	b.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003604:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003608:	d10c      	bne.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	3304      	adds	r3, #4
 800360e:	2101      	movs	r1, #1
 8003610:	4618      	mov	r0, r3
 8003612:	f000 f8d9 	bl	80037c8 <RCCEx_PLLSAI1_Config>
 8003616:	4603      	mov	r3, r0
 8003618:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800361a:	7cfb      	ldrb	r3, [r7, #19]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d001      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8003620:	7cfb      	ldrb	r3, [r7, #19]
 8003622:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800362c:	2b00      	cmp	r3, #0
 800362e:	d028      	beq.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003630:	4b22      	ldr	r3, [pc, #136]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003632:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003636:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800363e:	491f      	ldr	r1, [pc, #124]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003640:	4313      	orrs	r3, r2
 8003642:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800364a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800364e:	d106      	bne.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003650:	4b1a      	ldr	r3, [pc, #104]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	4a19      	ldr	r2, [pc, #100]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003656:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800365a:	60d3      	str	r3, [r2, #12]
 800365c:	e011      	b.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003662:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003666:	d10c      	bne.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	3304      	adds	r3, #4
 800366c:	2101      	movs	r1, #1
 800366e:	4618      	mov	r0, r3
 8003670:	f000 f8aa 	bl	80037c8 <RCCEx_PLLSAI1_Config>
 8003674:	4603      	mov	r3, r0
 8003676:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003678:	7cfb      	ldrb	r3, [r7, #19]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 800367e:	7cfb      	ldrb	r3, [r7, #19]
 8003680:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d02a      	beq.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800368e:	4b0b      	ldr	r3, [pc, #44]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003690:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003694:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800369c:	4907      	ldr	r1, [pc, #28]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800369e:	4313      	orrs	r3, r2
 80036a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80036a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036ac:	d108      	bne.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036ae:	4b03      	ldr	r3, [pc, #12]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80036b0:	68db      	ldr	r3, [r3, #12]
 80036b2:	4a02      	ldr	r2, [pc, #8]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80036b4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036b8:	60d3      	str	r3, [r2, #12]
 80036ba:	e013      	b.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x534>
 80036bc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80036c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80036c8:	d10c      	bne.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	3304      	adds	r3, #4
 80036ce:	2101      	movs	r1, #1
 80036d0:	4618      	mov	r0, r3
 80036d2:	f000 f879 	bl	80037c8 <RCCEx_PLLSAI1_Config>
 80036d6:	4603      	mov	r3, r0
 80036d8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036da:	7cfb      	ldrb	r3, [r7, #19]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d001      	beq.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 80036e0:	7cfb      	ldrb	r3, [r7, #19]
 80036e2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d02f      	beq.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80036f0:	4b2c      	ldr	r3, [pc, #176]	@ (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80036f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036f6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80036fe:	4929      	ldr	r1, [pc, #164]	@ (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003700:	4313      	orrs	r3, r2
 8003702:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800370a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800370e:	d10d      	bne.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	3304      	adds	r3, #4
 8003714:	2102      	movs	r1, #2
 8003716:	4618      	mov	r0, r3
 8003718:	f000 f856 	bl	80037c8 <RCCEx_PLLSAI1_Config>
 800371c:	4603      	mov	r3, r0
 800371e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003720:	7cfb      	ldrb	r3, [r7, #19]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d014      	beq.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8003726:	7cfb      	ldrb	r3, [r7, #19]
 8003728:	74bb      	strb	r3, [r7, #18]
 800372a:	e011      	b.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003730:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003734:	d10c      	bne.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	3320      	adds	r3, #32
 800373a:	2102      	movs	r1, #2
 800373c:	4618      	mov	r0, r3
 800373e:	f000 f935 	bl	80039ac <RCCEx_PLLSAI2_Config>
 8003742:	4603      	mov	r3, r0
 8003744:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003746:	7cfb      	ldrb	r3, [r7, #19]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d001      	beq.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800374c:	7cfb      	ldrb	r3, [r7, #19]
 800374e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003758:	2b00      	cmp	r3, #0
 800375a:	d00b      	beq.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800375c:	4b11      	ldr	r3, [pc, #68]	@ (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800375e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003762:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800376c:	490d      	ldr	r1, [pc, #52]	@ (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800376e:	4313      	orrs	r3, r2
 8003770:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800377c:	2b00      	cmp	r3, #0
 800377e:	d00b      	beq.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003780:	4b08      	ldr	r3, [pc, #32]	@ (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003782:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003786:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003790:	4904      	ldr	r1, [pc, #16]	@ (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003792:	4313      	orrs	r3, r2
 8003794:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003798:	7cbb      	ldrb	r3, [r7, #18]
}
 800379a:	4618      	mov	r0, r3
 800379c:	3718      	adds	r7, #24
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	40021000 	.word	0x40021000

080037a8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80037a8:	b480      	push	{r7}
 80037aa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80037ac:	4b05      	ldr	r3, [pc, #20]	@ (80037c4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a04      	ldr	r2, [pc, #16]	@ (80037c4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80037b2:	f043 0304 	orr.w	r3, r3, #4
 80037b6:	6013      	str	r3, [r2, #0]
}
 80037b8:	bf00      	nop
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop
 80037c4:	40021000 	.word	0x40021000

080037c8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b084      	sub	sp, #16
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80037d2:	2300      	movs	r3, #0
 80037d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80037d6:	4b74      	ldr	r3, [pc, #464]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	f003 0303 	and.w	r3, r3, #3
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d018      	beq.n	8003814 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80037e2:	4b71      	ldr	r3, [pc, #452]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	f003 0203 	and.w	r2, r3, #3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	429a      	cmp	r2, r3
 80037f0:	d10d      	bne.n	800380e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
       ||
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d009      	beq.n	800380e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80037fa:	4b6b      	ldr	r3, [pc, #428]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	091b      	lsrs	r3, r3, #4
 8003800:	f003 0307 	and.w	r3, r3, #7
 8003804:	1c5a      	adds	r2, r3, #1
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
       ||
 800380a:	429a      	cmp	r2, r3
 800380c:	d047      	beq.n	800389e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	73fb      	strb	r3, [r7, #15]
 8003812:	e044      	b.n	800389e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	2b03      	cmp	r3, #3
 800381a:	d018      	beq.n	800384e <RCCEx_PLLSAI1_Config+0x86>
 800381c:	2b03      	cmp	r3, #3
 800381e:	d825      	bhi.n	800386c <RCCEx_PLLSAI1_Config+0xa4>
 8003820:	2b01      	cmp	r3, #1
 8003822:	d002      	beq.n	800382a <RCCEx_PLLSAI1_Config+0x62>
 8003824:	2b02      	cmp	r3, #2
 8003826:	d009      	beq.n	800383c <RCCEx_PLLSAI1_Config+0x74>
 8003828:	e020      	b.n	800386c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800382a:	4b5f      	ldr	r3, [pc, #380]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0302 	and.w	r3, r3, #2
 8003832:	2b00      	cmp	r3, #0
 8003834:	d11d      	bne.n	8003872 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800383a:	e01a      	b.n	8003872 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800383c:	4b5a      	ldr	r3, [pc, #360]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003844:	2b00      	cmp	r3, #0
 8003846:	d116      	bne.n	8003876 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800384c:	e013      	b.n	8003876 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800384e:	4b56      	ldr	r3, [pc, #344]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d10f      	bne.n	800387a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800385a:	4b53      	ldr	r3, [pc, #332]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003862:	2b00      	cmp	r3, #0
 8003864:	d109      	bne.n	800387a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800386a:	e006      	b.n	800387a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	73fb      	strb	r3, [r7, #15]
      break;
 8003870:	e004      	b.n	800387c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003872:	bf00      	nop
 8003874:	e002      	b.n	800387c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003876:	bf00      	nop
 8003878:	e000      	b.n	800387c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800387a:	bf00      	nop
    }

    if(status == HAL_OK)
 800387c:	7bfb      	ldrb	r3, [r7, #15]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d10d      	bne.n	800389e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003882:	4b49      	ldr	r3, [pc, #292]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6819      	ldr	r1, [r3, #0]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	3b01      	subs	r3, #1
 8003894:	011b      	lsls	r3, r3, #4
 8003896:	430b      	orrs	r3, r1
 8003898:	4943      	ldr	r1, [pc, #268]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800389a:	4313      	orrs	r3, r2
 800389c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800389e:	7bfb      	ldrb	r3, [r7, #15]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d17c      	bne.n	800399e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80038a4:	4b40      	ldr	r3, [pc, #256]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a3f      	ldr	r2, [pc, #252]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80038aa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80038ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038b0:	f7fd f92a 	bl	8000b08 <HAL_GetTick>
 80038b4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80038b6:	e009      	b.n	80038cc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80038b8:	f7fd f926 	bl	8000b08 <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	2b02      	cmp	r3, #2
 80038c4:	d902      	bls.n	80038cc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	73fb      	strb	r3, [r7, #15]
        break;
 80038ca:	e005      	b.n	80038d8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80038cc:	4b36      	ldr	r3, [pc, #216]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d1ef      	bne.n	80038b8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80038d8:	7bfb      	ldrb	r3, [r7, #15]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d15f      	bne.n	800399e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d110      	bne.n	8003906 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038e4:	4b30      	ldr	r3, [pc, #192]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80038e6:	691b      	ldr	r3, [r3, #16]
 80038e8:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80038ec:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80038f0:	687a      	ldr	r2, [r7, #4]
 80038f2:	6892      	ldr	r2, [r2, #8]
 80038f4:	0211      	lsls	r1, r2, #8
 80038f6:	687a      	ldr	r2, [r7, #4]
 80038f8:	68d2      	ldr	r2, [r2, #12]
 80038fa:	06d2      	lsls	r2, r2, #27
 80038fc:	430a      	orrs	r2, r1
 80038fe:	492a      	ldr	r1, [pc, #168]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003900:	4313      	orrs	r3, r2
 8003902:	610b      	str	r3, [r1, #16]
 8003904:	e027      	b.n	8003956 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	2b01      	cmp	r3, #1
 800390a:	d112      	bne.n	8003932 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800390c:	4b26      	ldr	r3, [pc, #152]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800390e:	691b      	ldr	r3, [r3, #16]
 8003910:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003914:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003918:	687a      	ldr	r2, [r7, #4]
 800391a:	6892      	ldr	r2, [r2, #8]
 800391c:	0211      	lsls	r1, r2, #8
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	6912      	ldr	r2, [r2, #16]
 8003922:	0852      	lsrs	r2, r2, #1
 8003924:	3a01      	subs	r2, #1
 8003926:	0552      	lsls	r2, r2, #21
 8003928:	430a      	orrs	r2, r1
 800392a:	491f      	ldr	r1, [pc, #124]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800392c:	4313      	orrs	r3, r2
 800392e:	610b      	str	r3, [r1, #16]
 8003930:	e011      	b.n	8003956 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003932:	4b1d      	ldr	r3, [pc, #116]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003934:	691b      	ldr	r3, [r3, #16]
 8003936:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800393a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	6892      	ldr	r2, [r2, #8]
 8003942:	0211      	lsls	r1, r2, #8
 8003944:	687a      	ldr	r2, [r7, #4]
 8003946:	6952      	ldr	r2, [r2, #20]
 8003948:	0852      	lsrs	r2, r2, #1
 800394a:	3a01      	subs	r2, #1
 800394c:	0652      	lsls	r2, r2, #25
 800394e:	430a      	orrs	r2, r1
 8003950:	4915      	ldr	r1, [pc, #84]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003952:	4313      	orrs	r3, r2
 8003954:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003956:	4b14      	ldr	r3, [pc, #80]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a13      	ldr	r2, [pc, #76]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800395c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003960:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003962:	f7fd f8d1 	bl	8000b08 <HAL_GetTick>
 8003966:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003968:	e009      	b.n	800397e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800396a:	f7fd f8cd 	bl	8000b08 <HAL_GetTick>
 800396e:	4602      	mov	r2, r0
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	2b02      	cmp	r3, #2
 8003976:	d902      	bls.n	800397e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003978:	2303      	movs	r3, #3
 800397a:	73fb      	strb	r3, [r7, #15]
          break;
 800397c:	e005      	b.n	800398a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800397e:	4b0a      	ldr	r3, [pc, #40]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d0ef      	beq.n	800396a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800398a:	7bfb      	ldrb	r3, [r7, #15]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d106      	bne.n	800399e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003990:	4b05      	ldr	r3, [pc, #20]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003992:	691a      	ldr	r2, [r3, #16]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	699b      	ldr	r3, [r3, #24]
 8003998:	4903      	ldr	r1, [pc, #12]	@ (80039a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800399a:	4313      	orrs	r3, r2
 800399c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800399e:	7bfb      	ldrb	r3, [r7, #15]
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3710      	adds	r7, #16
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	40021000 	.word	0x40021000

080039ac <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b084      	sub	sp, #16
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
 80039b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80039b6:	2300      	movs	r3, #0
 80039b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80039ba:	4b69      	ldr	r3, [pc, #420]	@ (8003b60 <RCCEx_PLLSAI2_Config+0x1b4>)
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	f003 0303 	and.w	r3, r3, #3
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d018      	beq.n	80039f8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80039c6:	4b66      	ldr	r3, [pc, #408]	@ (8003b60 <RCCEx_PLLSAI2_Config+0x1b4>)
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	f003 0203 	and.w	r2, r3, #3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	429a      	cmp	r2, r3
 80039d4:	d10d      	bne.n	80039f2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
       ||
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d009      	beq.n	80039f2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80039de:	4b60      	ldr	r3, [pc, #384]	@ (8003b60 <RCCEx_PLLSAI2_Config+0x1b4>)
 80039e0:	68db      	ldr	r3, [r3, #12]
 80039e2:	091b      	lsrs	r3, r3, #4
 80039e4:	f003 0307 	and.w	r3, r3, #7
 80039e8:	1c5a      	adds	r2, r3, #1
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	685b      	ldr	r3, [r3, #4]
       ||
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d047      	beq.n	8003a82 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	73fb      	strb	r3, [r7, #15]
 80039f6:	e044      	b.n	8003a82 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	2b03      	cmp	r3, #3
 80039fe:	d018      	beq.n	8003a32 <RCCEx_PLLSAI2_Config+0x86>
 8003a00:	2b03      	cmp	r3, #3
 8003a02:	d825      	bhi.n	8003a50 <RCCEx_PLLSAI2_Config+0xa4>
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d002      	beq.n	8003a0e <RCCEx_PLLSAI2_Config+0x62>
 8003a08:	2b02      	cmp	r3, #2
 8003a0a:	d009      	beq.n	8003a20 <RCCEx_PLLSAI2_Config+0x74>
 8003a0c:	e020      	b.n	8003a50 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003a0e:	4b54      	ldr	r3, [pc, #336]	@ (8003b60 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0302 	and.w	r3, r3, #2
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d11d      	bne.n	8003a56 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a1e:	e01a      	b.n	8003a56 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003a20:	4b4f      	ldr	r3, [pc, #316]	@ (8003b60 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d116      	bne.n	8003a5a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a30:	e013      	b.n	8003a5a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003a32:	4b4b      	ldr	r3, [pc, #300]	@ (8003b60 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d10f      	bne.n	8003a5e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a3e:	4b48      	ldr	r3, [pc, #288]	@ (8003b60 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d109      	bne.n	8003a5e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a4e:	e006      	b.n	8003a5e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	73fb      	strb	r3, [r7, #15]
      break;
 8003a54:	e004      	b.n	8003a60 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a56:	bf00      	nop
 8003a58:	e002      	b.n	8003a60 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a5a:	bf00      	nop
 8003a5c:	e000      	b.n	8003a60 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a5e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a60:	7bfb      	ldrb	r3, [r7, #15]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d10d      	bne.n	8003a82 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a66:	4b3e      	ldr	r3, [pc, #248]	@ (8003b60 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003a68:	68db      	ldr	r3, [r3, #12]
 8003a6a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6819      	ldr	r1, [r3, #0]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	3b01      	subs	r3, #1
 8003a78:	011b      	lsls	r3, r3, #4
 8003a7a:	430b      	orrs	r3, r1
 8003a7c:	4938      	ldr	r1, [pc, #224]	@ (8003b60 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a82:	7bfb      	ldrb	r3, [r7, #15]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d166      	bne.n	8003b56 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003a88:	4b35      	ldr	r3, [pc, #212]	@ (8003b60 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a34      	ldr	r2, [pc, #208]	@ (8003b60 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003a8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a92:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a94:	f7fd f838 	bl	8000b08 <HAL_GetTick>
 8003a98:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a9a:	e009      	b.n	8003ab0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003a9c:	f7fd f834 	bl	8000b08 <HAL_GetTick>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	1ad3      	subs	r3, r2, r3
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	d902      	bls.n	8003ab0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	73fb      	strb	r3, [r7, #15]
        break;
 8003aae:	e005      	b.n	8003abc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003ab0:	4b2b      	ldr	r3, [pc, #172]	@ (8003b60 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d1ef      	bne.n	8003a9c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003abc:	7bfb      	ldrb	r3, [r7, #15]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d149      	bne.n	8003b56 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d110      	bne.n	8003aea <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ac8:	4b25      	ldr	r3, [pc, #148]	@ (8003b60 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003aca:	695b      	ldr	r3, [r3, #20]
 8003acc:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003ad0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	6892      	ldr	r2, [r2, #8]
 8003ad8:	0211      	lsls	r1, r2, #8
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	68d2      	ldr	r2, [r2, #12]
 8003ade:	06d2      	lsls	r2, r2, #27
 8003ae0:	430a      	orrs	r2, r1
 8003ae2:	491f      	ldr	r1, [pc, #124]	@ (8003b60 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	614b      	str	r3, [r1, #20]
 8003ae8:	e011      	b.n	8003b0e <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003aea:	4b1d      	ldr	r3, [pc, #116]	@ (8003b60 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003aec:	695b      	ldr	r3, [r3, #20]
 8003aee:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003af2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	6892      	ldr	r2, [r2, #8]
 8003afa:	0211      	lsls	r1, r2, #8
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	6912      	ldr	r2, [r2, #16]
 8003b00:	0852      	lsrs	r2, r2, #1
 8003b02:	3a01      	subs	r2, #1
 8003b04:	0652      	lsls	r2, r2, #25
 8003b06:	430a      	orrs	r2, r1
 8003b08:	4915      	ldr	r1, [pc, #84]	@ (8003b60 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003b0e:	4b14      	ldr	r3, [pc, #80]	@ (8003b60 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a13      	ldr	r2, [pc, #76]	@ (8003b60 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003b14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b18:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b1a:	f7fc fff5 	bl	8000b08 <HAL_GetTick>
 8003b1e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b20:	e009      	b.n	8003b36 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b22:	f7fc fff1 	bl	8000b08 <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	d902      	bls.n	8003b36 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8003b30:	2303      	movs	r3, #3
 8003b32:	73fb      	strb	r3, [r7, #15]
          break;
 8003b34:	e005      	b.n	8003b42 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b36:	4b0a      	ldr	r3, [pc, #40]	@ (8003b60 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d0ef      	beq.n	8003b22 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8003b42:	7bfb      	ldrb	r3, [r7, #15]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d106      	bne.n	8003b56 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003b48:	4b05      	ldr	r3, [pc, #20]	@ (8003b60 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003b4a:	695a      	ldr	r2, [r3, #20]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	695b      	ldr	r3, [r3, #20]
 8003b50:	4903      	ldr	r1, [pc, #12]	@ (8003b60 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003b52:	4313      	orrs	r3, r2
 8003b54:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003b56:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3710      	adds	r7, #16
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	40021000 	.word	0x40021000

08003b64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b082      	sub	sp, #8
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d101      	bne.n	8003b76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e040      	b.n	8003bf8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d106      	bne.n	8003b8c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f7fc fe4a 	bl	8000820 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2224      	movs	r2, #36	@ 0x24
 8003b90:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f022 0201 	bic.w	r2, r2, #1
 8003ba0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d002      	beq.n	8003bb0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003baa:	6878      	ldr	r0, [r7, #4]
 8003bac:	f000 fb6a 	bl	8004284 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f000 f8af 	bl	8003d14 <UART_SetConfig>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d101      	bne.n	8003bc0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e01b      	b.n	8003bf8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	685a      	ldr	r2, [r3, #4]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003bce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	689a      	ldr	r2, [r3, #8]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003bde:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f042 0201 	orr.w	r2, r2, #1
 8003bee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	f000 fbe9 	bl	80043c8 <UART_CheckIdleState>
 8003bf6:	4603      	mov	r3, r0
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3708      	adds	r7, #8
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b08a      	sub	sp, #40	@ 0x28
 8003c04:	af02      	add	r7, sp, #8
 8003c06:	60f8      	str	r0, [r7, #12]
 8003c08:	60b9      	str	r1, [r7, #8]
 8003c0a:	603b      	str	r3, [r7, #0]
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c14:	2b20      	cmp	r3, #32
 8003c16:	d177      	bne.n	8003d08 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d002      	beq.n	8003c24 <HAL_UART_Transmit+0x24>
 8003c1e:	88fb      	ldrh	r3, [r7, #6]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d101      	bne.n	8003c28 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e070      	b.n	8003d0a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2221      	movs	r2, #33	@ 0x21
 8003c34:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c36:	f7fc ff67 	bl	8000b08 <HAL_GetTick>
 8003c3a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	88fa      	ldrh	r2, [r7, #6]
 8003c40:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	88fa      	ldrh	r2, [r7, #6]
 8003c48:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c54:	d108      	bne.n	8003c68 <HAL_UART_Transmit+0x68>
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	691b      	ldr	r3, [r3, #16]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d104      	bne.n	8003c68 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	61bb      	str	r3, [r7, #24]
 8003c66:	e003      	b.n	8003c70 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003c70:	e02f      	b.n	8003cd2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	9300      	str	r3, [sp, #0]
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	2180      	movs	r1, #128	@ 0x80
 8003c7c:	68f8      	ldr	r0, [r7, #12]
 8003c7e:	f000 fc4b 	bl	8004518 <UART_WaitOnFlagUntilTimeout>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d004      	beq.n	8003c92 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2220      	movs	r2, #32
 8003c8c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e03b      	b.n	8003d0a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d10b      	bne.n	8003cb0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c98:	69bb      	ldr	r3, [r7, #24]
 8003c9a:	881a      	ldrh	r2, [r3, #0]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ca4:	b292      	uxth	r2, r2
 8003ca6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003ca8:	69bb      	ldr	r3, [r7, #24]
 8003caa:	3302      	adds	r3, #2
 8003cac:	61bb      	str	r3, [r7, #24]
 8003cae:	e007      	b.n	8003cc0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	781a      	ldrb	r2, [r3, #0]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003cba:	69fb      	ldr	r3, [r7, #28]
 8003cbc:	3301      	adds	r3, #1
 8003cbe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	3b01      	subs	r3, #1
 8003cca:	b29a      	uxth	r2, r3
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d1c9      	bne.n	8003c72 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	9300      	str	r3, [sp, #0]
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	2140      	movs	r1, #64	@ 0x40
 8003ce8:	68f8      	ldr	r0, [r7, #12]
 8003cea:	f000 fc15 	bl	8004518 <UART_WaitOnFlagUntilTimeout>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d004      	beq.n	8003cfe <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2220      	movs	r2, #32
 8003cf8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e005      	b.n	8003d0a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2220      	movs	r2, #32
 8003d02:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003d04:	2300      	movs	r3, #0
 8003d06:	e000      	b.n	8003d0a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003d08:	2302      	movs	r3, #2
  }
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3720      	adds	r7, #32
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
	...

08003d14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d18:	b08a      	sub	sp, #40	@ 0x28
 8003d1a:	af00      	add	r7, sp, #0
 8003d1c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	689a      	ldr	r2, [r3, #8]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	691b      	ldr	r3, [r3, #16]
 8003d2c:	431a      	orrs	r2, r3
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	695b      	ldr	r3, [r3, #20]
 8003d32:	431a      	orrs	r2, r3
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	69db      	ldr	r3, [r3, #28]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	4ba4      	ldr	r3, [pc, #656]	@ (8003fd4 <UART_SetConfig+0x2c0>)
 8003d44:	4013      	ands	r3, r2
 8003d46:	68fa      	ldr	r2, [r7, #12]
 8003d48:	6812      	ldr	r2, [r2, #0]
 8003d4a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003d4c:	430b      	orrs	r3, r1
 8003d4e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	68da      	ldr	r2, [r3, #12]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	430a      	orrs	r2, r1
 8003d64:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	699b      	ldr	r3, [r3, #24]
 8003d6a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a99      	ldr	r2, [pc, #612]	@ (8003fd8 <UART_SetConfig+0x2c4>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d004      	beq.n	8003d80 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6a1b      	ldr	r3, [r3, #32]
 8003d7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d90:	430a      	orrs	r2, r1
 8003d92:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a90      	ldr	r2, [pc, #576]	@ (8003fdc <UART_SetConfig+0x2c8>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d126      	bne.n	8003dec <UART_SetConfig+0xd8>
 8003d9e:	4b90      	ldr	r3, [pc, #576]	@ (8003fe0 <UART_SetConfig+0x2cc>)
 8003da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003da4:	f003 0303 	and.w	r3, r3, #3
 8003da8:	2b03      	cmp	r3, #3
 8003daa:	d81b      	bhi.n	8003de4 <UART_SetConfig+0xd0>
 8003dac:	a201      	add	r2, pc, #4	@ (adr r2, 8003db4 <UART_SetConfig+0xa0>)
 8003dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003db2:	bf00      	nop
 8003db4:	08003dc5 	.word	0x08003dc5
 8003db8:	08003dd5 	.word	0x08003dd5
 8003dbc:	08003dcd 	.word	0x08003dcd
 8003dc0:	08003ddd 	.word	0x08003ddd
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dca:	e116      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003dcc:	2302      	movs	r3, #2
 8003dce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dd2:	e112      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003dd4:	2304      	movs	r3, #4
 8003dd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dda:	e10e      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003ddc:	2308      	movs	r3, #8
 8003dde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003de2:	e10a      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003de4:	2310      	movs	r3, #16
 8003de6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dea:	e106      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a7c      	ldr	r2, [pc, #496]	@ (8003fe4 <UART_SetConfig+0x2d0>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d138      	bne.n	8003e68 <UART_SetConfig+0x154>
 8003df6:	4b7a      	ldr	r3, [pc, #488]	@ (8003fe0 <UART_SetConfig+0x2cc>)
 8003df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dfc:	f003 030c 	and.w	r3, r3, #12
 8003e00:	2b0c      	cmp	r3, #12
 8003e02:	d82d      	bhi.n	8003e60 <UART_SetConfig+0x14c>
 8003e04:	a201      	add	r2, pc, #4	@ (adr r2, 8003e0c <UART_SetConfig+0xf8>)
 8003e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e0a:	bf00      	nop
 8003e0c:	08003e41 	.word	0x08003e41
 8003e10:	08003e61 	.word	0x08003e61
 8003e14:	08003e61 	.word	0x08003e61
 8003e18:	08003e61 	.word	0x08003e61
 8003e1c:	08003e51 	.word	0x08003e51
 8003e20:	08003e61 	.word	0x08003e61
 8003e24:	08003e61 	.word	0x08003e61
 8003e28:	08003e61 	.word	0x08003e61
 8003e2c:	08003e49 	.word	0x08003e49
 8003e30:	08003e61 	.word	0x08003e61
 8003e34:	08003e61 	.word	0x08003e61
 8003e38:	08003e61 	.word	0x08003e61
 8003e3c:	08003e59 	.word	0x08003e59
 8003e40:	2300      	movs	r3, #0
 8003e42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e46:	e0d8      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003e48:	2302      	movs	r3, #2
 8003e4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e4e:	e0d4      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003e50:	2304      	movs	r3, #4
 8003e52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e56:	e0d0      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003e58:	2308      	movs	r3, #8
 8003e5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e5e:	e0cc      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003e60:	2310      	movs	r3, #16
 8003e62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e66:	e0c8      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a5e      	ldr	r2, [pc, #376]	@ (8003fe8 <UART_SetConfig+0x2d4>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d125      	bne.n	8003ebe <UART_SetConfig+0x1aa>
 8003e72:	4b5b      	ldr	r3, [pc, #364]	@ (8003fe0 <UART_SetConfig+0x2cc>)
 8003e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e78:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003e7c:	2b30      	cmp	r3, #48	@ 0x30
 8003e7e:	d016      	beq.n	8003eae <UART_SetConfig+0x19a>
 8003e80:	2b30      	cmp	r3, #48	@ 0x30
 8003e82:	d818      	bhi.n	8003eb6 <UART_SetConfig+0x1a2>
 8003e84:	2b20      	cmp	r3, #32
 8003e86:	d00a      	beq.n	8003e9e <UART_SetConfig+0x18a>
 8003e88:	2b20      	cmp	r3, #32
 8003e8a:	d814      	bhi.n	8003eb6 <UART_SetConfig+0x1a2>
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d002      	beq.n	8003e96 <UART_SetConfig+0x182>
 8003e90:	2b10      	cmp	r3, #16
 8003e92:	d008      	beq.n	8003ea6 <UART_SetConfig+0x192>
 8003e94:	e00f      	b.n	8003eb6 <UART_SetConfig+0x1a2>
 8003e96:	2300      	movs	r3, #0
 8003e98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e9c:	e0ad      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003e9e:	2302      	movs	r3, #2
 8003ea0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ea4:	e0a9      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003ea6:	2304      	movs	r3, #4
 8003ea8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eac:	e0a5      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003eae:	2308      	movs	r3, #8
 8003eb0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eb4:	e0a1      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003eb6:	2310      	movs	r3, #16
 8003eb8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ebc:	e09d      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a4a      	ldr	r2, [pc, #296]	@ (8003fec <UART_SetConfig+0x2d8>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d125      	bne.n	8003f14 <UART_SetConfig+0x200>
 8003ec8:	4b45      	ldr	r3, [pc, #276]	@ (8003fe0 <UART_SetConfig+0x2cc>)
 8003eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ece:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003ed2:	2bc0      	cmp	r3, #192	@ 0xc0
 8003ed4:	d016      	beq.n	8003f04 <UART_SetConfig+0x1f0>
 8003ed6:	2bc0      	cmp	r3, #192	@ 0xc0
 8003ed8:	d818      	bhi.n	8003f0c <UART_SetConfig+0x1f8>
 8003eda:	2b80      	cmp	r3, #128	@ 0x80
 8003edc:	d00a      	beq.n	8003ef4 <UART_SetConfig+0x1e0>
 8003ede:	2b80      	cmp	r3, #128	@ 0x80
 8003ee0:	d814      	bhi.n	8003f0c <UART_SetConfig+0x1f8>
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d002      	beq.n	8003eec <UART_SetConfig+0x1d8>
 8003ee6:	2b40      	cmp	r3, #64	@ 0x40
 8003ee8:	d008      	beq.n	8003efc <UART_SetConfig+0x1e8>
 8003eea:	e00f      	b.n	8003f0c <UART_SetConfig+0x1f8>
 8003eec:	2300      	movs	r3, #0
 8003eee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ef2:	e082      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003ef4:	2302      	movs	r3, #2
 8003ef6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003efa:	e07e      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003efc:	2304      	movs	r3, #4
 8003efe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f02:	e07a      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003f04:	2308      	movs	r3, #8
 8003f06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f0a:	e076      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003f0c:	2310      	movs	r3, #16
 8003f0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f12:	e072      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a35      	ldr	r2, [pc, #212]	@ (8003ff0 <UART_SetConfig+0x2dc>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d12a      	bne.n	8003f74 <UART_SetConfig+0x260>
 8003f1e:	4b30      	ldr	r3, [pc, #192]	@ (8003fe0 <UART_SetConfig+0x2cc>)
 8003f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f24:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f28:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f2c:	d01a      	beq.n	8003f64 <UART_SetConfig+0x250>
 8003f2e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f32:	d81b      	bhi.n	8003f6c <UART_SetConfig+0x258>
 8003f34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f38:	d00c      	beq.n	8003f54 <UART_SetConfig+0x240>
 8003f3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f3e:	d815      	bhi.n	8003f6c <UART_SetConfig+0x258>
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d003      	beq.n	8003f4c <UART_SetConfig+0x238>
 8003f44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f48:	d008      	beq.n	8003f5c <UART_SetConfig+0x248>
 8003f4a:	e00f      	b.n	8003f6c <UART_SetConfig+0x258>
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f52:	e052      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003f54:	2302      	movs	r3, #2
 8003f56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f5a:	e04e      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003f5c:	2304      	movs	r3, #4
 8003f5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f62:	e04a      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003f64:	2308      	movs	r3, #8
 8003f66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f6a:	e046      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003f6c:	2310      	movs	r3, #16
 8003f6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f72:	e042      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a17      	ldr	r2, [pc, #92]	@ (8003fd8 <UART_SetConfig+0x2c4>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d13a      	bne.n	8003ff4 <UART_SetConfig+0x2e0>
 8003f7e:	4b18      	ldr	r3, [pc, #96]	@ (8003fe0 <UART_SetConfig+0x2cc>)
 8003f80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f84:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003f88:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003f8c:	d01a      	beq.n	8003fc4 <UART_SetConfig+0x2b0>
 8003f8e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003f92:	d81b      	bhi.n	8003fcc <UART_SetConfig+0x2b8>
 8003f94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f98:	d00c      	beq.n	8003fb4 <UART_SetConfig+0x2a0>
 8003f9a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f9e:	d815      	bhi.n	8003fcc <UART_SetConfig+0x2b8>
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d003      	beq.n	8003fac <UART_SetConfig+0x298>
 8003fa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fa8:	d008      	beq.n	8003fbc <UART_SetConfig+0x2a8>
 8003faa:	e00f      	b.n	8003fcc <UART_SetConfig+0x2b8>
 8003fac:	2300      	movs	r3, #0
 8003fae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fb2:	e022      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003fb4:	2302      	movs	r3, #2
 8003fb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fba:	e01e      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003fbc:	2304      	movs	r3, #4
 8003fbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fc2:	e01a      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003fc4:	2308      	movs	r3, #8
 8003fc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fca:	e016      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003fcc:	2310      	movs	r3, #16
 8003fce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fd2:	e012      	b.n	8003ffa <UART_SetConfig+0x2e6>
 8003fd4:	efff69f3 	.word	0xefff69f3
 8003fd8:	40008000 	.word	0x40008000
 8003fdc:	40013800 	.word	0x40013800
 8003fe0:	40021000 	.word	0x40021000
 8003fe4:	40004400 	.word	0x40004400
 8003fe8:	40004800 	.word	0x40004800
 8003fec:	40004c00 	.word	0x40004c00
 8003ff0:	40005000 	.word	0x40005000
 8003ff4:	2310      	movs	r3, #16
 8003ff6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a9f      	ldr	r2, [pc, #636]	@ (800427c <UART_SetConfig+0x568>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d17a      	bne.n	80040fa <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004004:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004008:	2b08      	cmp	r3, #8
 800400a:	d824      	bhi.n	8004056 <UART_SetConfig+0x342>
 800400c:	a201      	add	r2, pc, #4	@ (adr r2, 8004014 <UART_SetConfig+0x300>)
 800400e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004012:	bf00      	nop
 8004014:	08004039 	.word	0x08004039
 8004018:	08004057 	.word	0x08004057
 800401c:	08004041 	.word	0x08004041
 8004020:	08004057 	.word	0x08004057
 8004024:	08004047 	.word	0x08004047
 8004028:	08004057 	.word	0x08004057
 800402c:	08004057 	.word	0x08004057
 8004030:	08004057 	.word	0x08004057
 8004034:	0800404f 	.word	0x0800404f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004038:	f7ff f82e 	bl	8003098 <HAL_RCC_GetPCLK1Freq>
 800403c:	61f8      	str	r0, [r7, #28]
        break;
 800403e:	e010      	b.n	8004062 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004040:	4b8f      	ldr	r3, [pc, #572]	@ (8004280 <UART_SetConfig+0x56c>)
 8004042:	61fb      	str	r3, [r7, #28]
        break;
 8004044:	e00d      	b.n	8004062 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004046:	f7fe ff8f 	bl	8002f68 <HAL_RCC_GetSysClockFreq>
 800404a:	61f8      	str	r0, [r7, #28]
        break;
 800404c:	e009      	b.n	8004062 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800404e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004052:	61fb      	str	r3, [r7, #28]
        break;
 8004054:	e005      	b.n	8004062 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004056:	2300      	movs	r3, #0
 8004058:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004060:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004062:	69fb      	ldr	r3, [r7, #28]
 8004064:	2b00      	cmp	r3, #0
 8004066:	f000 80fb 	beq.w	8004260 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	685a      	ldr	r2, [r3, #4]
 800406e:	4613      	mov	r3, r2
 8004070:	005b      	lsls	r3, r3, #1
 8004072:	4413      	add	r3, r2
 8004074:	69fa      	ldr	r2, [r7, #28]
 8004076:	429a      	cmp	r2, r3
 8004078:	d305      	bcc.n	8004086 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004080:	69fa      	ldr	r2, [r7, #28]
 8004082:	429a      	cmp	r2, r3
 8004084:	d903      	bls.n	800408e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800408c:	e0e8      	b.n	8004260 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800408e:	69fb      	ldr	r3, [r7, #28]
 8004090:	2200      	movs	r2, #0
 8004092:	461c      	mov	r4, r3
 8004094:	4615      	mov	r5, r2
 8004096:	f04f 0200 	mov.w	r2, #0
 800409a:	f04f 0300 	mov.w	r3, #0
 800409e:	022b      	lsls	r3, r5, #8
 80040a0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80040a4:	0222      	lsls	r2, r4, #8
 80040a6:	68f9      	ldr	r1, [r7, #12]
 80040a8:	6849      	ldr	r1, [r1, #4]
 80040aa:	0849      	lsrs	r1, r1, #1
 80040ac:	2000      	movs	r0, #0
 80040ae:	4688      	mov	r8, r1
 80040b0:	4681      	mov	r9, r0
 80040b2:	eb12 0a08 	adds.w	sl, r2, r8
 80040b6:	eb43 0b09 	adc.w	fp, r3, r9
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	603b      	str	r3, [r7, #0]
 80040c2:	607a      	str	r2, [r7, #4]
 80040c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80040c8:	4650      	mov	r0, sl
 80040ca:	4659      	mov	r1, fp
 80040cc:	f7fc f88e 	bl	80001ec <__aeabi_uldivmod>
 80040d0:	4602      	mov	r2, r0
 80040d2:	460b      	mov	r3, r1
 80040d4:	4613      	mov	r3, r2
 80040d6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80040d8:	69bb      	ldr	r3, [r7, #24]
 80040da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040de:	d308      	bcc.n	80040f2 <UART_SetConfig+0x3de>
 80040e0:	69bb      	ldr	r3, [r7, #24]
 80040e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80040e6:	d204      	bcs.n	80040f2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	69ba      	ldr	r2, [r7, #24]
 80040ee:	60da      	str	r2, [r3, #12]
 80040f0:	e0b6      	b.n	8004260 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80040f8:	e0b2      	b.n	8004260 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	69db      	ldr	r3, [r3, #28]
 80040fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004102:	d15e      	bne.n	80041c2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004104:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004108:	2b08      	cmp	r3, #8
 800410a:	d828      	bhi.n	800415e <UART_SetConfig+0x44a>
 800410c:	a201      	add	r2, pc, #4	@ (adr r2, 8004114 <UART_SetConfig+0x400>)
 800410e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004112:	bf00      	nop
 8004114:	08004139 	.word	0x08004139
 8004118:	08004141 	.word	0x08004141
 800411c:	08004149 	.word	0x08004149
 8004120:	0800415f 	.word	0x0800415f
 8004124:	0800414f 	.word	0x0800414f
 8004128:	0800415f 	.word	0x0800415f
 800412c:	0800415f 	.word	0x0800415f
 8004130:	0800415f 	.word	0x0800415f
 8004134:	08004157 	.word	0x08004157
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004138:	f7fe ffae 	bl	8003098 <HAL_RCC_GetPCLK1Freq>
 800413c:	61f8      	str	r0, [r7, #28]
        break;
 800413e:	e014      	b.n	800416a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004140:	f7fe ffc0 	bl	80030c4 <HAL_RCC_GetPCLK2Freq>
 8004144:	61f8      	str	r0, [r7, #28]
        break;
 8004146:	e010      	b.n	800416a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004148:	4b4d      	ldr	r3, [pc, #308]	@ (8004280 <UART_SetConfig+0x56c>)
 800414a:	61fb      	str	r3, [r7, #28]
        break;
 800414c:	e00d      	b.n	800416a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800414e:	f7fe ff0b 	bl	8002f68 <HAL_RCC_GetSysClockFreq>
 8004152:	61f8      	str	r0, [r7, #28]
        break;
 8004154:	e009      	b.n	800416a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004156:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800415a:	61fb      	str	r3, [r7, #28]
        break;
 800415c:	e005      	b.n	800416a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800415e:	2300      	movs	r3, #0
 8004160:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004168:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800416a:	69fb      	ldr	r3, [r7, #28]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d077      	beq.n	8004260 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004170:	69fb      	ldr	r3, [r7, #28]
 8004172:	005a      	lsls	r2, r3, #1
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	085b      	lsrs	r3, r3, #1
 800417a:	441a      	add	r2, r3
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	fbb2 f3f3 	udiv	r3, r2, r3
 8004184:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004186:	69bb      	ldr	r3, [r7, #24]
 8004188:	2b0f      	cmp	r3, #15
 800418a:	d916      	bls.n	80041ba <UART_SetConfig+0x4a6>
 800418c:	69bb      	ldr	r3, [r7, #24]
 800418e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004192:	d212      	bcs.n	80041ba <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004194:	69bb      	ldr	r3, [r7, #24]
 8004196:	b29b      	uxth	r3, r3
 8004198:	f023 030f 	bic.w	r3, r3, #15
 800419c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800419e:	69bb      	ldr	r3, [r7, #24]
 80041a0:	085b      	lsrs	r3, r3, #1
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	f003 0307 	and.w	r3, r3, #7
 80041a8:	b29a      	uxth	r2, r3
 80041aa:	8afb      	ldrh	r3, [r7, #22]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	8afa      	ldrh	r2, [r7, #22]
 80041b6:	60da      	str	r2, [r3, #12]
 80041b8:	e052      	b.n	8004260 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80041c0:	e04e      	b.n	8004260 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80041c2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80041c6:	2b08      	cmp	r3, #8
 80041c8:	d827      	bhi.n	800421a <UART_SetConfig+0x506>
 80041ca:	a201      	add	r2, pc, #4	@ (adr r2, 80041d0 <UART_SetConfig+0x4bc>)
 80041cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041d0:	080041f5 	.word	0x080041f5
 80041d4:	080041fd 	.word	0x080041fd
 80041d8:	08004205 	.word	0x08004205
 80041dc:	0800421b 	.word	0x0800421b
 80041e0:	0800420b 	.word	0x0800420b
 80041e4:	0800421b 	.word	0x0800421b
 80041e8:	0800421b 	.word	0x0800421b
 80041ec:	0800421b 	.word	0x0800421b
 80041f0:	08004213 	.word	0x08004213
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041f4:	f7fe ff50 	bl	8003098 <HAL_RCC_GetPCLK1Freq>
 80041f8:	61f8      	str	r0, [r7, #28]
        break;
 80041fa:	e014      	b.n	8004226 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80041fc:	f7fe ff62 	bl	80030c4 <HAL_RCC_GetPCLK2Freq>
 8004200:	61f8      	str	r0, [r7, #28]
        break;
 8004202:	e010      	b.n	8004226 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004204:	4b1e      	ldr	r3, [pc, #120]	@ (8004280 <UART_SetConfig+0x56c>)
 8004206:	61fb      	str	r3, [r7, #28]
        break;
 8004208:	e00d      	b.n	8004226 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800420a:	f7fe fead 	bl	8002f68 <HAL_RCC_GetSysClockFreq>
 800420e:	61f8      	str	r0, [r7, #28]
        break;
 8004210:	e009      	b.n	8004226 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004212:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004216:	61fb      	str	r3, [r7, #28]
        break;
 8004218:	e005      	b.n	8004226 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800421a:	2300      	movs	r3, #0
 800421c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004224:	bf00      	nop
    }

    if (pclk != 0U)
 8004226:	69fb      	ldr	r3, [r7, #28]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d019      	beq.n	8004260 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	085a      	lsrs	r2, r3, #1
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	441a      	add	r2, r3
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	fbb2 f3f3 	udiv	r3, r2, r3
 800423e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004240:	69bb      	ldr	r3, [r7, #24]
 8004242:	2b0f      	cmp	r3, #15
 8004244:	d909      	bls.n	800425a <UART_SetConfig+0x546>
 8004246:	69bb      	ldr	r3, [r7, #24]
 8004248:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800424c:	d205      	bcs.n	800425a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800424e:	69bb      	ldr	r3, [r7, #24]
 8004250:	b29a      	uxth	r2, r3
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	60da      	str	r2, [r3, #12]
 8004258:	e002      	b.n	8004260 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2200      	movs	r2, #0
 8004264:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2200      	movs	r2, #0
 800426a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800426c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004270:	4618      	mov	r0, r3
 8004272:	3728      	adds	r7, #40	@ 0x28
 8004274:	46bd      	mov	sp, r7
 8004276:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800427a:	bf00      	nop
 800427c:	40008000 	.word	0x40008000
 8004280:	00f42400 	.word	0x00f42400

08004284 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004284:	b480      	push	{r7}
 8004286:	b083      	sub	sp, #12
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004290:	f003 0308 	and.w	r3, r3, #8
 8004294:	2b00      	cmp	r3, #0
 8004296:	d00a      	beq.n	80042ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	430a      	orrs	r2, r1
 80042ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b2:	f003 0301 	and.w	r3, r3, #1
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d00a      	beq.n	80042d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	430a      	orrs	r2, r1
 80042ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d4:	f003 0302 	and.w	r3, r3, #2
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d00a      	beq.n	80042f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	430a      	orrs	r2, r1
 80042f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f6:	f003 0304 	and.w	r3, r3, #4
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00a      	beq.n	8004314 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	430a      	orrs	r2, r1
 8004312:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004318:	f003 0310 	and.w	r3, r3, #16
 800431c:	2b00      	cmp	r3, #0
 800431e:	d00a      	beq.n	8004336 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	430a      	orrs	r2, r1
 8004334:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800433a:	f003 0320 	and.w	r3, r3, #32
 800433e:	2b00      	cmp	r3, #0
 8004340:	d00a      	beq.n	8004358 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	430a      	orrs	r2, r1
 8004356:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800435c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004360:	2b00      	cmp	r3, #0
 8004362:	d01a      	beq.n	800439a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	430a      	orrs	r2, r1
 8004378:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800437e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004382:	d10a      	bne.n	800439a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	430a      	orrs	r2, r1
 8004398:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800439e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d00a      	beq.n	80043bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	430a      	orrs	r2, r1
 80043ba:	605a      	str	r2, [r3, #4]
  }
}
 80043bc:	bf00      	nop
 80043be:	370c      	adds	r7, #12
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr

080043c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b098      	sub	sp, #96	@ 0x60
 80043cc:	af02      	add	r7, sp, #8
 80043ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80043d8:	f7fc fb96 	bl	8000b08 <HAL_GetTick>
 80043dc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 0308 	and.w	r3, r3, #8
 80043e8:	2b08      	cmp	r3, #8
 80043ea:	d12e      	bne.n	800444a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80043f0:	9300      	str	r3, [sp, #0]
 80043f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043f4:	2200      	movs	r2, #0
 80043f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f000 f88c 	bl	8004518 <UART_WaitOnFlagUntilTimeout>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d021      	beq.n	800444a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800440c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800440e:	e853 3f00 	ldrex	r3, [r3]
 8004412:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004416:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800441a:	653b      	str	r3, [r7, #80]	@ 0x50
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	461a      	mov	r2, r3
 8004422:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004424:	647b      	str	r3, [r7, #68]	@ 0x44
 8004426:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004428:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800442a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800442c:	e841 2300 	strex	r3, r2, [r1]
 8004430:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004432:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004434:	2b00      	cmp	r3, #0
 8004436:	d1e6      	bne.n	8004406 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2220      	movs	r2, #32
 800443c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004446:	2303      	movs	r3, #3
 8004448:	e062      	b.n	8004510 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 0304 	and.w	r3, r3, #4
 8004454:	2b04      	cmp	r3, #4
 8004456:	d149      	bne.n	80044ec <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004458:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800445c:	9300      	str	r3, [sp, #0]
 800445e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004460:	2200      	movs	r2, #0
 8004462:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f000 f856 	bl	8004518 <UART_WaitOnFlagUntilTimeout>
 800446c:	4603      	mov	r3, r0
 800446e:	2b00      	cmp	r3, #0
 8004470:	d03c      	beq.n	80044ec <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800447a:	e853 3f00 	ldrex	r3, [r3]
 800447e:	623b      	str	r3, [r7, #32]
   return(result);
 8004480:	6a3b      	ldr	r3, [r7, #32]
 8004482:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004486:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	461a      	mov	r2, r3
 800448e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004490:	633b      	str	r3, [r7, #48]	@ 0x30
 8004492:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004494:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004496:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004498:	e841 2300 	strex	r3, r2, [r1]
 800449c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800449e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d1e6      	bne.n	8004472 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	3308      	adds	r3, #8
 80044aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ac:	693b      	ldr	r3, [r7, #16]
 80044ae:	e853 3f00 	ldrex	r3, [r3]
 80044b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f023 0301 	bic.w	r3, r3, #1
 80044ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	3308      	adds	r3, #8
 80044c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80044c4:	61fa      	str	r2, [r7, #28]
 80044c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044c8:	69b9      	ldr	r1, [r7, #24]
 80044ca:	69fa      	ldr	r2, [r7, #28]
 80044cc:	e841 2300 	strex	r3, r2, [r1]
 80044d0:	617b      	str	r3, [r7, #20]
   return(result);
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d1e5      	bne.n	80044a4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2220      	movs	r2, #32
 80044dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2200      	movs	r2, #0
 80044e4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80044e8:	2303      	movs	r3, #3
 80044ea:	e011      	b.n	8004510 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2220      	movs	r2, #32
 80044f0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2220      	movs	r2, #32
 80044f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2200      	movs	r2, #0
 8004504:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800450e:	2300      	movs	r3, #0
}
 8004510:	4618      	mov	r0, r3
 8004512:	3758      	adds	r7, #88	@ 0x58
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}

08004518 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	60b9      	str	r1, [r7, #8]
 8004522:	603b      	str	r3, [r7, #0]
 8004524:	4613      	mov	r3, r2
 8004526:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004528:	e04f      	b.n	80045ca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800452a:	69bb      	ldr	r3, [r7, #24]
 800452c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004530:	d04b      	beq.n	80045ca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004532:	f7fc fae9 	bl	8000b08 <HAL_GetTick>
 8004536:	4602      	mov	r2, r0
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	69ba      	ldr	r2, [r7, #24]
 800453e:	429a      	cmp	r2, r3
 8004540:	d302      	bcc.n	8004548 <UART_WaitOnFlagUntilTimeout+0x30>
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d101      	bne.n	800454c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004548:	2303      	movs	r3, #3
 800454a:	e04e      	b.n	80045ea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f003 0304 	and.w	r3, r3, #4
 8004556:	2b00      	cmp	r3, #0
 8004558:	d037      	beq.n	80045ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	2b80      	cmp	r3, #128	@ 0x80
 800455e:	d034      	beq.n	80045ca <UART_WaitOnFlagUntilTimeout+0xb2>
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	2b40      	cmp	r3, #64	@ 0x40
 8004564:	d031      	beq.n	80045ca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	69db      	ldr	r3, [r3, #28]
 800456c:	f003 0308 	and.w	r3, r3, #8
 8004570:	2b08      	cmp	r3, #8
 8004572:	d110      	bne.n	8004596 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	2208      	movs	r2, #8
 800457a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800457c:	68f8      	ldr	r0, [r7, #12]
 800457e:	f000 f838 	bl	80045f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2208      	movs	r2, #8
 8004586:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e029      	b.n	80045ea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	69db      	ldr	r3, [r3, #28]
 800459c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045a4:	d111      	bne.n	80045ca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80045ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80045b0:	68f8      	ldr	r0, [r7, #12]
 80045b2:	f000 f81e 	bl	80045f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2220      	movs	r2, #32
 80045ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80045c6:	2303      	movs	r3, #3
 80045c8:	e00f      	b.n	80045ea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	69da      	ldr	r2, [r3, #28]
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	4013      	ands	r3, r2
 80045d4:	68ba      	ldr	r2, [r7, #8]
 80045d6:	429a      	cmp	r2, r3
 80045d8:	bf0c      	ite	eq
 80045da:	2301      	moveq	r3, #1
 80045dc:	2300      	movne	r3, #0
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	461a      	mov	r2, r3
 80045e2:	79fb      	ldrb	r3, [r7, #7]
 80045e4:	429a      	cmp	r2, r3
 80045e6:	d0a0      	beq.n	800452a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80045e8:	2300      	movs	r3, #0
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3710      	adds	r7, #16
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}

080045f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80045f2:	b480      	push	{r7}
 80045f4:	b095      	sub	sp, #84	@ 0x54
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004600:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004602:	e853 3f00 	ldrex	r3, [r3]
 8004606:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800460a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800460e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	461a      	mov	r2, r3
 8004616:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004618:	643b      	str	r3, [r7, #64]	@ 0x40
 800461a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800461c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800461e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004620:	e841 2300 	strex	r3, r2, [r1]
 8004624:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004626:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004628:	2b00      	cmp	r3, #0
 800462a:	d1e6      	bne.n	80045fa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	3308      	adds	r3, #8
 8004632:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004634:	6a3b      	ldr	r3, [r7, #32]
 8004636:	e853 3f00 	ldrex	r3, [r3]
 800463a:	61fb      	str	r3, [r7, #28]
   return(result);
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	f023 0301 	bic.w	r3, r3, #1
 8004642:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	3308      	adds	r3, #8
 800464a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800464c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800464e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004650:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004652:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004654:	e841 2300 	strex	r3, r2, [r1]
 8004658:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800465a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800465c:	2b00      	cmp	r3, #0
 800465e:	d1e5      	bne.n	800462c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004664:	2b01      	cmp	r3, #1
 8004666:	d118      	bne.n	800469a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	e853 3f00 	ldrex	r3, [r3]
 8004674:	60bb      	str	r3, [r7, #8]
   return(result);
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	f023 0310 	bic.w	r3, r3, #16
 800467c:	647b      	str	r3, [r7, #68]	@ 0x44
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	461a      	mov	r2, r3
 8004684:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004686:	61bb      	str	r3, [r7, #24]
 8004688:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800468a:	6979      	ldr	r1, [r7, #20]
 800468c:	69ba      	ldr	r2, [r7, #24]
 800468e:	e841 2300 	strex	r3, r2, [r1]
 8004692:	613b      	str	r3, [r7, #16]
   return(result);
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d1e6      	bne.n	8004668 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2220      	movs	r2, #32
 800469e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2200      	movs	r2, #0
 80046a6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2200      	movs	r2, #0
 80046ac:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80046ae:	bf00      	nop
 80046b0:	3754      	adds	r7, #84	@ 0x54
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr

080046ba <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80046ba:	b084      	sub	sp, #16
 80046bc:	b580      	push	{r7, lr}
 80046be:	b084      	sub	sp, #16
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	f107 001c 	add.w	r0, r7, #28
 80046c8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	68db      	ldr	r3, [r3, #12]
 80046d0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	f001 fa25 	bl	8005b28 <USB_CoreReset>
 80046de:	4603      	mov	r3, r0
 80046e0:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80046e2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d106      	bne.n	80046f8 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046ee:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	639a      	str	r2, [r3, #56]	@ 0x38
 80046f6:	e005      	b.n	8004704 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046fc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8004704:	7bfb      	ldrb	r3, [r7, #15]
}
 8004706:	4618      	mov	r0, r3
 8004708:	3710      	adds	r7, #16
 800470a:	46bd      	mov	sp, r7
 800470c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004710:	b004      	add	sp, #16
 8004712:	4770      	bx	lr

08004714 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004714:	b480      	push	{r7}
 8004716:	b087      	sub	sp, #28
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	4613      	mov	r3, r2
 8004720:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004722:	79fb      	ldrb	r3, [r7, #7]
 8004724:	2b02      	cmp	r3, #2
 8004726:	d165      	bne.n	80047f4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	4a3e      	ldr	r2, [pc, #248]	@ (8004824 <USB_SetTurnaroundTime+0x110>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d906      	bls.n	800473e <USB_SetTurnaroundTime+0x2a>
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	4a3d      	ldr	r2, [pc, #244]	@ (8004828 <USB_SetTurnaroundTime+0x114>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d202      	bcs.n	800473e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004738:	230f      	movs	r3, #15
 800473a:	617b      	str	r3, [r7, #20]
 800473c:	e05c      	b.n	80047f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	4a39      	ldr	r2, [pc, #228]	@ (8004828 <USB_SetTurnaroundTime+0x114>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d306      	bcc.n	8004754 <USB_SetTurnaroundTime+0x40>
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	4a38      	ldr	r2, [pc, #224]	@ (800482c <USB_SetTurnaroundTime+0x118>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d202      	bcs.n	8004754 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800474e:	230e      	movs	r3, #14
 8004750:	617b      	str	r3, [r7, #20]
 8004752:	e051      	b.n	80047f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	4a35      	ldr	r2, [pc, #212]	@ (800482c <USB_SetTurnaroundTime+0x118>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d306      	bcc.n	800476a <USB_SetTurnaroundTime+0x56>
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	4a34      	ldr	r2, [pc, #208]	@ (8004830 <USB_SetTurnaroundTime+0x11c>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d202      	bcs.n	800476a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004764:	230d      	movs	r3, #13
 8004766:	617b      	str	r3, [r7, #20]
 8004768:	e046      	b.n	80047f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	4a30      	ldr	r2, [pc, #192]	@ (8004830 <USB_SetTurnaroundTime+0x11c>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d306      	bcc.n	8004780 <USB_SetTurnaroundTime+0x6c>
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	4a2f      	ldr	r2, [pc, #188]	@ (8004834 <USB_SetTurnaroundTime+0x120>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d802      	bhi.n	8004780 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800477a:	230c      	movs	r3, #12
 800477c:	617b      	str	r3, [r7, #20]
 800477e:	e03b      	b.n	80047f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	4a2c      	ldr	r2, [pc, #176]	@ (8004834 <USB_SetTurnaroundTime+0x120>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d906      	bls.n	8004796 <USB_SetTurnaroundTime+0x82>
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	4a2b      	ldr	r2, [pc, #172]	@ (8004838 <USB_SetTurnaroundTime+0x124>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d802      	bhi.n	8004796 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004790:	230b      	movs	r3, #11
 8004792:	617b      	str	r3, [r7, #20]
 8004794:	e030      	b.n	80047f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	4a27      	ldr	r2, [pc, #156]	@ (8004838 <USB_SetTurnaroundTime+0x124>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d906      	bls.n	80047ac <USB_SetTurnaroundTime+0x98>
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	4a26      	ldr	r2, [pc, #152]	@ (800483c <USB_SetTurnaroundTime+0x128>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d802      	bhi.n	80047ac <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80047a6:	230a      	movs	r3, #10
 80047a8:	617b      	str	r3, [r7, #20]
 80047aa:	e025      	b.n	80047f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	4a23      	ldr	r2, [pc, #140]	@ (800483c <USB_SetTurnaroundTime+0x128>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d906      	bls.n	80047c2 <USB_SetTurnaroundTime+0xae>
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	4a22      	ldr	r2, [pc, #136]	@ (8004840 <USB_SetTurnaroundTime+0x12c>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d202      	bcs.n	80047c2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80047bc:	2309      	movs	r3, #9
 80047be:	617b      	str	r3, [r7, #20]
 80047c0:	e01a      	b.n	80047f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	4a1e      	ldr	r2, [pc, #120]	@ (8004840 <USB_SetTurnaroundTime+0x12c>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d306      	bcc.n	80047d8 <USB_SetTurnaroundTime+0xc4>
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	4a1d      	ldr	r2, [pc, #116]	@ (8004844 <USB_SetTurnaroundTime+0x130>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d802      	bhi.n	80047d8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80047d2:	2308      	movs	r3, #8
 80047d4:	617b      	str	r3, [r7, #20]
 80047d6:	e00f      	b.n	80047f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	4a1a      	ldr	r2, [pc, #104]	@ (8004844 <USB_SetTurnaroundTime+0x130>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d906      	bls.n	80047ee <USB_SetTurnaroundTime+0xda>
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	4a19      	ldr	r2, [pc, #100]	@ (8004848 <USB_SetTurnaroundTime+0x134>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d202      	bcs.n	80047ee <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80047e8:	2307      	movs	r3, #7
 80047ea:	617b      	str	r3, [r7, #20]
 80047ec:	e004      	b.n	80047f8 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80047ee:	2306      	movs	r3, #6
 80047f0:	617b      	str	r3, [r7, #20]
 80047f2:	e001      	b.n	80047f8 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80047f4:	2309      	movs	r3, #9
 80047f6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	68da      	ldr	r2, [r3, #12]
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	029b      	lsls	r3, r3, #10
 800480c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8004810:	431a      	orrs	r2, r3
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004816:	2300      	movs	r3, #0
}
 8004818:	4618      	mov	r0, r3
 800481a:	371c      	adds	r7, #28
 800481c:	46bd      	mov	sp, r7
 800481e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004822:	4770      	bx	lr
 8004824:	00d8acbf 	.word	0x00d8acbf
 8004828:	00e4e1c0 	.word	0x00e4e1c0
 800482c:	00f42400 	.word	0x00f42400
 8004830:	01067380 	.word	0x01067380
 8004834:	011a499f 	.word	0x011a499f
 8004838:	01312cff 	.word	0x01312cff
 800483c:	014ca43f 	.word	0x014ca43f
 8004840:	016e3600 	.word	0x016e3600
 8004844:	01a6ab1f 	.word	0x01a6ab1f
 8004848:	01e84800 	.word	0x01e84800

0800484c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800484c:	b480      	push	{r7}
 800484e:	b083      	sub	sp, #12
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	f043 0201 	orr.w	r2, r3, #1
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004860:	2300      	movs	r3, #0
}
 8004862:	4618      	mov	r0, r3
 8004864:	370c      	adds	r7, #12
 8004866:	46bd      	mov	sp, r7
 8004868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486c:	4770      	bx	lr

0800486e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800486e:	b480      	push	{r7}
 8004870:	b083      	sub	sp, #12
 8004872:	af00      	add	r7, sp, #0
 8004874:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	f023 0201 	bic.w	r2, r3, #1
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004882:	2300      	movs	r3, #0
}
 8004884:	4618      	mov	r0, r3
 8004886:	370c      	adds	r7, #12
 8004888:	46bd      	mov	sp, r7
 800488a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488e:	4770      	bx	lr

08004890 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b084      	sub	sp, #16
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
 8004898:	460b      	mov	r3, r1
 800489a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800489c:	2300      	movs	r3, #0
 800489e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80048ac:	78fb      	ldrb	r3, [r7, #3]
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d115      	bne.n	80048de <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	68db      	ldr	r3, [r3, #12]
 80048b6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80048be:	200a      	movs	r0, #10
 80048c0:	f7fc f92e 	bl	8000b20 <HAL_Delay>
      ms += 10U;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	330a      	adds	r3, #10
 80048c8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f001 f8b3 	bl	8005a36 <USB_GetMode>
 80048d0:	4603      	mov	r3, r0
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d01e      	beq.n	8004914 <USB_SetCurrentMode+0x84>
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2bc7      	cmp	r3, #199	@ 0xc7
 80048da:	d9f0      	bls.n	80048be <USB_SetCurrentMode+0x2e>
 80048dc:	e01a      	b.n	8004914 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80048de:	78fb      	ldrb	r3, [r7, #3]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d115      	bne.n	8004910 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80048f0:	200a      	movs	r0, #10
 80048f2:	f7fc f915 	bl	8000b20 <HAL_Delay>
      ms += 10U;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	330a      	adds	r3, #10
 80048fa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80048fc:	6878      	ldr	r0, [r7, #4]
 80048fe:	f001 f89a 	bl	8005a36 <USB_GetMode>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d005      	beq.n	8004914 <USB_SetCurrentMode+0x84>
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2bc7      	cmp	r3, #199	@ 0xc7
 800490c:	d9f0      	bls.n	80048f0 <USB_SetCurrentMode+0x60>
 800490e:	e001      	b.n	8004914 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	e005      	b.n	8004920 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2bc8      	cmp	r3, #200	@ 0xc8
 8004918:	d101      	bne.n	800491e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	e000      	b.n	8004920 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800491e:	2300      	movs	r3, #0
}
 8004920:	4618      	mov	r0, r3
 8004922:	3710      	adds	r7, #16
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}

08004928 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004928:	b084      	sub	sp, #16
 800492a:	b580      	push	{r7, lr}
 800492c:	b086      	sub	sp, #24
 800492e:	af00      	add	r7, sp, #0
 8004930:	6078      	str	r0, [r7, #4]
 8004932:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004936:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800493a:	2300      	movs	r3, #0
 800493c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004942:	2300      	movs	r3, #0
 8004944:	613b      	str	r3, [r7, #16]
 8004946:	e009      	b.n	800495c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	3340      	adds	r3, #64	@ 0x40
 800494e:	009b      	lsls	r3, r3, #2
 8004950:	4413      	add	r3, r2
 8004952:	2200      	movs	r2, #0
 8004954:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	3301      	adds	r3, #1
 800495a:	613b      	str	r3, [r7, #16]
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	2b0e      	cmp	r3, #14
 8004960:	d9f2      	bls.n	8004948 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004962:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004966:	2b00      	cmp	r3, #0
 8004968:	d11c      	bne.n	80049a4 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	68fa      	ldr	r2, [r7, #12]
 8004974:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004978:	f043 0302 	orr.w	r3, r3, #2
 800497c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004982:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	601a      	str	r2, [r3, #0]
 80049a2:	e005      	b.n	80049b0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049a8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80049b6:	461a      	mov	r2, r3
 80049b8:	2300      	movs	r3, #0
 80049ba:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80049bc:	2103      	movs	r1, #3
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 f95a 	bl	8004c78 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80049c4:	2110      	movs	r1, #16
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f000 f8f6 	bl	8004bb8 <USB_FlushTxFifo>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d001      	beq.n	80049d6 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	f000 f920 	bl	8004c1c <USB_FlushRxFifo>
 80049dc:	4603      	mov	r3, r0
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d001      	beq.n	80049e6 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049ec:	461a      	mov	r2, r3
 80049ee:	2300      	movs	r3, #0
 80049f0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049f8:	461a      	mov	r2, r3
 80049fa:	2300      	movs	r3, #0
 80049fc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a04:	461a      	mov	r2, r3
 8004a06:	2300      	movs	r3, #0
 8004a08:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	613b      	str	r3, [r7, #16]
 8004a0e:	e043      	b.n	8004a98 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	015a      	lsls	r2, r3, #5
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	4413      	add	r3, r2
 8004a18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004a22:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004a26:	d118      	bne.n	8004a5a <USB_DevInit+0x132>
    {
      if (i == 0U)
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d10a      	bne.n	8004a44 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	015a      	lsls	r2, r3, #5
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	4413      	add	r3, r2
 8004a36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004a40:	6013      	str	r3, [r2, #0]
 8004a42:	e013      	b.n	8004a6c <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	015a      	lsls	r2, r3, #5
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	4413      	add	r3, r2
 8004a4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a50:	461a      	mov	r2, r3
 8004a52:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004a56:	6013      	str	r3, [r2, #0]
 8004a58:	e008      	b.n	8004a6c <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	015a      	lsls	r2, r3, #5
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	4413      	add	r3, r2
 8004a62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a66:	461a      	mov	r2, r3
 8004a68:	2300      	movs	r3, #0
 8004a6a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	015a      	lsls	r2, r3, #5
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	4413      	add	r3, r2
 8004a74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a78:	461a      	mov	r2, r3
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	015a      	lsls	r2, r3, #5
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	4413      	add	r3, r2
 8004a86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004a90:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	3301      	adds	r3, #1
 8004a96:	613b      	str	r3, [r7, #16]
 8004a98:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004a9c:	461a      	mov	r2, r3
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d3b5      	bcc.n	8004a10 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	613b      	str	r3, [r7, #16]
 8004aa8:	e043      	b.n	8004b32 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	015a      	lsls	r2, r3, #5
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	4413      	add	r3, r2
 8004ab2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004abc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004ac0:	d118      	bne.n	8004af4 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d10a      	bne.n	8004ade <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	015a      	lsls	r2, r3, #5
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	4413      	add	r3, r2
 8004ad0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ad4:	461a      	mov	r2, r3
 8004ad6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004ada:	6013      	str	r3, [r2, #0]
 8004adc:	e013      	b.n	8004b06 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	015a      	lsls	r2, r3, #5
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	4413      	add	r3, r2
 8004ae6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004aea:	461a      	mov	r2, r3
 8004aec:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004af0:	6013      	str	r3, [r2, #0]
 8004af2:	e008      	b.n	8004b06 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	015a      	lsls	r2, r3, #5
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	4413      	add	r3, r2
 8004afc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b00:	461a      	mov	r2, r3
 8004b02:	2300      	movs	r3, #0
 8004b04:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	015a      	lsls	r2, r3, #5
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	4413      	add	r3, r2
 8004b0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b12:	461a      	mov	r2, r3
 8004b14:	2300      	movs	r3, #0
 8004b16:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	015a      	lsls	r2, r3, #5
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	4413      	add	r3, r2
 8004b20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b24:	461a      	mov	r2, r3
 8004b26:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004b2a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	3301      	adds	r3, #1
 8004b30:	613b      	str	r3, [r7, #16]
 8004b32:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004b36:	461a      	mov	r2, r3
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d3b5      	bcc.n	8004aaa <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b44:	691b      	ldr	r3, [r3, #16]
 8004b46:	68fa      	ldr	r2, [r7, #12]
 8004b48:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b50:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004b5e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	699b      	ldr	r3, [r3, #24]
 8004b64:	f043 0210 	orr.w	r2, r3, #16
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	699a      	ldr	r2, [r3, #24]
 8004b70:	4b10      	ldr	r3, [pc, #64]	@ (8004bb4 <USB_DevInit+0x28c>)
 8004b72:	4313      	orrs	r3, r2
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004b78:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d005      	beq.n	8004b8c <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	699b      	ldr	r3, [r3, #24]
 8004b84:	f043 0208 	orr.w	r2, r3, #8
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004b8c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d107      	bne.n	8004ba4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	699b      	ldr	r3, [r3, #24]
 8004b98:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004b9c:	f043 0304 	orr.w	r3, r3, #4
 8004ba0:	687a      	ldr	r2, [r7, #4]
 8004ba2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004ba4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3718      	adds	r7, #24
 8004baa:	46bd      	mov	sp, r7
 8004bac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004bb0:	b004      	add	sp, #16
 8004bb2:	4770      	bx	lr
 8004bb4:	803c3800 	.word	0x803c3800

08004bb8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b085      	sub	sp, #20
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	3301      	adds	r3, #1
 8004bca:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004bd2:	d901      	bls.n	8004bd8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004bd4:	2303      	movs	r3, #3
 8004bd6:	e01b      	b.n	8004c10 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	691b      	ldr	r3, [r3, #16]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	daf2      	bge.n	8004bc6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004be0:	2300      	movs	r3, #0
 8004be2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	019b      	lsls	r3, r3, #6
 8004be8:	f043 0220 	orr.w	r2, r3, #32
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	3301      	adds	r3, #1
 8004bf4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004bfc:	d901      	bls.n	8004c02 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	e006      	b.n	8004c10 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	691b      	ldr	r3, [r3, #16]
 8004c06:	f003 0320 	and.w	r3, r3, #32
 8004c0a:	2b20      	cmp	r3, #32
 8004c0c:	d0f0      	beq.n	8004bf0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004c0e:	2300      	movs	r3, #0
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3714      	adds	r7, #20
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr

08004c1c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b085      	sub	sp, #20
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004c24:	2300      	movs	r3, #0
 8004c26:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	3301      	adds	r3, #1
 8004c2c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004c34:	d901      	bls.n	8004c3a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004c36:	2303      	movs	r3, #3
 8004c38:	e018      	b.n	8004c6c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	691b      	ldr	r3, [r3, #16]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	daf2      	bge.n	8004c28 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004c42:	2300      	movs	r3, #0
 8004c44:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2210      	movs	r2, #16
 8004c4a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	3301      	adds	r3, #1
 8004c50:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004c58:	d901      	bls.n	8004c5e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e006      	b.n	8004c6c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	691b      	ldr	r3, [r3, #16]
 8004c62:	f003 0310 	and.w	r3, r3, #16
 8004c66:	2b10      	cmp	r3, #16
 8004c68:	d0f0      	beq.n	8004c4c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004c6a:	2300      	movs	r3, #0
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	3714      	adds	r7, #20
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr

08004c78 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b085      	sub	sp, #20
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
 8004c80:	460b      	mov	r3, r1
 8004c82:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	78fb      	ldrb	r3, [r7, #3]
 8004c92:	68f9      	ldr	r1, [r7, #12]
 8004c94:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004c9c:	2300      	movs	r3, #0
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3714      	adds	r7, #20
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr

08004caa <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8004caa:	b480      	push	{r7}
 8004cac:	b087      	sub	sp, #28
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	f003 0306 	and.w	r3, r3, #6
 8004cc2:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2b02      	cmp	r3, #2
 8004cc8:	d002      	beq.n	8004cd0 <USB_GetDevSpeed+0x26>
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2b06      	cmp	r3, #6
 8004cce:	d102      	bne.n	8004cd6 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004cd0:	2302      	movs	r3, #2
 8004cd2:	75fb      	strb	r3, [r7, #23]
 8004cd4:	e001      	b.n	8004cda <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8004cd6:	230f      	movs	r3, #15
 8004cd8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8004cda:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	371c      	adds	r7, #28
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce6:	4770      	bx	lr

08004ce8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b085      	sub	sp, #20
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
 8004cf0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	781b      	ldrb	r3, [r3, #0]
 8004cfa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	785b      	ldrb	r3, [r3, #1]
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d13a      	bne.n	8004d7a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d0a:	69da      	ldr	r2, [r3, #28]
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	781b      	ldrb	r3, [r3, #0]
 8004d10:	f003 030f 	and.w	r3, r3, #15
 8004d14:	2101      	movs	r1, #1
 8004d16:	fa01 f303 	lsl.w	r3, r1, r3
 8004d1a:	b29b      	uxth	r3, r3
 8004d1c:	68f9      	ldr	r1, [r7, #12]
 8004d1e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004d22:	4313      	orrs	r3, r2
 8004d24:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	015a      	lsls	r2, r3, #5
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	4413      	add	r3, r2
 8004d2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d155      	bne.n	8004de8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	015a      	lsls	r2, r3, #5
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	4413      	add	r3, r2
 8004d44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	791b      	ldrb	r3, [r3, #4]
 8004d56:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004d58:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	059b      	lsls	r3, r3, #22
 8004d5e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004d60:	4313      	orrs	r3, r2
 8004d62:	68ba      	ldr	r2, [r7, #8]
 8004d64:	0151      	lsls	r1, r2, #5
 8004d66:	68fa      	ldr	r2, [r7, #12]
 8004d68:	440a      	add	r2, r1
 8004d6a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d76:	6013      	str	r3, [r2, #0]
 8004d78:	e036      	b.n	8004de8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d80:	69da      	ldr	r2, [r3, #28]
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	781b      	ldrb	r3, [r3, #0]
 8004d86:	f003 030f 	and.w	r3, r3, #15
 8004d8a:	2101      	movs	r1, #1
 8004d8c:	fa01 f303 	lsl.w	r3, r1, r3
 8004d90:	041b      	lsls	r3, r3, #16
 8004d92:	68f9      	ldr	r1, [r7, #12]
 8004d94:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	015a      	lsls	r2, r3, #5
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	4413      	add	r3, r2
 8004da4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d11a      	bne.n	8004de8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	015a      	lsls	r2, r3, #5
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	4413      	add	r3, r2
 8004dba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	791b      	ldrb	r3, [r3, #4]
 8004dcc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004dce:	430b      	orrs	r3, r1
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	68ba      	ldr	r2, [r7, #8]
 8004dd4:	0151      	lsls	r1, r2, #5
 8004dd6:	68fa      	ldr	r2, [r7, #12]
 8004dd8:	440a      	add	r2, r1
 8004dda:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004dde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004de2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004de6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004de8:	2300      	movs	r3, #0
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3714      	adds	r7, #20
 8004dee:	46bd      	mov	sp, r7
 8004df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df4:	4770      	bx	lr
	...

08004df8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b085      	sub	sp, #20
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
 8004e00:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	781b      	ldrb	r3, [r3, #0]
 8004e0a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	785b      	ldrb	r3, [r3, #1]
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d161      	bne.n	8004ed8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	015a      	lsls	r2, r3, #5
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	4413      	add	r3, r2
 8004e1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004e26:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004e2a:	d11f      	bne.n	8004e6c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	015a      	lsls	r2, r3, #5
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	4413      	add	r3, r2
 8004e34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	68ba      	ldr	r2, [r7, #8]
 8004e3c:	0151      	lsls	r1, r2, #5
 8004e3e:	68fa      	ldr	r2, [r7, #12]
 8004e40:	440a      	add	r2, r1
 8004e42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004e46:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004e4a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	015a      	lsls	r2, r3, #5
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	4413      	add	r3, r2
 8004e54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	68ba      	ldr	r2, [r7, #8]
 8004e5c:	0151      	lsls	r1, r2, #5
 8004e5e:	68fa      	ldr	r2, [r7, #12]
 8004e60:	440a      	add	r2, r1
 8004e62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004e66:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004e6a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	781b      	ldrb	r3, [r3, #0]
 8004e78:	f003 030f 	and.w	r3, r3, #15
 8004e7c:	2101      	movs	r1, #1
 8004e7e:	fa01 f303 	lsl.w	r3, r1, r3
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	43db      	mvns	r3, r3
 8004e86:	68f9      	ldr	r1, [r7, #12]
 8004e88:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e96:	69da      	ldr	r2, [r3, #28]
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	781b      	ldrb	r3, [r3, #0]
 8004e9c:	f003 030f 	and.w	r3, r3, #15
 8004ea0:	2101      	movs	r1, #1
 8004ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	43db      	mvns	r3, r3
 8004eaa:	68f9      	ldr	r1, [r7, #12]
 8004eac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	015a      	lsls	r2, r3, #5
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	4413      	add	r3, r2
 8004ebc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	0159      	lsls	r1, r3, #5
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	440b      	add	r3, r1
 8004eca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ece:	4619      	mov	r1, r3
 8004ed0:	4b35      	ldr	r3, [pc, #212]	@ (8004fa8 <USB_DeactivateEndpoint+0x1b0>)
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	600b      	str	r3, [r1, #0]
 8004ed6:	e060      	b.n	8004f9a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	015a      	lsls	r2, r3, #5
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	4413      	add	r3, r2
 8004ee0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004eea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004eee:	d11f      	bne.n	8004f30 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	015a      	lsls	r2, r3, #5
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	4413      	add	r3, r2
 8004ef8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	68ba      	ldr	r2, [r7, #8]
 8004f00:	0151      	lsls	r1, r2, #5
 8004f02:	68fa      	ldr	r2, [r7, #12]
 8004f04:	440a      	add	r2, r1
 8004f06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004f0a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004f0e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	015a      	lsls	r2, r3, #5
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	4413      	add	r3, r2
 8004f18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	68ba      	ldr	r2, [r7, #8]
 8004f20:	0151      	lsls	r1, r2, #5
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	440a      	add	r2, r1
 8004f26:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004f2a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004f2e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	781b      	ldrb	r3, [r3, #0]
 8004f3c:	f003 030f 	and.w	r3, r3, #15
 8004f40:	2101      	movs	r1, #1
 8004f42:	fa01 f303 	lsl.w	r3, r1, r3
 8004f46:	041b      	lsls	r3, r3, #16
 8004f48:	43db      	mvns	r3, r3
 8004f4a:	68f9      	ldr	r1, [r7, #12]
 8004f4c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004f50:	4013      	ands	r3, r2
 8004f52:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f5a:	69da      	ldr	r2, [r3, #28]
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	781b      	ldrb	r3, [r3, #0]
 8004f60:	f003 030f 	and.w	r3, r3, #15
 8004f64:	2101      	movs	r1, #1
 8004f66:	fa01 f303 	lsl.w	r3, r1, r3
 8004f6a:	041b      	lsls	r3, r3, #16
 8004f6c:	43db      	mvns	r3, r3
 8004f6e:	68f9      	ldr	r1, [r7, #12]
 8004f70:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004f74:	4013      	ands	r3, r2
 8004f76:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	015a      	lsls	r2, r3, #5
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	4413      	add	r3, r2
 8004f80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	0159      	lsls	r1, r3, #5
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	440b      	add	r3, r1
 8004f8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f92:	4619      	mov	r1, r3
 8004f94:	4b05      	ldr	r3, [pc, #20]	@ (8004fac <USB_DeactivateEndpoint+0x1b4>)
 8004f96:	4013      	ands	r3, r2
 8004f98:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8004f9a:	2300      	movs	r3, #0
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	3714      	adds	r7, #20
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr
 8004fa8:	ec337800 	.word	0xec337800
 8004fac:	eff37800 	.word	0xeff37800

08004fb0 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b086      	sub	sp, #24
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	781b      	ldrb	r3, [r3, #0]
 8004fc2:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	785b      	ldrb	r3, [r3, #1]
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	f040 812d 	bne.w	8005228 <USB_EPStartXfer+0x278>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	691b      	ldr	r3, [r3, #16]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d132      	bne.n	800503c <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	015a      	lsls	r2, r3, #5
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	4413      	add	r3, r2
 8004fde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004fe2:	691b      	ldr	r3, [r3, #16]
 8004fe4:	693a      	ldr	r2, [r7, #16]
 8004fe6:	0151      	lsls	r1, r2, #5
 8004fe8:	697a      	ldr	r2, [r7, #20]
 8004fea:	440a      	add	r2, r1
 8004fec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004ff0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004ff4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004ff8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	015a      	lsls	r2, r3, #5
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	4413      	add	r3, r2
 8005002:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005006:	691b      	ldr	r3, [r3, #16]
 8005008:	693a      	ldr	r2, [r7, #16]
 800500a:	0151      	lsls	r1, r2, #5
 800500c:	697a      	ldr	r2, [r7, #20]
 800500e:	440a      	add	r2, r1
 8005010:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005014:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005018:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	015a      	lsls	r2, r3, #5
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	4413      	add	r3, r2
 8005022:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005026:	691b      	ldr	r3, [r3, #16]
 8005028:	693a      	ldr	r2, [r7, #16]
 800502a:	0151      	lsls	r1, r2, #5
 800502c:	697a      	ldr	r2, [r7, #20]
 800502e:	440a      	add	r2, r1
 8005030:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005034:	0cdb      	lsrs	r3, r3, #19
 8005036:	04db      	lsls	r3, r3, #19
 8005038:	6113      	str	r3, [r2, #16]
 800503a:	e097      	b.n	800516c <USB_EPStartXfer+0x1bc>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	015a      	lsls	r2, r3, #5
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	4413      	add	r3, r2
 8005044:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	693a      	ldr	r2, [r7, #16]
 800504c:	0151      	lsls	r1, r2, #5
 800504e:	697a      	ldr	r2, [r7, #20]
 8005050:	440a      	add	r2, r1
 8005052:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005056:	0cdb      	lsrs	r3, r3, #19
 8005058:	04db      	lsls	r3, r3, #19
 800505a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	015a      	lsls	r2, r3, #5
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	4413      	add	r3, r2
 8005064:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005068:	691b      	ldr	r3, [r3, #16]
 800506a:	693a      	ldr	r2, [r7, #16]
 800506c:	0151      	lsls	r1, r2, #5
 800506e:	697a      	ldr	r2, [r7, #20]
 8005070:	440a      	add	r2, r1
 8005072:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005076:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800507a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800507e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d11a      	bne.n	80050bc <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	691a      	ldr	r2, [r3, #16]
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	429a      	cmp	r2, r3
 8005090:	d903      	bls.n	800509a <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	689a      	ldr	r2, [r3, #8]
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	015a      	lsls	r2, r3, #5
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	4413      	add	r3, r2
 80050a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050a6:	691b      	ldr	r3, [r3, #16]
 80050a8:	693a      	ldr	r2, [r7, #16]
 80050aa:	0151      	lsls	r1, r2, #5
 80050ac:	697a      	ldr	r2, [r7, #20]
 80050ae:	440a      	add	r2, r1
 80050b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80050b4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80050b8:	6113      	str	r3, [r2, #16]
 80050ba:	e044      	b.n	8005146 <USB_EPStartXfer+0x196>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	691a      	ldr	r2, [r3, #16]
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	4413      	add	r3, r2
 80050c6:	1e5a      	subs	r2, r3, #1
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80050d0:	81fb      	strh	r3, [r7, #14]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	015a      	lsls	r2, r3, #5
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	4413      	add	r3, r2
 80050da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050de:	691a      	ldr	r2, [r3, #16]
 80050e0:	89fb      	ldrh	r3, [r7, #14]
 80050e2:	04d9      	lsls	r1, r3, #19
 80050e4:	4b8f      	ldr	r3, [pc, #572]	@ (8005324 <USB_EPStartXfer+0x374>)
 80050e6:	400b      	ands	r3, r1
 80050e8:	6939      	ldr	r1, [r7, #16]
 80050ea:	0148      	lsls	r0, r1, #5
 80050ec:	6979      	ldr	r1, [r7, #20]
 80050ee:	4401      	add	r1, r0
 80050f0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80050f4:	4313      	orrs	r3, r2
 80050f6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	791b      	ldrb	r3, [r3, #4]
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d122      	bne.n	8005146 <USB_EPStartXfer+0x196>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	015a      	lsls	r2, r3, #5
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	4413      	add	r3, r2
 8005108:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800510c:	691b      	ldr	r3, [r3, #16]
 800510e:	693a      	ldr	r2, [r7, #16]
 8005110:	0151      	lsls	r1, r2, #5
 8005112:	697a      	ldr	r2, [r7, #20]
 8005114:	440a      	add	r2, r1
 8005116:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800511a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800511e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	015a      	lsls	r2, r3, #5
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	4413      	add	r3, r2
 8005128:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800512c:	691a      	ldr	r2, [r3, #16]
 800512e:	89fb      	ldrh	r3, [r7, #14]
 8005130:	075b      	lsls	r3, r3, #29
 8005132:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8005136:	6939      	ldr	r1, [r7, #16]
 8005138:	0148      	lsls	r0, r1, #5
 800513a:	6979      	ldr	r1, [r7, #20]
 800513c:	4401      	add	r1, r0
 800513e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005142:	4313      	orrs	r3, r2
 8005144:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	015a      	lsls	r2, r3, #5
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	4413      	add	r3, r2
 800514e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005152:	691a      	ldr	r2, [r3, #16]
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	691b      	ldr	r3, [r3, #16]
 8005158:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800515c:	6939      	ldr	r1, [r7, #16]
 800515e:	0148      	lsls	r0, r1, #5
 8005160:	6979      	ldr	r1, [r7, #20]
 8005162:	4401      	add	r1, r0
 8005164:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005168:	4313      	orrs	r3, r2
 800516a:	610b      	str	r3, [r1, #16]
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	015a      	lsls	r2, r3, #5
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	4413      	add	r3, r2
 8005174:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	693a      	ldr	r2, [r7, #16]
 800517c:	0151      	lsls	r1, r2, #5
 800517e:	697a      	ldr	r2, [r7, #20]
 8005180:	440a      	add	r2, r1
 8005182:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005186:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800518a:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	791b      	ldrb	r3, [r3, #4]
 8005190:	2b01      	cmp	r3, #1
 8005192:	d015      	beq.n	80051c0 <USB_EPStartXfer+0x210>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	691b      	ldr	r3, [r3, #16]
 8005198:	2b00      	cmp	r3, #0
 800519a:	f000 813a 	beq.w	8005412 <USB_EPStartXfer+0x462>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	781b      	ldrb	r3, [r3, #0]
 80051aa:	f003 030f 	and.w	r3, r3, #15
 80051ae:	2101      	movs	r1, #1
 80051b0:	fa01 f303 	lsl.w	r3, r1, r3
 80051b4:	6979      	ldr	r1, [r7, #20]
 80051b6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80051ba:	4313      	orrs	r3, r2
 80051bc:	634b      	str	r3, [r1, #52]	@ 0x34
 80051be:	e128      	b.n	8005412 <USB_EPStartXfer+0x462>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d110      	bne.n	80051f2 <USB_EPStartXfer+0x242>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	015a      	lsls	r2, r3, #5
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	4413      	add	r3, r2
 80051d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	693a      	ldr	r2, [r7, #16]
 80051e0:	0151      	lsls	r1, r2, #5
 80051e2:	697a      	ldr	r2, [r7, #20]
 80051e4:	440a      	add	r2, r1
 80051e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80051ea:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80051ee:	6013      	str	r3, [r2, #0]
 80051f0:	e00f      	b.n	8005212 <USB_EPStartXfer+0x262>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	015a      	lsls	r2, r3, #5
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	4413      	add	r3, r2
 80051fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	693a      	ldr	r2, [r7, #16]
 8005202:	0151      	lsls	r1, r2, #5
 8005204:	697a      	ldr	r2, [r7, #20]
 8005206:	440a      	add	r2, r1
 8005208:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800520c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005210:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	68d9      	ldr	r1, [r3, #12]
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	781a      	ldrb	r2, [r3, #0]
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	691b      	ldr	r3, [r3, #16]
 800521e:	b29b      	uxth	r3, r3
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f000 f9a7 	bl	8005574 <USB_WritePacket>
 8005226:	e0f4      	b.n	8005412 <USB_EPStartXfer+0x462>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	015a      	lsls	r2, r3, #5
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	4413      	add	r3, r2
 8005230:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005234:	691b      	ldr	r3, [r3, #16]
 8005236:	693a      	ldr	r2, [r7, #16]
 8005238:	0151      	lsls	r1, r2, #5
 800523a:	697a      	ldr	r2, [r7, #20]
 800523c:	440a      	add	r2, r1
 800523e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005242:	0cdb      	lsrs	r3, r3, #19
 8005244:	04db      	lsls	r3, r3, #19
 8005246:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	015a      	lsls	r2, r3, #5
 800524c:	697b      	ldr	r3, [r7, #20]
 800524e:	4413      	add	r3, r2
 8005250:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005254:	691b      	ldr	r3, [r3, #16]
 8005256:	693a      	ldr	r2, [r7, #16]
 8005258:	0151      	lsls	r1, r2, #5
 800525a:	697a      	ldr	r2, [r7, #20]
 800525c:	440a      	add	r2, r1
 800525e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005262:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005266:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800526a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d12f      	bne.n	80052d2 <USB_EPStartXfer+0x322>
    {
      if (ep->xfer_len > 0U)
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	691b      	ldr	r3, [r3, #16]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d003      	beq.n	8005282 <USB_EPStartXfer+0x2d2>
      {
        ep->xfer_len = ep->maxpacket;
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	689a      	ldr	r2, [r3, #8]
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	689a      	ldr	r2, [r3, #8]
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	015a      	lsls	r2, r3, #5
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	4413      	add	r3, r2
 8005292:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005296:	691a      	ldr	r2, [r3, #16]
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	6a1b      	ldr	r3, [r3, #32]
 800529c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052a0:	6939      	ldr	r1, [r7, #16]
 80052a2:	0148      	lsls	r0, r1, #5
 80052a4:	6979      	ldr	r1, [r7, #20]
 80052a6:	4401      	add	r1, r0
 80052a8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80052ac:	4313      	orrs	r3, r2
 80052ae:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	015a      	lsls	r2, r3, #5
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	4413      	add	r3, r2
 80052b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052bc:	691b      	ldr	r3, [r3, #16]
 80052be:	693a      	ldr	r2, [r7, #16]
 80052c0:	0151      	lsls	r1, r2, #5
 80052c2:	697a      	ldr	r2, [r7, #20]
 80052c4:	440a      	add	r2, r1
 80052c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80052ca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80052ce:	6113      	str	r3, [r2, #16]
 80052d0:	e062      	b.n	8005398 <USB_EPStartXfer+0x3e8>
    }
    else
    {
      if (ep->xfer_len == 0U)
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	691b      	ldr	r3, [r3, #16]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d126      	bne.n	8005328 <USB_EPStartXfer+0x378>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	015a      	lsls	r2, r3, #5
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	4413      	add	r3, r2
 80052e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052e6:	691a      	ldr	r2, [r3, #16]
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052f0:	6939      	ldr	r1, [r7, #16]
 80052f2:	0148      	lsls	r0, r1, #5
 80052f4:	6979      	ldr	r1, [r7, #20]
 80052f6:	4401      	add	r1, r0
 80052f8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80052fc:	4313      	orrs	r3, r2
 80052fe:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	015a      	lsls	r2, r3, #5
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	4413      	add	r3, r2
 8005308:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	693a      	ldr	r2, [r7, #16]
 8005310:	0151      	lsls	r1, r2, #5
 8005312:	697a      	ldr	r2, [r7, #20]
 8005314:	440a      	add	r2, r1
 8005316:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800531a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800531e:	6113      	str	r3, [r2, #16]
 8005320:	e03a      	b.n	8005398 <USB_EPStartXfer+0x3e8>
 8005322:	bf00      	nop
 8005324:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	691a      	ldr	r2, [r3, #16]
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	4413      	add	r3, r2
 8005332:	1e5a      	subs	r2, r3, #1
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	fbb2 f3f3 	udiv	r3, r2, r3
 800533c:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	89fa      	ldrh	r2, [r7, #14]
 8005344:	fb03 f202 	mul.w	r2, r3, r2
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	015a      	lsls	r2, r3, #5
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	4413      	add	r3, r2
 8005354:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005358:	691a      	ldr	r2, [r3, #16]
 800535a:	89fb      	ldrh	r3, [r7, #14]
 800535c:	04d9      	lsls	r1, r3, #19
 800535e:	4b2f      	ldr	r3, [pc, #188]	@ (800541c <USB_EPStartXfer+0x46c>)
 8005360:	400b      	ands	r3, r1
 8005362:	6939      	ldr	r1, [r7, #16]
 8005364:	0148      	lsls	r0, r1, #5
 8005366:	6979      	ldr	r1, [r7, #20]
 8005368:	4401      	add	r1, r0
 800536a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800536e:	4313      	orrs	r3, r2
 8005370:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	015a      	lsls	r2, r3, #5
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	4413      	add	r3, r2
 800537a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800537e:	691a      	ldr	r2, [r3, #16]
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	6a1b      	ldr	r3, [r3, #32]
 8005384:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005388:	6939      	ldr	r1, [r7, #16]
 800538a:	0148      	lsls	r0, r1, #5
 800538c:	6979      	ldr	r1, [r7, #20]
 800538e:	4401      	add	r1, r0
 8005390:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005394:	4313      	orrs	r3, r2
 8005396:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	791b      	ldrb	r3, [r3, #4]
 800539c:	2b01      	cmp	r3, #1
 800539e:	d128      	bne.n	80053f2 <USB_EPStartXfer+0x442>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d110      	bne.n	80053d2 <USB_EPStartXfer+0x422>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	015a      	lsls	r2, r3, #5
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	4413      	add	r3, r2
 80053b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	693a      	ldr	r2, [r7, #16]
 80053c0:	0151      	lsls	r1, r2, #5
 80053c2:	697a      	ldr	r2, [r7, #20]
 80053c4:	440a      	add	r2, r1
 80053c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80053ca:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80053ce:	6013      	str	r3, [r2, #0]
 80053d0:	e00f      	b.n	80053f2 <USB_EPStartXfer+0x442>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	015a      	lsls	r2, r3, #5
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	4413      	add	r3, r2
 80053da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	693a      	ldr	r2, [r7, #16]
 80053e2:	0151      	lsls	r1, r2, #5
 80053e4:	697a      	ldr	r2, [r7, #20]
 80053e6:	440a      	add	r2, r1
 80053e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80053ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053f0:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	015a      	lsls	r2, r3, #5
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	4413      	add	r3, r2
 80053fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	693a      	ldr	r2, [r7, #16]
 8005402:	0151      	lsls	r1, r2, #5
 8005404:	697a      	ldr	r2, [r7, #20]
 8005406:	440a      	add	r2, r1
 8005408:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800540c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005410:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005412:	2300      	movs	r3, #0
}
 8005414:	4618      	mov	r0, r3
 8005416:	3718      	adds	r7, #24
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}
 800541c:	1ff80000 	.word	0x1ff80000

08005420 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005420:	b480      	push	{r7}
 8005422:	b087      	sub	sp, #28
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800542a:	2300      	movs	r3, #0
 800542c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800542e:	2300      	movs	r3, #0
 8005430:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	785b      	ldrb	r3, [r3, #1]
 800543a:	2b01      	cmp	r3, #1
 800543c:	d14a      	bne.n	80054d4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	781b      	ldrb	r3, [r3, #0]
 8005442:	015a      	lsls	r2, r3, #5
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	4413      	add	r3, r2
 8005448:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005452:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005456:	f040 8086 	bne.w	8005566 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	781b      	ldrb	r3, [r3, #0]
 800545e:	015a      	lsls	r2, r3, #5
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	4413      	add	r3, r2
 8005464:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	683a      	ldr	r2, [r7, #0]
 800546c:	7812      	ldrb	r2, [r2, #0]
 800546e:	0151      	lsls	r1, r2, #5
 8005470:	693a      	ldr	r2, [r7, #16]
 8005472:	440a      	add	r2, r1
 8005474:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005478:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800547c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	781b      	ldrb	r3, [r3, #0]
 8005482:	015a      	lsls	r2, r3, #5
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	4413      	add	r3, r2
 8005488:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	683a      	ldr	r2, [r7, #0]
 8005490:	7812      	ldrb	r2, [r2, #0]
 8005492:	0151      	lsls	r1, r2, #5
 8005494:	693a      	ldr	r2, [r7, #16]
 8005496:	440a      	add	r2, r1
 8005498:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800549c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80054a0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	3301      	adds	r3, #1
 80054a6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f242 7210 	movw	r2, #10000	@ 0x2710
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d902      	bls.n	80054b8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	75fb      	strb	r3, [r7, #23]
          break;
 80054b6:	e056      	b.n	8005566 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	015a      	lsls	r2, r3, #5
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	4413      	add	r3, r2
 80054c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80054cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80054d0:	d0e7      	beq.n	80054a2 <USB_EPStopXfer+0x82>
 80054d2:	e048      	b.n	8005566 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	781b      	ldrb	r3, [r3, #0]
 80054d8:	015a      	lsls	r2, r3, #5
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	4413      	add	r3, r2
 80054de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80054e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80054ec:	d13b      	bne.n	8005566 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	781b      	ldrb	r3, [r3, #0]
 80054f2:	015a      	lsls	r2, r3, #5
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	4413      	add	r3, r2
 80054f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	683a      	ldr	r2, [r7, #0]
 8005500:	7812      	ldrb	r2, [r2, #0]
 8005502:	0151      	lsls	r1, r2, #5
 8005504:	693a      	ldr	r2, [r7, #16]
 8005506:	440a      	add	r2, r1
 8005508:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800550c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005510:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	781b      	ldrb	r3, [r3, #0]
 8005516:	015a      	lsls	r2, r3, #5
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	4413      	add	r3, r2
 800551c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	683a      	ldr	r2, [r7, #0]
 8005524:	7812      	ldrb	r2, [r2, #0]
 8005526:	0151      	lsls	r1, r2, #5
 8005528:	693a      	ldr	r2, [r7, #16]
 800552a:	440a      	add	r2, r1
 800552c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005530:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005534:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	3301      	adds	r3, #1
 800553a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005542:	4293      	cmp	r3, r2
 8005544:	d902      	bls.n	800554c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	75fb      	strb	r3, [r7, #23]
          break;
 800554a:	e00c      	b.n	8005566 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	781b      	ldrb	r3, [r3, #0]
 8005550:	015a      	lsls	r2, r3, #5
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	4413      	add	r3, r2
 8005556:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005560:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005564:	d0e7      	beq.n	8005536 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005566:	7dfb      	ldrb	r3, [r7, #23]
}
 8005568:	4618      	mov	r0, r3
 800556a:	371c      	adds	r7, #28
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr

08005574 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8005574:	b480      	push	{r7}
 8005576:	b089      	sub	sp, #36	@ 0x24
 8005578:	af00      	add	r7, sp, #0
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	4611      	mov	r1, r2
 8005580:	461a      	mov	r2, r3
 8005582:	460b      	mov	r3, r1
 8005584:	71fb      	strb	r3, [r7, #7]
 8005586:	4613      	mov	r3, r2
 8005588:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8005592:	88bb      	ldrh	r3, [r7, #4]
 8005594:	3303      	adds	r3, #3
 8005596:	089b      	lsrs	r3, r3, #2
 8005598:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800559a:	2300      	movs	r3, #0
 800559c:	61bb      	str	r3, [r7, #24]
 800559e:	e018      	b.n	80055d2 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80055a0:	79fb      	ldrb	r3, [r7, #7]
 80055a2:	031a      	lsls	r2, r3, #12
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	4413      	add	r3, r2
 80055a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80055ac:	461a      	mov	r2, r3
 80055ae:	69fb      	ldr	r3, [r7, #28]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	6013      	str	r3, [r2, #0]
    pSrc++;
 80055b4:	69fb      	ldr	r3, [r7, #28]
 80055b6:	3301      	adds	r3, #1
 80055b8:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80055ba:	69fb      	ldr	r3, [r7, #28]
 80055bc:	3301      	adds	r3, #1
 80055be:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	3301      	adds	r3, #1
 80055c4:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	3301      	adds	r3, #1
 80055ca:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80055cc:	69bb      	ldr	r3, [r7, #24]
 80055ce:	3301      	adds	r3, #1
 80055d0:	61bb      	str	r3, [r7, #24]
 80055d2:	69ba      	ldr	r2, [r7, #24]
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	429a      	cmp	r2, r3
 80055d8:	d3e2      	bcc.n	80055a0 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 80055da:	2300      	movs	r3, #0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3724      	adds	r7, #36	@ 0x24
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr

080055e8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b08b      	sub	sp, #44	@ 0x2c
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	60b9      	str	r1, [r7, #8]
 80055f2:	4613      	mov	r3, r2
 80055f4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80055fe:	88fb      	ldrh	r3, [r7, #6]
 8005600:	089b      	lsrs	r3, r3, #2
 8005602:	b29b      	uxth	r3, r3
 8005604:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005606:	88fb      	ldrh	r3, [r7, #6]
 8005608:	f003 0303 	and.w	r3, r3, #3
 800560c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800560e:	2300      	movs	r3, #0
 8005610:	623b      	str	r3, [r7, #32]
 8005612:	e014      	b.n	800563e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005614:	69bb      	ldr	r3, [r7, #24]
 8005616:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800561a:	681a      	ldr	r2, [r3, #0]
 800561c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800561e:	601a      	str	r2, [r3, #0]
    pDest++;
 8005620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005622:	3301      	adds	r3, #1
 8005624:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005628:	3301      	adds	r3, #1
 800562a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800562c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800562e:	3301      	adds	r3, #1
 8005630:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005634:	3301      	adds	r3, #1
 8005636:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005638:	6a3b      	ldr	r3, [r7, #32]
 800563a:	3301      	adds	r3, #1
 800563c:	623b      	str	r3, [r7, #32]
 800563e:	6a3a      	ldr	r2, [r7, #32]
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	429a      	cmp	r2, r3
 8005644:	d3e6      	bcc.n	8005614 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005646:	8bfb      	ldrh	r3, [r7, #30]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d01e      	beq.n	800568a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800564c:	2300      	movs	r3, #0
 800564e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005650:	69bb      	ldr	r3, [r7, #24]
 8005652:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005656:	461a      	mov	r2, r3
 8005658:	f107 0310 	add.w	r3, r7, #16
 800565c:	6812      	ldr	r2, [r2, #0]
 800565e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005660:	693a      	ldr	r2, [r7, #16]
 8005662:	6a3b      	ldr	r3, [r7, #32]
 8005664:	b2db      	uxtb	r3, r3
 8005666:	00db      	lsls	r3, r3, #3
 8005668:	fa22 f303 	lsr.w	r3, r2, r3
 800566c:	b2da      	uxtb	r2, r3
 800566e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005670:	701a      	strb	r2, [r3, #0]
      i++;
 8005672:	6a3b      	ldr	r3, [r7, #32]
 8005674:	3301      	adds	r3, #1
 8005676:	623b      	str	r3, [r7, #32]
      pDest++;
 8005678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800567a:	3301      	adds	r3, #1
 800567c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800567e:	8bfb      	ldrh	r3, [r7, #30]
 8005680:	3b01      	subs	r3, #1
 8005682:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005684:	8bfb      	ldrh	r3, [r7, #30]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d1ea      	bne.n	8005660 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800568a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800568c:	4618      	mov	r0, r3
 800568e:	372c      	adds	r7, #44	@ 0x2c
 8005690:	46bd      	mov	sp, r7
 8005692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005696:	4770      	bx	lr

08005698 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005698:	b480      	push	{r7}
 800569a:	b085      	sub	sp, #20
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
 80056a0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	781b      	ldrb	r3, [r3, #0]
 80056aa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	785b      	ldrb	r3, [r3, #1]
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d12c      	bne.n	800570e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	015a      	lsls	r2, r3, #5
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	4413      	add	r3, r2
 80056bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	db12      	blt.n	80056ec <USB_EPSetStall+0x54>
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d00f      	beq.n	80056ec <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	015a      	lsls	r2, r3, #5
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	4413      	add	r3, r2
 80056d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	68ba      	ldr	r2, [r7, #8]
 80056dc:	0151      	lsls	r1, r2, #5
 80056de:	68fa      	ldr	r2, [r7, #12]
 80056e0:	440a      	add	r2, r1
 80056e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80056e6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80056ea:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	015a      	lsls	r2, r3, #5
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	4413      	add	r3, r2
 80056f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	68ba      	ldr	r2, [r7, #8]
 80056fc:	0151      	lsls	r1, r2, #5
 80056fe:	68fa      	ldr	r2, [r7, #12]
 8005700:	440a      	add	r2, r1
 8005702:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005706:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800570a:	6013      	str	r3, [r2, #0]
 800570c:	e02b      	b.n	8005766 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	015a      	lsls	r2, r3, #5
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	4413      	add	r3, r2
 8005716:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	2b00      	cmp	r3, #0
 800571e:	db12      	blt.n	8005746 <USB_EPSetStall+0xae>
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d00f      	beq.n	8005746 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	015a      	lsls	r2, r3, #5
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	4413      	add	r3, r2
 800572e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	68ba      	ldr	r2, [r7, #8]
 8005736:	0151      	lsls	r1, r2, #5
 8005738:	68fa      	ldr	r2, [r7, #12]
 800573a:	440a      	add	r2, r1
 800573c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005740:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005744:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	015a      	lsls	r2, r3, #5
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	4413      	add	r3, r2
 800574e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	68ba      	ldr	r2, [r7, #8]
 8005756:	0151      	lsls	r1, r2, #5
 8005758:	68fa      	ldr	r2, [r7, #12]
 800575a:	440a      	add	r2, r1
 800575c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005760:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005764:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005766:	2300      	movs	r3, #0
}
 8005768:	4618      	mov	r0, r3
 800576a:	3714      	adds	r7, #20
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr

08005774 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005774:	b480      	push	{r7}
 8005776:	b085      	sub	sp, #20
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
 800577c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	781b      	ldrb	r3, [r3, #0]
 8005786:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	785b      	ldrb	r3, [r3, #1]
 800578c:	2b01      	cmp	r3, #1
 800578e:	d128      	bne.n	80057e2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	015a      	lsls	r2, r3, #5
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	4413      	add	r3, r2
 8005798:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	68ba      	ldr	r2, [r7, #8]
 80057a0:	0151      	lsls	r1, r2, #5
 80057a2:	68fa      	ldr	r2, [r7, #12]
 80057a4:	440a      	add	r2, r1
 80057a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80057aa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80057ae:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	791b      	ldrb	r3, [r3, #4]
 80057b4:	2b03      	cmp	r3, #3
 80057b6:	d003      	beq.n	80057c0 <USB_EPClearStall+0x4c>
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	791b      	ldrb	r3, [r3, #4]
 80057bc:	2b02      	cmp	r3, #2
 80057be:	d138      	bne.n	8005832 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	015a      	lsls	r2, r3, #5
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	4413      	add	r3, r2
 80057c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	68ba      	ldr	r2, [r7, #8]
 80057d0:	0151      	lsls	r1, r2, #5
 80057d2:	68fa      	ldr	r2, [r7, #12]
 80057d4:	440a      	add	r2, r1
 80057d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80057da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057de:	6013      	str	r3, [r2, #0]
 80057e0:	e027      	b.n	8005832 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	015a      	lsls	r2, r3, #5
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	4413      	add	r3, r2
 80057ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68ba      	ldr	r2, [r7, #8]
 80057f2:	0151      	lsls	r1, r2, #5
 80057f4:	68fa      	ldr	r2, [r7, #12]
 80057f6:	440a      	add	r2, r1
 80057f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80057fc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005800:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	791b      	ldrb	r3, [r3, #4]
 8005806:	2b03      	cmp	r3, #3
 8005808:	d003      	beq.n	8005812 <USB_EPClearStall+0x9e>
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	791b      	ldrb	r3, [r3, #4]
 800580e:	2b02      	cmp	r3, #2
 8005810:	d10f      	bne.n	8005832 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	015a      	lsls	r2, r3, #5
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	4413      	add	r3, r2
 800581a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	68ba      	ldr	r2, [r7, #8]
 8005822:	0151      	lsls	r1, r2, #5
 8005824:	68fa      	ldr	r2, [r7, #12]
 8005826:	440a      	add	r2, r1
 8005828:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800582c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005830:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005832:	2300      	movs	r3, #0
}
 8005834:	4618      	mov	r0, r3
 8005836:	3714      	adds	r7, #20
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr

08005840 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005840:	b480      	push	{r7}
 8005842:	b085      	sub	sp, #20
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	460b      	mov	r3, r1
 800584a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	68fa      	ldr	r2, [r7, #12]
 800585a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800585e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005862:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	78fb      	ldrb	r3, [r7, #3]
 800586e:	011b      	lsls	r3, r3, #4
 8005870:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8005874:	68f9      	ldr	r1, [r7, #12]
 8005876:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800587a:	4313      	orrs	r3, r2
 800587c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800587e:	2300      	movs	r3, #0
}
 8005880:	4618      	mov	r0, r3
 8005882:	3714      	adds	r7, #20
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr

0800588c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800588c:	b480      	push	{r7}
 800588e:	b085      	sub	sp, #20
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	68fa      	ldr	r2, [r7, #12]
 80058a2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80058a6:	f023 0303 	bic.w	r3, r3, #3
 80058aa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	68fa      	ldr	r2, [r7, #12]
 80058b6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80058ba:	f023 0302 	bic.w	r3, r3, #2
 80058be:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80058c0:	2300      	movs	r3, #0
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3714      	adds	r7, #20
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr

080058ce <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80058ce:	b480      	push	{r7}
 80058d0:	b085      	sub	sp, #20
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	68fa      	ldr	r2, [r7, #12]
 80058e4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80058e8:	f023 0303 	bic.w	r3, r3, #3
 80058ec:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	68fa      	ldr	r2, [r7, #12]
 80058f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80058fc:	f043 0302 	orr.w	r3, r3, #2
 8005900:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005902:	2300      	movs	r3, #0
}
 8005904:	4618      	mov	r0, r3
 8005906:	3714      	adds	r7, #20
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr

08005910 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005910:	b480      	push	{r7}
 8005912:	b085      	sub	sp, #20
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	695b      	ldr	r3, [r3, #20]
 800591c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	699b      	ldr	r3, [r3, #24]
 8005922:	68fa      	ldr	r2, [r7, #12]
 8005924:	4013      	ands	r3, r2
 8005926:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005928:	68fb      	ldr	r3, [r7, #12]
}
 800592a:	4618      	mov	r0, r3
 800592c:	3714      	adds	r7, #20
 800592e:	46bd      	mov	sp, r7
 8005930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005934:	4770      	bx	lr

08005936 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005936:	b480      	push	{r7}
 8005938:	b085      	sub	sp, #20
 800593a:	af00      	add	r7, sp, #0
 800593c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005948:	699b      	ldr	r3, [r3, #24]
 800594a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005952:	69db      	ldr	r3, [r3, #28]
 8005954:	68ba      	ldr	r2, [r7, #8]
 8005956:	4013      	ands	r3, r2
 8005958:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	0c1b      	lsrs	r3, r3, #16
}
 800595e:	4618      	mov	r0, r3
 8005960:	3714      	adds	r7, #20
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr

0800596a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800596a:	b480      	push	{r7}
 800596c:	b085      	sub	sp, #20
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800597c:	699b      	ldr	r3, [r3, #24]
 800597e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005986:	69db      	ldr	r3, [r3, #28]
 8005988:	68ba      	ldr	r2, [r7, #8]
 800598a:	4013      	ands	r3, r2
 800598c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	b29b      	uxth	r3, r3
}
 8005992:	4618      	mov	r0, r3
 8005994:	3714      	adds	r7, #20
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr

0800599e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800599e:	b480      	push	{r7}
 80059a0:	b085      	sub	sp, #20
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	6078      	str	r0, [r7, #4]
 80059a6:	460b      	mov	r3, r1
 80059a8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80059ae:	78fb      	ldrb	r3, [r7, #3]
 80059b0:	015a      	lsls	r2, r3, #5
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	4413      	add	r3, r2
 80059b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059c4:	695b      	ldr	r3, [r3, #20]
 80059c6:	68ba      	ldr	r2, [r7, #8]
 80059c8:	4013      	ands	r3, r2
 80059ca:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80059cc:	68bb      	ldr	r3, [r7, #8]
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3714      	adds	r7, #20
 80059d2:	46bd      	mov	sp, r7
 80059d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d8:	4770      	bx	lr

080059da <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80059da:	b480      	push	{r7}
 80059dc:	b087      	sub	sp, #28
 80059de:	af00      	add	r7, sp, #0
 80059e0:	6078      	str	r0, [r7, #4]
 80059e2:	460b      	mov	r3, r1
 80059e4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059f0:	691b      	ldr	r3, [r3, #16]
 80059f2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059fc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80059fe:	78fb      	ldrb	r3, [r7, #3]
 8005a00:	f003 030f 	and.w	r3, r3, #15
 8005a04:	68fa      	ldr	r2, [r7, #12]
 8005a06:	fa22 f303 	lsr.w	r3, r2, r3
 8005a0a:	01db      	lsls	r3, r3, #7
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	693a      	ldr	r2, [r7, #16]
 8005a10:	4313      	orrs	r3, r2
 8005a12:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005a14:	78fb      	ldrb	r3, [r7, #3]
 8005a16:	015a      	lsls	r2, r3, #5
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	4413      	add	r3, r2
 8005a1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	693a      	ldr	r2, [r7, #16]
 8005a24:	4013      	ands	r3, r2
 8005a26:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005a28:	68bb      	ldr	r3, [r7, #8]
}
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	371c      	adds	r7, #28
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a34:	4770      	bx	lr

08005a36 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005a36:	b480      	push	{r7}
 8005a38:	b083      	sub	sp, #12
 8005a3a:	af00      	add	r7, sp, #0
 8005a3c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	695b      	ldr	r3, [r3, #20]
 8005a42:	f003 0301 	and.w	r3, r3, #1
}
 8005a46:	4618      	mov	r0, r3
 8005a48:	370c      	adds	r7, #12
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a50:	4770      	bx	lr

08005a52 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8005a52:	b480      	push	{r7}
 8005a54:	b085      	sub	sp, #20
 8005a56:	af00      	add	r7, sp, #0
 8005a58:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	68fa      	ldr	r2, [r7, #12]
 8005a68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a6c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005a70:	f023 0307 	bic.w	r3, r3, #7
 8005a74:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	68fa      	ldr	r2, [r7, #12]
 8005a80:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a88:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005a8a:	2300      	movs	r3, #0
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3714      	adds	r7, #20
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, const uint8_t *psetup)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b085      	sub	sp, #20
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
 8005aa0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	333c      	adds	r3, #60	@ 0x3c
 8005aaa:	3304      	adds	r3, #4
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	4a1c      	ldr	r2, [pc, #112]	@ (8005b24 <USB_EP0_OutStart+0x8c>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d90a      	bls.n	8005ace <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005ac4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005ac8:	d101      	bne.n	8005ace <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 8005aca:	2300      	movs	r3, #0
 8005acc:	e024      	b.n	8005b18 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ad4:	461a      	mov	r2, r3
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ae0:	691b      	ldr	r3, [r3, #16]
 8005ae2:	68fa      	ldr	r2, [r7, #12]
 8005ae4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005ae8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005aec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005af4:	691b      	ldr	r3, [r3, #16]
 8005af6:	68fa      	ldr	r2, [r7, #12]
 8005af8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005afc:	f043 0318 	orr.w	r3, r3, #24
 8005b00:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	68fa      	ldr	r2, [r7, #12]
 8005b0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005b10:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8005b14:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8005b16:	2300      	movs	r3, #0
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	3714      	adds	r7, #20
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b22:	4770      	bx	lr
 8005b24:	4f54300a 	.word	0x4f54300a

08005b28 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b085      	sub	sp, #20
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005b30:	2300      	movs	r3, #0
 8005b32:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	3301      	adds	r3, #1
 8005b38:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b40:	d901      	bls.n	8005b46 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005b42:	2303      	movs	r3, #3
 8005b44:	e01b      	b.n	8005b7e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	691b      	ldr	r3, [r3, #16]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	daf2      	bge.n	8005b34 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	691b      	ldr	r3, [r3, #16]
 8005b56:	f043 0201 	orr.w	r2, r3, #1
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	3301      	adds	r3, #1
 8005b62:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b6a:	d901      	bls.n	8005b70 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005b6c:	2303      	movs	r3, #3
 8005b6e:	e006      	b.n	8005b7e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	691b      	ldr	r3, [r3, #16]
 8005b74:	f003 0301 	and.w	r3, r3, #1
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	d0f0      	beq.n	8005b5e <USB_CoreReset+0x36>

  return HAL_OK;
 8005b7c:	2300      	movs	r3, #0
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	3714      	adds	r7, #20
 8005b82:	46bd      	mov	sp, r7
 8005b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b88:	4770      	bx	lr
	...

08005b8c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b084      	sub	sp, #16
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
 8005b94:	460b      	mov	r3, r1
 8005b96:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005b98:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8005b9c:	f002 fdfa 	bl	8008794 <USBD_static_malloc>
 8005ba0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d109      	bne.n	8005bbc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	32b0      	adds	r2, #176	@ 0xb0
 8005bb2:	2100      	movs	r1, #0
 8005bb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005bb8:	2302      	movs	r3, #2
 8005bba:	e0d4      	b.n	8005d66 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8005bbc:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8005bc0:	2100      	movs	r1, #0
 8005bc2:	68f8      	ldr	r0, [r7, #12]
 8005bc4:	f002 fec2 	bl	800894c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	32b0      	adds	r2, #176	@ 0xb0
 8005bd2:	68f9      	ldr	r1, [r7, #12]
 8005bd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	32b0      	adds	r2, #176	@ 0xb0
 8005be2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	7c1b      	ldrb	r3, [r3, #16]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d138      	bne.n	8005c66 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005bf4:	4b5e      	ldr	r3, [pc, #376]	@ (8005d70 <USBD_CDC_Init+0x1e4>)
 8005bf6:	7819      	ldrb	r1, [r3, #0]
 8005bf8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005bfc:	2202      	movs	r2, #2
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f002 fbb4 	bl	800836c <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005c04:	4b5a      	ldr	r3, [pc, #360]	@ (8005d70 <USBD_CDC_Init+0x1e4>)
 8005c06:	781b      	ldrb	r3, [r3, #0]
 8005c08:	f003 020f 	and.w	r2, r3, #15
 8005c0c:	6879      	ldr	r1, [r7, #4]
 8005c0e:	4613      	mov	r3, r2
 8005c10:	009b      	lsls	r3, r3, #2
 8005c12:	4413      	add	r3, r2
 8005c14:	009b      	lsls	r3, r3, #2
 8005c16:	440b      	add	r3, r1
 8005c18:	3324      	adds	r3, #36	@ 0x24
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005c1e:	4b55      	ldr	r3, [pc, #340]	@ (8005d74 <USBD_CDC_Init+0x1e8>)
 8005c20:	7819      	ldrb	r1, [r3, #0]
 8005c22:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005c26:	2202      	movs	r2, #2
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f002 fb9f 	bl	800836c <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005c2e:	4b51      	ldr	r3, [pc, #324]	@ (8005d74 <USBD_CDC_Init+0x1e8>)
 8005c30:	781b      	ldrb	r3, [r3, #0]
 8005c32:	f003 020f 	and.w	r2, r3, #15
 8005c36:	6879      	ldr	r1, [r7, #4]
 8005c38:	4613      	mov	r3, r2
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	4413      	add	r3, r2
 8005c3e:	009b      	lsls	r3, r3, #2
 8005c40:	440b      	add	r3, r1
 8005c42:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005c46:	2201      	movs	r2, #1
 8005c48:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8005c4a:	4b4b      	ldr	r3, [pc, #300]	@ (8005d78 <USBD_CDC_Init+0x1ec>)
 8005c4c:	781b      	ldrb	r3, [r3, #0]
 8005c4e:	f003 020f 	and.w	r2, r3, #15
 8005c52:	6879      	ldr	r1, [r7, #4]
 8005c54:	4613      	mov	r3, r2
 8005c56:	009b      	lsls	r3, r3, #2
 8005c58:	4413      	add	r3, r2
 8005c5a:	009b      	lsls	r3, r3, #2
 8005c5c:	440b      	add	r3, r1
 8005c5e:	3326      	adds	r3, #38	@ 0x26
 8005c60:	2210      	movs	r2, #16
 8005c62:	801a      	strh	r2, [r3, #0]
 8005c64:	e035      	b.n	8005cd2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005c66:	4b42      	ldr	r3, [pc, #264]	@ (8005d70 <USBD_CDC_Init+0x1e4>)
 8005c68:	7819      	ldrb	r1, [r3, #0]
 8005c6a:	2340      	movs	r3, #64	@ 0x40
 8005c6c:	2202      	movs	r2, #2
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f002 fb7c 	bl	800836c <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005c74:	4b3e      	ldr	r3, [pc, #248]	@ (8005d70 <USBD_CDC_Init+0x1e4>)
 8005c76:	781b      	ldrb	r3, [r3, #0]
 8005c78:	f003 020f 	and.w	r2, r3, #15
 8005c7c:	6879      	ldr	r1, [r7, #4]
 8005c7e:	4613      	mov	r3, r2
 8005c80:	009b      	lsls	r3, r3, #2
 8005c82:	4413      	add	r3, r2
 8005c84:	009b      	lsls	r3, r3, #2
 8005c86:	440b      	add	r3, r1
 8005c88:	3324      	adds	r3, #36	@ 0x24
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005c8e:	4b39      	ldr	r3, [pc, #228]	@ (8005d74 <USBD_CDC_Init+0x1e8>)
 8005c90:	7819      	ldrb	r1, [r3, #0]
 8005c92:	2340      	movs	r3, #64	@ 0x40
 8005c94:	2202      	movs	r2, #2
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f002 fb68 	bl	800836c <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005c9c:	4b35      	ldr	r3, [pc, #212]	@ (8005d74 <USBD_CDC_Init+0x1e8>)
 8005c9e:	781b      	ldrb	r3, [r3, #0]
 8005ca0:	f003 020f 	and.w	r2, r3, #15
 8005ca4:	6879      	ldr	r1, [r7, #4]
 8005ca6:	4613      	mov	r3, r2
 8005ca8:	009b      	lsls	r3, r3, #2
 8005caa:	4413      	add	r3, r2
 8005cac:	009b      	lsls	r3, r3, #2
 8005cae:	440b      	add	r3, r1
 8005cb0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005cb8:	4b2f      	ldr	r3, [pc, #188]	@ (8005d78 <USBD_CDC_Init+0x1ec>)
 8005cba:	781b      	ldrb	r3, [r3, #0]
 8005cbc:	f003 020f 	and.w	r2, r3, #15
 8005cc0:	6879      	ldr	r1, [r7, #4]
 8005cc2:	4613      	mov	r3, r2
 8005cc4:	009b      	lsls	r3, r3, #2
 8005cc6:	4413      	add	r3, r2
 8005cc8:	009b      	lsls	r3, r3, #2
 8005cca:	440b      	add	r3, r1
 8005ccc:	3326      	adds	r3, #38	@ 0x26
 8005cce:	2210      	movs	r2, #16
 8005cd0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005cd2:	4b29      	ldr	r3, [pc, #164]	@ (8005d78 <USBD_CDC_Init+0x1ec>)
 8005cd4:	7819      	ldrb	r1, [r3, #0]
 8005cd6:	2308      	movs	r3, #8
 8005cd8:	2203      	movs	r2, #3
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f002 fb46 	bl	800836c <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8005ce0:	4b25      	ldr	r3, [pc, #148]	@ (8005d78 <USBD_CDC_Init+0x1ec>)
 8005ce2:	781b      	ldrb	r3, [r3, #0]
 8005ce4:	f003 020f 	and.w	r2, r3, #15
 8005ce8:	6879      	ldr	r1, [r7, #4]
 8005cea:	4613      	mov	r3, r2
 8005cec:	009b      	lsls	r3, r3, #2
 8005cee:	4413      	add	r3, r2
 8005cf0:	009b      	lsls	r3, r3, #2
 8005cf2:	440b      	add	r3, r1
 8005cf4:	3324      	adds	r3, #36	@ 0x24
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005d08:	687a      	ldr	r2, [r7, #4]
 8005d0a:	33b0      	adds	r3, #176	@ 0xb0
 8005d0c:	009b      	lsls	r3, r3, #2
 8005d0e:	4413      	add	r3, r2
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2200      	movs	r2, #0
 8005d22:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d101      	bne.n	8005d34 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8005d30:	2302      	movs	r3, #2
 8005d32:	e018      	b.n	8005d66 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	7c1b      	ldrb	r3, [r3, #16]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d10a      	bne.n	8005d52 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005d3c:	4b0d      	ldr	r3, [pc, #52]	@ (8005d74 <USBD_CDC_Init+0x1e8>)
 8005d3e:	7819      	ldrb	r1, [r3, #0]
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005d46:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f002 fc88 	bl	8008660 <USBD_LL_PrepareReceive>
 8005d50:	e008      	b.n	8005d64 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005d52:	4b08      	ldr	r3, [pc, #32]	@ (8005d74 <USBD_CDC_Init+0x1e8>)
 8005d54:	7819      	ldrb	r1, [r3, #0]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005d5c:	2340      	movs	r3, #64	@ 0x40
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f002 fc7e 	bl	8008660 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005d64:	2300      	movs	r3, #0
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	3710      	adds	r7, #16
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd80      	pop	{r7, pc}
 8005d6e:	bf00      	nop
 8005d70:	20000093 	.word	0x20000093
 8005d74:	20000094 	.word	0x20000094
 8005d78:	20000095 	.word	0x20000095

08005d7c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b082      	sub	sp, #8
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
 8005d84:	460b      	mov	r3, r1
 8005d86:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8005d88:	4b3a      	ldr	r3, [pc, #232]	@ (8005e74 <USBD_CDC_DeInit+0xf8>)
 8005d8a:	781b      	ldrb	r3, [r3, #0]
 8005d8c:	4619      	mov	r1, r3
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f002 fb2a 	bl	80083e8 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8005d94:	4b37      	ldr	r3, [pc, #220]	@ (8005e74 <USBD_CDC_DeInit+0xf8>)
 8005d96:	781b      	ldrb	r3, [r3, #0]
 8005d98:	f003 020f 	and.w	r2, r3, #15
 8005d9c:	6879      	ldr	r1, [r7, #4]
 8005d9e:	4613      	mov	r3, r2
 8005da0:	009b      	lsls	r3, r3, #2
 8005da2:	4413      	add	r3, r2
 8005da4:	009b      	lsls	r3, r3, #2
 8005da6:	440b      	add	r3, r1
 8005da8:	3324      	adds	r3, #36	@ 0x24
 8005daa:	2200      	movs	r2, #0
 8005dac:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8005dae:	4b32      	ldr	r3, [pc, #200]	@ (8005e78 <USBD_CDC_DeInit+0xfc>)
 8005db0:	781b      	ldrb	r3, [r3, #0]
 8005db2:	4619      	mov	r1, r3
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f002 fb17 	bl	80083e8 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8005dba:	4b2f      	ldr	r3, [pc, #188]	@ (8005e78 <USBD_CDC_DeInit+0xfc>)
 8005dbc:	781b      	ldrb	r3, [r3, #0]
 8005dbe:	f003 020f 	and.w	r2, r3, #15
 8005dc2:	6879      	ldr	r1, [r7, #4]
 8005dc4:	4613      	mov	r3, r2
 8005dc6:	009b      	lsls	r3, r3, #2
 8005dc8:	4413      	add	r3, r2
 8005dca:	009b      	lsls	r3, r3, #2
 8005dcc:	440b      	add	r3, r1
 8005dce:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8005dd6:	4b29      	ldr	r3, [pc, #164]	@ (8005e7c <USBD_CDC_DeInit+0x100>)
 8005dd8:	781b      	ldrb	r3, [r3, #0]
 8005dda:	4619      	mov	r1, r3
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f002 fb03 	bl	80083e8 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8005de2:	4b26      	ldr	r3, [pc, #152]	@ (8005e7c <USBD_CDC_DeInit+0x100>)
 8005de4:	781b      	ldrb	r3, [r3, #0]
 8005de6:	f003 020f 	and.w	r2, r3, #15
 8005dea:	6879      	ldr	r1, [r7, #4]
 8005dec:	4613      	mov	r3, r2
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	4413      	add	r3, r2
 8005df2:	009b      	lsls	r3, r3, #2
 8005df4:	440b      	add	r3, r1
 8005df6:	3324      	adds	r3, #36	@ 0x24
 8005df8:	2200      	movs	r2, #0
 8005dfa:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8005dfc:	4b1f      	ldr	r3, [pc, #124]	@ (8005e7c <USBD_CDC_DeInit+0x100>)
 8005dfe:	781b      	ldrb	r3, [r3, #0]
 8005e00:	f003 020f 	and.w	r2, r3, #15
 8005e04:	6879      	ldr	r1, [r7, #4]
 8005e06:	4613      	mov	r3, r2
 8005e08:	009b      	lsls	r3, r3, #2
 8005e0a:	4413      	add	r3, r2
 8005e0c:	009b      	lsls	r3, r3, #2
 8005e0e:	440b      	add	r3, r1
 8005e10:	3326      	adds	r3, #38	@ 0x26
 8005e12:	2200      	movs	r2, #0
 8005e14:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	32b0      	adds	r2, #176	@ 0xb0
 8005e20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d01f      	beq.n	8005e68 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005e2e:	687a      	ldr	r2, [r7, #4]
 8005e30:	33b0      	adds	r3, #176	@ 0xb0
 8005e32:	009b      	lsls	r3, r3, #2
 8005e34:	4413      	add	r3, r2
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	32b0      	adds	r2, #176	@ 0xb0
 8005e46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	f002 fcb0 	bl	80087b0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	32b0      	adds	r2, #176	@ 0xb0
 8005e5a:	2100      	movs	r1, #0
 8005e5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2200      	movs	r2, #0
 8005e64:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005e68:	2300      	movs	r3, #0
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3708      	adds	r7, #8
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}
 8005e72:	bf00      	nop
 8005e74:	20000093 	.word	0x20000093
 8005e78:	20000094 	.word	0x20000094
 8005e7c:	20000095 	.word	0x20000095

08005e80 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b086      	sub	sp, #24
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
 8005e88:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	32b0      	adds	r2, #176	@ 0xb0
 8005e94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e98:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d101      	bne.n	8005eb0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8005eac:	2303      	movs	r3, #3
 8005eae:	e0bf      	b.n	8006030 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	781b      	ldrb	r3, [r3, #0]
 8005eb4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d050      	beq.n	8005f5e <USBD_CDC_Setup+0xde>
 8005ebc:	2b20      	cmp	r3, #32
 8005ebe:	f040 80af 	bne.w	8006020 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	88db      	ldrh	r3, [r3, #6]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d03a      	beq.n	8005f40 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	781b      	ldrb	r3, [r3, #0]
 8005ece:	b25b      	sxtb	r3, r3
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	da1b      	bge.n	8005f0c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005eda:	687a      	ldr	r2, [r7, #4]
 8005edc:	33b0      	adds	r3, #176	@ 0xb0
 8005ede:	009b      	lsls	r3, r3, #2
 8005ee0:	4413      	add	r3, r2
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	683a      	ldr	r2, [r7, #0]
 8005ee8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8005eea:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005eec:	683a      	ldr	r2, [r7, #0]
 8005eee:	88d2      	ldrh	r2, [r2, #6]
 8005ef0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	88db      	ldrh	r3, [r3, #6]
 8005ef6:	2b07      	cmp	r3, #7
 8005ef8:	bf28      	it	cs
 8005efa:	2307      	movcs	r3, #7
 8005efc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	89fa      	ldrh	r2, [r7, #14]
 8005f02:	4619      	mov	r1, r3
 8005f04:	6878      	ldr	r0, [r7, #4]
 8005f06:	f001 fd7d 	bl	8007a04 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8005f0a:	e090      	b.n	800602e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	785a      	ldrb	r2, [r3, #1]
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	88db      	ldrh	r3, [r3, #6]
 8005f1a:	2b3f      	cmp	r3, #63	@ 0x3f
 8005f1c:	d803      	bhi.n	8005f26 <USBD_CDC_Setup+0xa6>
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	88db      	ldrh	r3, [r3, #6]
 8005f22:	b2da      	uxtb	r2, r3
 8005f24:	e000      	b.n	8005f28 <USBD_CDC_Setup+0xa8>
 8005f26:	2240      	movs	r2, #64	@ 0x40
 8005f28:	693b      	ldr	r3, [r7, #16]
 8005f2a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8005f2e:	6939      	ldr	r1, [r7, #16]
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8005f36:	461a      	mov	r2, r3
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f001 fd8f 	bl	8007a5c <USBD_CtlPrepareRx>
      break;
 8005f3e:	e076      	b.n	800602e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	33b0      	adds	r3, #176	@ 0xb0
 8005f4a:	009b      	lsls	r3, r3, #2
 8005f4c:	4413      	add	r3, r2
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	683a      	ldr	r2, [r7, #0]
 8005f54:	7850      	ldrb	r0, [r2, #1]
 8005f56:	2200      	movs	r2, #0
 8005f58:	6839      	ldr	r1, [r7, #0]
 8005f5a:	4798      	blx	r3
      break;
 8005f5c:	e067      	b.n	800602e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	785b      	ldrb	r3, [r3, #1]
 8005f62:	2b0b      	cmp	r3, #11
 8005f64:	d851      	bhi.n	800600a <USBD_CDC_Setup+0x18a>
 8005f66:	a201      	add	r2, pc, #4	@ (adr r2, 8005f6c <USBD_CDC_Setup+0xec>)
 8005f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f6c:	08005f9d 	.word	0x08005f9d
 8005f70:	08006019 	.word	0x08006019
 8005f74:	0800600b 	.word	0x0800600b
 8005f78:	0800600b 	.word	0x0800600b
 8005f7c:	0800600b 	.word	0x0800600b
 8005f80:	0800600b 	.word	0x0800600b
 8005f84:	0800600b 	.word	0x0800600b
 8005f88:	0800600b 	.word	0x0800600b
 8005f8c:	0800600b 	.word	0x0800600b
 8005f90:	0800600b 	.word	0x0800600b
 8005f94:	08005fc7 	.word	0x08005fc7
 8005f98:	08005ff1 	.word	0x08005ff1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005fa2:	b2db      	uxtb	r3, r3
 8005fa4:	2b03      	cmp	r3, #3
 8005fa6:	d107      	bne.n	8005fb8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005fa8:	f107 030a 	add.w	r3, r7, #10
 8005fac:	2202      	movs	r2, #2
 8005fae:	4619      	mov	r1, r3
 8005fb0:	6878      	ldr	r0, [r7, #4]
 8005fb2:	f001 fd27 	bl	8007a04 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005fb6:	e032      	b.n	800601e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005fb8:	6839      	ldr	r1, [r7, #0]
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	f001 fca5 	bl	800790a <USBD_CtlError>
            ret = USBD_FAIL;
 8005fc0:	2303      	movs	r3, #3
 8005fc2:	75fb      	strb	r3, [r7, #23]
          break;
 8005fc4:	e02b      	b.n	800601e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005fcc:	b2db      	uxtb	r3, r3
 8005fce:	2b03      	cmp	r3, #3
 8005fd0:	d107      	bne.n	8005fe2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005fd2:	f107 030d 	add.w	r3, r7, #13
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	4619      	mov	r1, r3
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f001 fd12 	bl	8007a04 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005fe0:	e01d      	b.n	800601e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005fe2:	6839      	ldr	r1, [r7, #0]
 8005fe4:	6878      	ldr	r0, [r7, #4]
 8005fe6:	f001 fc90 	bl	800790a <USBD_CtlError>
            ret = USBD_FAIL;
 8005fea:	2303      	movs	r3, #3
 8005fec:	75fb      	strb	r3, [r7, #23]
          break;
 8005fee:	e016      	b.n	800601e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005ff6:	b2db      	uxtb	r3, r3
 8005ff8:	2b03      	cmp	r3, #3
 8005ffa:	d00f      	beq.n	800601c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8005ffc:	6839      	ldr	r1, [r7, #0]
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f001 fc83 	bl	800790a <USBD_CtlError>
            ret = USBD_FAIL;
 8006004:	2303      	movs	r3, #3
 8006006:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006008:	e008      	b.n	800601c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800600a:	6839      	ldr	r1, [r7, #0]
 800600c:	6878      	ldr	r0, [r7, #4]
 800600e:	f001 fc7c 	bl	800790a <USBD_CtlError>
          ret = USBD_FAIL;
 8006012:	2303      	movs	r3, #3
 8006014:	75fb      	strb	r3, [r7, #23]
          break;
 8006016:	e002      	b.n	800601e <USBD_CDC_Setup+0x19e>
          break;
 8006018:	bf00      	nop
 800601a:	e008      	b.n	800602e <USBD_CDC_Setup+0x1ae>
          break;
 800601c:	bf00      	nop
      }
      break;
 800601e:	e006      	b.n	800602e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006020:	6839      	ldr	r1, [r7, #0]
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f001 fc71 	bl	800790a <USBD_CtlError>
      ret = USBD_FAIL;
 8006028:	2303      	movs	r3, #3
 800602a:	75fb      	strb	r3, [r7, #23]
      break;
 800602c:	bf00      	nop
  }

  return (uint8_t)ret;
 800602e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006030:	4618      	mov	r0, r3
 8006032:	3718      	adds	r7, #24
 8006034:	46bd      	mov	sp, r7
 8006036:	bd80      	pop	{r7, pc}

08006038 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b084      	sub	sp, #16
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
 8006040:	460b      	mov	r3, r1
 8006042:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800604a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	32b0      	adds	r2, #176	@ 0xb0
 8006056:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d101      	bne.n	8006062 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800605e:	2303      	movs	r3, #3
 8006060:	e065      	b.n	800612e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	32b0      	adds	r2, #176	@ 0xb0
 800606c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006070:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006072:	78fb      	ldrb	r3, [r7, #3]
 8006074:	f003 020f 	and.w	r2, r3, #15
 8006078:	6879      	ldr	r1, [r7, #4]
 800607a:	4613      	mov	r3, r2
 800607c:	009b      	lsls	r3, r3, #2
 800607e:	4413      	add	r3, r2
 8006080:	009b      	lsls	r3, r3, #2
 8006082:	440b      	add	r3, r1
 8006084:	3318      	adds	r3, #24
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d02f      	beq.n	80060ec <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800608c:	78fb      	ldrb	r3, [r7, #3]
 800608e:	f003 020f 	and.w	r2, r3, #15
 8006092:	6879      	ldr	r1, [r7, #4]
 8006094:	4613      	mov	r3, r2
 8006096:	009b      	lsls	r3, r3, #2
 8006098:	4413      	add	r3, r2
 800609a:	009b      	lsls	r3, r3, #2
 800609c:	440b      	add	r3, r1
 800609e:	3318      	adds	r3, #24
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	78fb      	ldrb	r3, [r7, #3]
 80060a4:	f003 010f 	and.w	r1, r3, #15
 80060a8:	68f8      	ldr	r0, [r7, #12]
 80060aa:	460b      	mov	r3, r1
 80060ac:	00db      	lsls	r3, r3, #3
 80060ae:	440b      	add	r3, r1
 80060b0:	009b      	lsls	r3, r3, #2
 80060b2:	4403      	add	r3, r0
 80060b4:	331c      	adds	r3, #28
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	fbb2 f1f3 	udiv	r1, r2, r3
 80060bc:	fb01 f303 	mul.w	r3, r1, r3
 80060c0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d112      	bne.n	80060ec <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80060c6:	78fb      	ldrb	r3, [r7, #3]
 80060c8:	f003 020f 	and.w	r2, r3, #15
 80060cc:	6879      	ldr	r1, [r7, #4]
 80060ce:	4613      	mov	r3, r2
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	4413      	add	r3, r2
 80060d4:	009b      	lsls	r3, r3, #2
 80060d6:	440b      	add	r3, r1
 80060d8:	3318      	adds	r3, #24
 80060da:	2200      	movs	r2, #0
 80060dc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80060de:	78f9      	ldrb	r1, [r7, #3]
 80060e0:	2300      	movs	r3, #0
 80060e2:	2200      	movs	r2, #0
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	f002 fa83 	bl	80085f0 <USBD_LL_Transmit>
 80060ea:	e01f      	b.n	800612c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	2200      	movs	r2, #0
 80060f0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80060fa:	687a      	ldr	r2, [r7, #4]
 80060fc:	33b0      	adds	r3, #176	@ 0xb0
 80060fe:	009b      	lsls	r3, r3, #2
 8006100:	4413      	add	r3, r2
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	691b      	ldr	r3, [r3, #16]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d010      	beq.n	800612c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006110:	687a      	ldr	r2, [r7, #4]
 8006112:	33b0      	adds	r3, #176	@ 0xb0
 8006114:	009b      	lsls	r3, r3, #2
 8006116:	4413      	add	r3, r2
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	691b      	ldr	r3, [r3, #16]
 800611c:	68ba      	ldr	r2, [r7, #8]
 800611e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8006122:	68ba      	ldr	r2, [r7, #8]
 8006124:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006128:	78fa      	ldrb	r2, [r7, #3]
 800612a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800612c:	2300      	movs	r3, #0
}
 800612e:	4618      	mov	r0, r3
 8006130:	3710      	adds	r7, #16
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}

08006136 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006136:	b580      	push	{r7, lr}
 8006138:	b084      	sub	sp, #16
 800613a:	af00      	add	r7, sp, #0
 800613c:	6078      	str	r0, [r7, #4]
 800613e:	460b      	mov	r3, r1
 8006140:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	32b0      	adds	r2, #176	@ 0xb0
 800614c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006150:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	32b0      	adds	r2, #176	@ 0xb0
 800615c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d101      	bne.n	8006168 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006164:	2303      	movs	r3, #3
 8006166:	e01a      	b.n	800619e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006168:	78fb      	ldrb	r3, [r7, #3]
 800616a:	4619      	mov	r1, r3
 800616c:	6878      	ldr	r0, [r7, #4]
 800616e:	f002 faaf 	bl	80086d0 <USBD_LL_GetRxDataSize>
 8006172:	4602      	mov	r2, r0
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006180:	687a      	ldr	r2, [r7, #4]
 8006182:	33b0      	adds	r3, #176	@ 0xb0
 8006184:	009b      	lsls	r3, r3, #2
 8006186:	4413      	add	r3, r2
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	68db      	ldr	r3, [r3, #12]
 800618c:	68fa      	ldr	r2, [r7, #12]
 800618e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006192:	68fa      	ldr	r2, [r7, #12]
 8006194:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006198:	4611      	mov	r1, r2
 800619a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800619c:	2300      	movs	r3, #0
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3710      	adds	r7, #16
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}

080061a6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80061a6:	b580      	push	{r7, lr}
 80061a8:	b084      	sub	sp, #16
 80061aa:	af00      	add	r7, sp, #0
 80061ac:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	32b0      	adds	r2, #176	@ 0xb0
 80061b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061bc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d101      	bne.n	80061c8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80061c4:	2303      	movs	r3, #3
 80061c6:	e024      	b.n	8006212 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80061ce:	687a      	ldr	r2, [r7, #4]
 80061d0:	33b0      	adds	r3, #176	@ 0xb0
 80061d2:	009b      	lsls	r3, r3, #2
 80061d4:	4413      	add	r3, r2
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d019      	beq.n	8006210 <USBD_CDC_EP0_RxReady+0x6a>
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80061e2:	2bff      	cmp	r3, #255	@ 0xff
 80061e4:	d014      	beq.n	8006210 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80061ec:	687a      	ldr	r2, [r7, #4]
 80061ee:	33b0      	adds	r3, #176	@ 0xb0
 80061f0:	009b      	lsls	r3, r3, #2
 80061f2:	4413      	add	r3, r2
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	68fa      	ldr	r2, [r7, #12]
 80061fa:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80061fe:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006200:	68fa      	ldr	r2, [r7, #12]
 8006202:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006206:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	22ff      	movs	r2, #255	@ 0xff
 800620c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006210:	2300      	movs	r3, #0
}
 8006212:	4618      	mov	r0, r3
 8006214:	3710      	adds	r7, #16
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}
	...

0800621c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b086      	sub	sp, #24
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006224:	2182      	movs	r1, #130	@ 0x82
 8006226:	4818      	ldr	r0, [pc, #96]	@ (8006288 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006228:	f000 fd0f 	bl	8006c4a <USBD_GetEpDesc>
 800622c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800622e:	2101      	movs	r1, #1
 8006230:	4815      	ldr	r0, [pc, #84]	@ (8006288 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006232:	f000 fd0a 	bl	8006c4a <USBD_GetEpDesc>
 8006236:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006238:	2181      	movs	r1, #129	@ 0x81
 800623a:	4813      	ldr	r0, [pc, #76]	@ (8006288 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800623c:	f000 fd05 	bl	8006c4a <USBD_GetEpDesc>
 8006240:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d002      	beq.n	800624e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	2210      	movs	r2, #16
 800624c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d006      	beq.n	8006262 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	2200      	movs	r2, #0
 8006258:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800625c:	711a      	strb	r2, [r3, #4]
 800625e:	2200      	movs	r2, #0
 8006260:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d006      	beq.n	8006276 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2200      	movs	r2, #0
 800626c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006270:	711a      	strb	r2, [r3, #4]
 8006272:	2200      	movs	r2, #0
 8006274:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2243      	movs	r2, #67	@ 0x43
 800627a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800627c:	4b02      	ldr	r3, [pc, #8]	@ (8006288 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800627e:	4618      	mov	r0, r3
 8006280:	3718      	adds	r7, #24
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
 8006286:	bf00      	nop
 8006288:	20000050 	.word	0x20000050

0800628c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b086      	sub	sp, #24
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006294:	2182      	movs	r1, #130	@ 0x82
 8006296:	4818      	ldr	r0, [pc, #96]	@ (80062f8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006298:	f000 fcd7 	bl	8006c4a <USBD_GetEpDesc>
 800629c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800629e:	2101      	movs	r1, #1
 80062a0:	4815      	ldr	r0, [pc, #84]	@ (80062f8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80062a2:	f000 fcd2 	bl	8006c4a <USBD_GetEpDesc>
 80062a6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80062a8:	2181      	movs	r1, #129	@ 0x81
 80062aa:	4813      	ldr	r0, [pc, #76]	@ (80062f8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80062ac:	f000 fccd 	bl	8006c4a <USBD_GetEpDesc>
 80062b0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d002      	beq.n	80062be <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	2210      	movs	r2, #16
 80062bc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d006      	beq.n	80062d2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	2200      	movs	r2, #0
 80062c8:	711a      	strb	r2, [r3, #4]
 80062ca:	2200      	movs	r2, #0
 80062cc:	f042 0202 	orr.w	r2, r2, #2
 80062d0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d006      	beq.n	80062e6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2200      	movs	r2, #0
 80062dc:	711a      	strb	r2, [r3, #4]
 80062de:	2200      	movs	r2, #0
 80062e0:	f042 0202 	orr.w	r2, r2, #2
 80062e4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2243      	movs	r2, #67	@ 0x43
 80062ea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80062ec:	4b02      	ldr	r3, [pc, #8]	@ (80062f8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3718      	adds	r7, #24
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}
 80062f6:	bf00      	nop
 80062f8:	20000050 	.word	0x20000050

080062fc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b086      	sub	sp, #24
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006304:	2182      	movs	r1, #130	@ 0x82
 8006306:	4818      	ldr	r0, [pc, #96]	@ (8006368 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006308:	f000 fc9f 	bl	8006c4a <USBD_GetEpDesc>
 800630c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800630e:	2101      	movs	r1, #1
 8006310:	4815      	ldr	r0, [pc, #84]	@ (8006368 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006312:	f000 fc9a 	bl	8006c4a <USBD_GetEpDesc>
 8006316:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006318:	2181      	movs	r1, #129	@ 0x81
 800631a:	4813      	ldr	r0, [pc, #76]	@ (8006368 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800631c:	f000 fc95 	bl	8006c4a <USBD_GetEpDesc>
 8006320:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d002      	beq.n	800632e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	2210      	movs	r2, #16
 800632c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d006      	beq.n	8006342 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	2200      	movs	r2, #0
 8006338:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800633c:	711a      	strb	r2, [r3, #4]
 800633e:	2200      	movs	r2, #0
 8006340:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d006      	beq.n	8006356 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2200      	movs	r2, #0
 800634c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006350:	711a      	strb	r2, [r3, #4]
 8006352:	2200      	movs	r2, #0
 8006354:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2243      	movs	r2, #67	@ 0x43
 800635a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800635c:	4b02      	ldr	r3, [pc, #8]	@ (8006368 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800635e:	4618      	mov	r0, r3
 8006360:	3718      	adds	r7, #24
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}
 8006366:	bf00      	nop
 8006368:	20000050 	.word	0x20000050

0800636c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800636c:	b480      	push	{r7}
 800636e:	b083      	sub	sp, #12
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	220a      	movs	r2, #10
 8006378:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800637a:	4b03      	ldr	r3, [pc, #12]	@ (8006388 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800637c:	4618      	mov	r0, r3
 800637e:	370c      	adds	r7, #12
 8006380:	46bd      	mov	sp, r7
 8006382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006386:	4770      	bx	lr
 8006388:	2000000c 	.word	0x2000000c

0800638c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800638c:	b480      	push	{r7}
 800638e:	b083      	sub	sp, #12
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d101      	bne.n	80063a0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800639c:	2303      	movs	r3, #3
 800639e:	e009      	b.n	80063b4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	33b0      	adds	r3, #176	@ 0xb0
 80063aa:	009b      	lsls	r3, r3, #2
 80063ac:	4413      	add	r3, r2
 80063ae:	683a      	ldr	r2, [r7, #0]
 80063b0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80063b2:	2300      	movs	r3, #0
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	370c      	adds	r7, #12
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr

080063c0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80063c0:	b480      	push	{r7}
 80063c2:	b087      	sub	sp, #28
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	60f8      	str	r0, [r7, #12]
 80063c8:	60b9      	str	r1, [r7, #8]
 80063ca:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	32b0      	adds	r2, #176	@ 0xb0
 80063d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063da:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d101      	bne.n	80063e6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80063e2:	2303      	movs	r3, #3
 80063e4:	e008      	b.n	80063f8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80063e6:	697b      	ldr	r3, [r7, #20]
 80063e8:	68ba      	ldr	r2, [r7, #8]
 80063ea:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	687a      	ldr	r2, [r7, #4]
 80063f2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80063f6:	2300      	movs	r3, #0
}
 80063f8:	4618      	mov	r0, r3
 80063fa:	371c      	adds	r7, #28
 80063fc:	46bd      	mov	sp, r7
 80063fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006402:	4770      	bx	lr

08006404 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006404:	b480      	push	{r7}
 8006406:	b085      	sub	sp, #20
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
 800640c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	32b0      	adds	r2, #176	@ 0xb0
 8006418:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800641c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d101      	bne.n	8006428 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006424:	2303      	movs	r3, #3
 8006426:	e004      	b.n	8006432 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	683a      	ldr	r2, [r7, #0]
 800642c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8006430:	2300      	movs	r3, #0
}
 8006432:	4618      	mov	r0, r3
 8006434:	3714      	adds	r7, #20
 8006436:	46bd      	mov	sp, r7
 8006438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643c:	4770      	bx	lr
	...

08006440 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b084      	sub	sp, #16
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	32b0      	adds	r2, #176	@ 0xb0
 8006452:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006456:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	32b0      	adds	r2, #176	@ 0xb0
 8006462:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d101      	bne.n	800646e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800646a:	2303      	movs	r3, #3
 800646c:	e018      	b.n	80064a0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	7c1b      	ldrb	r3, [r3, #16]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d10a      	bne.n	800648c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006476:	4b0c      	ldr	r3, [pc, #48]	@ (80064a8 <USBD_CDC_ReceivePacket+0x68>)
 8006478:	7819      	ldrb	r1, [r3, #0]
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006480:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f002 f8eb 	bl	8008660 <USBD_LL_PrepareReceive>
 800648a:	e008      	b.n	800649e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800648c:	4b06      	ldr	r3, [pc, #24]	@ (80064a8 <USBD_CDC_ReceivePacket+0x68>)
 800648e:	7819      	ldrb	r1, [r3, #0]
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006496:	2340      	movs	r3, #64	@ 0x40
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	f002 f8e1 	bl	8008660 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800649e:	2300      	movs	r3, #0
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	3710      	adds	r7, #16
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}
 80064a8:	20000094 	.word	0x20000094

080064ac <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b086      	sub	sp, #24
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	60f8      	str	r0, [r7, #12]
 80064b4:	60b9      	str	r1, [r7, #8]
 80064b6:	4613      	mov	r3, r2
 80064b8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d101      	bne.n	80064c4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80064c0:	2303      	movs	r3, #3
 80064c2:	e01f      	b.n	8006504 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2200      	movs	r2, #0
 80064c8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2200      	movs	r2, #0
 80064d0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2200      	movs	r2, #0
 80064d8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d003      	beq.n	80064ea <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	68ba      	ldr	r2, [r7, #8]
 80064e6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2201      	movs	r2, #1
 80064ee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	79fa      	ldrb	r2, [r7, #7]
 80064f6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80064f8:	68f8      	ldr	r0, [r7, #12]
 80064fa:	f001 feb9 	bl	8008270 <USBD_LL_Init>
 80064fe:	4603      	mov	r3, r0
 8006500:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006502:	7dfb      	ldrb	r3, [r7, #23]
}
 8006504:	4618      	mov	r0, r3
 8006506:	3718      	adds	r7, #24
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}

0800650c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b084      	sub	sp, #16
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006516:	2300      	movs	r3, #0
 8006518:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d101      	bne.n	8006524 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006520:	2303      	movs	r3, #3
 8006522:	e025      	b.n	8006570 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	683a      	ldr	r2, [r7, #0]
 8006528:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	32ae      	adds	r2, #174	@ 0xae
 8006536:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800653a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800653c:	2b00      	cmp	r3, #0
 800653e:	d00f      	beq.n	8006560 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	32ae      	adds	r2, #174	@ 0xae
 800654a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800654e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006550:	f107 020e 	add.w	r2, r7, #14
 8006554:	4610      	mov	r0, r2
 8006556:	4798      	blx	r3
 8006558:	4602      	mov	r2, r0
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8006566:	1c5a      	adds	r2, r3, #1
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800656e:	2300      	movs	r3, #0
}
 8006570:	4618      	mov	r0, r3
 8006572:	3710      	adds	r7, #16
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}

08006578 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b082      	sub	sp, #8
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f001 fec1 	bl	8008308 <USBD_LL_Start>
 8006586:	4603      	mov	r3, r0
}
 8006588:	4618      	mov	r0, r3
 800658a:	3708      	adds	r7, #8
 800658c:	46bd      	mov	sp, r7
 800658e:	bd80      	pop	{r7, pc}

08006590 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006598:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800659a:	4618      	mov	r0, r3
 800659c:	370c      	adds	r7, #12
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr

080065a6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80065a6:	b580      	push	{r7, lr}
 80065a8:	b084      	sub	sp, #16
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
 80065ae:	460b      	mov	r3, r1
 80065b0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80065b2:	2300      	movs	r3, #0
 80065b4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d009      	beq.n	80065d4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	78fa      	ldrb	r2, [r7, #3]
 80065ca:	4611      	mov	r1, r2
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	4798      	blx	r3
 80065d0:	4603      	mov	r3, r0
 80065d2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80065d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3710      	adds	r7, #16
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}

080065de <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80065de:	b580      	push	{r7, lr}
 80065e0:	b084      	sub	sp, #16
 80065e2:	af00      	add	r7, sp, #0
 80065e4:	6078      	str	r0, [r7, #4]
 80065e6:	460b      	mov	r3, r1
 80065e8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80065ea:	2300      	movs	r3, #0
 80065ec:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	78fa      	ldrb	r2, [r7, #3]
 80065f8:	4611      	mov	r1, r2
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	4798      	blx	r3
 80065fe:	4603      	mov	r3, r0
 8006600:	2b00      	cmp	r3, #0
 8006602:	d001      	beq.n	8006608 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006604:	2303      	movs	r3, #3
 8006606:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006608:	7bfb      	ldrb	r3, [r7, #15]
}
 800660a:	4618      	mov	r0, r3
 800660c:	3710      	adds	r7, #16
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}

08006612 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006612:	b580      	push	{r7, lr}
 8006614:	b084      	sub	sp, #16
 8006616:	af00      	add	r7, sp, #0
 8006618:	6078      	str	r0, [r7, #4]
 800661a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006622:	6839      	ldr	r1, [r7, #0]
 8006624:	4618      	mov	r0, r3
 8006626:	f001 f936 	bl	8007896 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2201      	movs	r2, #1
 800662e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8006638:	461a      	mov	r2, r3
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006646:	f003 031f 	and.w	r3, r3, #31
 800664a:	2b02      	cmp	r3, #2
 800664c:	d01a      	beq.n	8006684 <USBD_LL_SetupStage+0x72>
 800664e:	2b02      	cmp	r3, #2
 8006650:	d822      	bhi.n	8006698 <USBD_LL_SetupStage+0x86>
 8006652:	2b00      	cmp	r3, #0
 8006654:	d002      	beq.n	800665c <USBD_LL_SetupStage+0x4a>
 8006656:	2b01      	cmp	r3, #1
 8006658:	d00a      	beq.n	8006670 <USBD_LL_SetupStage+0x5e>
 800665a:	e01d      	b.n	8006698 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006662:	4619      	mov	r1, r3
 8006664:	6878      	ldr	r0, [r7, #4]
 8006666:	f000 fb63 	bl	8006d30 <USBD_StdDevReq>
 800666a:	4603      	mov	r3, r0
 800666c:	73fb      	strb	r3, [r7, #15]
      break;
 800666e:	e020      	b.n	80066b2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006676:	4619      	mov	r1, r3
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f000 fbcb 	bl	8006e14 <USBD_StdItfReq>
 800667e:	4603      	mov	r3, r0
 8006680:	73fb      	strb	r3, [r7, #15]
      break;
 8006682:	e016      	b.n	80066b2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800668a:	4619      	mov	r1, r3
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	f000 fc2d 	bl	8006eec <USBD_StdEPReq>
 8006692:	4603      	mov	r3, r0
 8006694:	73fb      	strb	r3, [r7, #15]
      break;
 8006696:	e00c      	b.n	80066b2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800669e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	4619      	mov	r1, r3
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f001 fed4 	bl	8008454 <USBD_LL_StallEP>
 80066ac:	4603      	mov	r3, r0
 80066ae:	73fb      	strb	r3, [r7, #15]
      break;
 80066b0:	bf00      	nop
  }

  return ret;
 80066b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3710      	adds	r7, #16
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b086      	sub	sp, #24
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	60f8      	str	r0, [r7, #12]
 80066c4:	460b      	mov	r3, r1
 80066c6:	607a      	str	r2, [r7, #4]
 80066c8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80066ca:	2300      	movs	r3, #0
 80066cc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80066ce:	7afb      	ldrb	r3, [r7, #11]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d16e      	bne.n	80067b2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80066da:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80066e2:	2b03      	cmp	r3, #3
 80066e4:	f040 8098 	bne.w	8006818 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	689a      	ldr	r2, [r3, #8]
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	68db      	ldr	r3, [r3, #12]
 80066f0:	429a      	cmp	r2, r3
 80066f2:	d913      	bls.n	800671c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	689a      	ldr	r2, [r3, #8]
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	1ad2      	subs	r2, r2, r3
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	68da      	ldr	r2, [r3, #12]
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	4293      	cmp	r3, r2
 800670c:	bf28      	it	cs
 800670e:	4613      	movcs	r3, r2
 8006710:	461a      	mov	r2, r3
 8006712:	6879      	ldr	r1, [r7, #4]
 8006714:	68f8      	ldr	r0, [r7, #12]
 8006716:	f001 f9be 	bl	8007a96 <USBD_CtlContinueRx>
 800671a:	e07d      	b.n	8006818 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006722:	f003 031f 	and.w	r3, r3, #31
 8006726:	2b02      	cmp	r3, #2
 8006728:	d014      	beq.n	8006754 <USBD_LL_DataOutStage+0x98>
 800672a:	2b02      	cmp	r3, #2
 800672c:	d81d      	bhi.n	800676a <USBD_LL_DataOutStage+0xae>
 800672e:	2b00      	cmp	r3, #0
 8006730:	d002      	beq.n	8006738 <USBD_LL_DataOutStage+0x7c>
 8006732:	2b01      	cmp	r3, #1
 8006734:	d003      	beq.n	800673e <USBD_LL_DataOutStage+0x82>
 8006736:	e018      	b.n	800676a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8006738:	2300      	movs	r3, #0
 800673a:	75bb      	strb	r3, [r7, #22]
            break;
 800673c:	e018      	b.n	8006770 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006744:	b2db      	uxtb	r3, r3
 8006746:	4619      	mov	r1, r3
 8006748:	68f8      	ldr	r0, [r7, #12]
 800674a:	f000 fa64 	bl	8006c16 <USBD_CoreFindIF>
 800674e:	4603      	mov	r3, r0
 8006750:	75bb      	strb	r3, [r7, #22]
            break;
 8006752:	e00d      	b.n	8006770 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800675a:	b2db      	uxtb	r3, r3
 800675c:	4619      	mov	r1, r3
 800675e:	68f8      	ldr	r0, [r7, #12]
 8006760:	f000 fa66 	bl	8006c30 <USBD_CoreFindEP>
 8006764:	4603      	mov	r3, r0
 8006766:	75bb      	strb	r3, [r7, #22]
            break;
 8006768:	e002      	b.n	8006770 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800676a:	2300      	movs	r3, #0
 800676c:	75bb      	strb	r3, [r7, #22]
            break;
 800676e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8006770:	7dbb      	ldrb	r3, [r7, #22]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d119      	bne.n	80067aa <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800677c:	b2db      	uxtb	r3, r3
 800677e:	2b03      	cmp	r3, #3
 8006780:	d113      	bne.n	80067aa <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8006782:	7dba      	ldrb	r2, [r7, #22]
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	32ae      	adds	r2, #174	@ 0xae
 8006788:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800678c:	691b      	ldr	r3, [r3, #16]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d00b      	beq.n	80067aa <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8006792:	7dba      	ldrb	r2, [r7, #22]
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800679a:	7dba      	ldrb	r2, [r7, #22]
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	32ae      	adds	r2, #174	@ 0xae
 80067a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067a4:	691b      	ldr	r3, [r3, #16]
 80067a6:	68f8      	ldr	r0, [r7, #12]
 80067a8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80067aa:	68f8      	ldr	r0, [r7, #12]
 80067ac:	f001 f984 	bl	8007ab8 <USBD_CtlSendStatus>
 80067b0:	e032      	b.n	8006818 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80067b2:	7afb      	ldrb	r3, [r7, #11]
 80067b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067b8:	b2db      	uxtb	r3, r3
 80067ba:	4619      	mov	r1, r3
 80067bc:	68f8      	ldr	r0, [r7, #12]
 80067be:	f000 fa37 	bl	8006c30 <USBD_CoreFindEP>
 80067c2:	4603      	mov	r3, r0
 80067c4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80067c6:	7dbb      	ldrb	r3, [r7, #22]
 80067c8:	2bff      	cmp	r3, #255	@ 0xff
 80067ca:	d025      	beq.n	8006818 <USBD_LL_DataOutStage+0x15c>
 80067cc:	7dbb      	ldrb	r3, [r7, #22]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d122      	bne.n	8006818 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80067d8:	b2db      	uxtb	r3, r3
 80067da:	2b03      	cmp	r3, #3
 80067dc:	d117      	bne.n	800680e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80067de:	7dba      	ldrb	r2, [r7, #22]
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	32ae      	adds	r2, #174	@ 0xae
 80067e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067e8:	699b      	ldr	r3, [r3, #24]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d00f      	beq.n	800680e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80067ee:	7dba      	ldrb	r2, [r7, #22]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80067f6:	7dba      	ldrb	r2, [r7, #22]
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	32ae      	adds	r2, #174	@ 0xae
 80067fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006800:	699b      	ldr	r3, [r3, #24]
 8006802:	7afa      	ldrb	r2, [r7, #11]
 8006804:	4611      	mov	r1, r2
 8006806:	68f8      	ldr	r0, [r7, #12]
 8006808:	4798      	blx	r3
 800680a:	4603      	mov	r3, r0
 800680c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800680e:	7dfb      	ldrb	r3, [r7, #23]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d001      	beq.n	8006818 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8006814:	7dfb      	ldrb	r3, [r7, #23]
 8006816:	e000      	b.n	800681a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8006818:	2300      	movs	r3, #0
}
 800681a:	4618      	mov	r0, r3
 800681c:	3718      	adds	r7, #24
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}

08006822 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006822:	b580      	push	{r7, lr}
 8006824:	b086      	sub	sp, #24
 8006826:	af00      	add	r7, sp, #0
 8006828:	60f8      	str	r0, [r7, #12]
 800682a:	460b      	mov	r3, r1
 800682c:	607a      	str	r2, [r7, #4]
 800682e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8006830:	7afb      	ldrb	r3, [r7, #11]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d16f      	bne.n	8006916 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	3314      	adds	r3, #20
 800683a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006842:	2b02      	cmp	r3, #2
 8006844:	d15a      	bne.n	80068fc <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8006846:	693b      	ldr	r3, [r7, #16]
 8006848:	689a      	ldr	r2, [r3, #8]
 800684a:	693b      	ldr	r3, [r7, #16]
 800684c:	68db      	ldr	r3, [r3, #12]
 800684e:	429a      	cmp	r2, r3
 8006850:	d914      	bls.n	800687c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	689a      	ldr	r2, [r3, #8]
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	68db      	ldr	r3, [r3, #12]
 800685a:	1ad2      	subs	r2, r2, r3
 800685c:	693b      	ldr	r3, [r7, #16]
 800685e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	689b      	ldr	r3, [r3, #8]
 8006864:	461a      	mov	r2, r3
 8006866:	6879      	ldr	r1, [r7, #4]
 8006868:	68f8      	ldr	r0, [r7, #12]
 800686a:	f001 f8e6 	bl	8007a3a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800686e:	2300      	movs	r3, #0
 8006870:	2200      	movs	r2, #0
 8006872:	2100      	movs	r1, #0
 8006874:	68f8      	ldr	r0, [r7, #12]
 8006876:	f001 fef3 	bl	8008660 <USBD_LL_PrepareReceive>
 800687a:	e03f      	b.n	80068fc <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	68da      	ldr	r2, [r3, #12]
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	429a      	cmp	r2, r3
 8006886:	d11c      	bne.n	80068c2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8006888:	693b      	ldr	r3, [r7, #16]
 800688a:	685a      	ldr	r2, [r3, #4]
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006890:	429a      	cmp	r2, r3
 8006892:	d316      	bcc.n	80068c2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	685a      	ldr	r2, [r3, #4]
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800689e:	429a      	cmp	r2, r3
 80068a0:	d20f      	bcs.n	80068c2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80068a2:	2200      	movs	r2, #0
 80068a4:	2100      	movs	r1, #0
 80068a6:	68f8      	ldr	r0, [r7, #12]
 80068a8:	f001 f8c7 	bl	8007a3a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2200      	movs	r2, #0
 80068b0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80068b4:	2300      	movs	r3, #0
 80068b6:	2200      	movs	r2, #0
 80068b8:	2100      	movs	r1, #0
 80068ba:	68f8      	ldr	r0, [r7, #12]
 80068bc:	f001 fed0 	bl	8008660 <USBD_LL_PrepareReceive>
 80068c0:	e01c      	b.n	80068fc <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80068c8:	b2db      	uxtb	r3, r3
 80068ca:	2b03      	cmp	r3, #3
 80068cc:	d10f      	bne.n	80068ee <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80068d4:	68db      	ldr	r3, [r3, #12]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d009      	beq.n	80068ee <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2200      	movs	r2, #0
 80068de:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80068e8:	68db      	ldr	r3, [r3, #12]
 80068ea:	68f8      	ldr	r0, [r7, #12]
 80068ec:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80068ee:	2180      	movs	r1, #128	@ 0x80
 80068f0:	68f8      	ldr	r0, [r7, #12]
 80068f2:	f001 fdaf 	bl	8008454 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80068f6:	68f8      	ldr	r0, [r7, #12]
 80068f8:	f001 f8f1 	bl	8007ade <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8006902:	2b00      	cmp	r3, #0
 8006904:	d03a      	beq.n	800697c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8006906:	68f8      	ldr	r0, [r7, #12]
 8006908:	f7ff fe42 	bl	8006590 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2200      	movs	r2, #0
 8006910:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8006914:	e032      	b.n	800697c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8006916:	7afb      	ldrb	r3, [r7, #11]
 8006918:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800691c:	b2db      	uxtb	r3, r3
 800691e:	4619      	mov	r1, r3
 8006920:	68f8      	ldr	r0, [r7, #12]
 8006922:	f000 f985 	bl	8006c30 <USBD_CoreFindEP>
 8006926:	4603      	mov	r3, r0
 8006928:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800692a:	7dfb      	ldrb	r3, [r7, #23]
 800692c:	2bff      	cmp	r3, #255	@ 0xff
 800692e:	d025      	beq.n	800697c <USBD_LL_DataInStage+0x15a>
 8006930:	7dfb      	ldrb	r3, [r7, #23]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d122      	bne.n	800697c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800693c:	b2db      	uxtb	r3, r3
 800693e:	2b03      	cmp	r3, #3
 8006940:	d11c      	bne.n	800697c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8006942:	7dfa      	ldrb	r2, [r7, #23]
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	32ae      	adds	r2, #174	@ 0xae
 8006948:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800694c:	695b      	ldr	r3, [r3, #20]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d014      	beq.n	800697c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8006952:	7dfa      	ldrb	r2, [r7, #23]
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800695a:	7dfa      	ldrb	r2, [r7, #23]
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	32ae      	adds	r2, #174	@ 0xae
 8006960:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006964:	695b      	ldr	r3, [r3, #20]
 8006966:	7afa      	ldrb	r2, [r7, #11]
 8006968:	4611      	mov	r1, r2
 800696a:	68f8      	ldr	r0, [r7, #12]
 800696c:	4798      	blx	r3
 800696e:	4603      	mov	r3, r0
 8006970:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8006972:	7dbb      	ldrb	r3, [r7, #22]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d001      	beq.n	800697c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8006978:	7dbb      	ldrb	r3, [r7, #22]
 800697a:	e000      	b.n	800697e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800697c:	2300      	movs	r3, #0
}
 800697e:	4618      	mov	r0, r3
 8006980:	3718      	adds	r7, #24
 8006982:	46bd      	mov	sp, r7
 8006984:	bd80      	pop	{r7, pc}

08006986 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006986:	b580      	push	{r7, lr}
 8006988:	b084      	sub	sp, #16
 800698a:	af00      	add	r7, sp, #0
 800698c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800698e:	2300      	movs	r3, #0
 8006990:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2201      	movs	r2, #1
 8006996:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2200      	movs	r2, #0
 800699e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2200      	movs	r2, #0
 80069a6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2200      	movs	r2, #0
 80069ac:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2200      	movs	r2, #0
 80069b4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d014      	beq.n	80069ec <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d00e      	beq.n	80069ec <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	687a      	ldr	r2, [r7, #4]
 80069d8:	6852      	ldr	r2, [r2, #4]
 80069da:	b2d2      	uxtb	r2, r2
 80069dc:	4611      	mov	r1, r2
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	4798      	blx	r3
 80069e2:	4603      	mov	r3, r0
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d001      	beq.n	80069ec <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80069e8:	2303      	movs	r3, #3
 80069ea:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80069ec:	2340      	movs	r3, #64	@ 0x40
 80069ee:	2200      	movs	r2, #0
 80069f0:	2100      	movs	r1, #0
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f001 fcba 	bl	800836c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2201      	movs	r2, #1
 80069fc:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2240      	movs	r2, #64	@ 0x40
 8006a04:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006a08:	2340      	movs	r3, #64	@ 0x40
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	2180      	movs	r1, #128	@ 0x80
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f001 fcac 	bl	800836c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2201      	movs	r2, #1
 8006a18:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2240      	movs	r2, #64	@ 0x40
 8006a1e:	621a      	str	r2, [r3, #32]

  return ret;
 8006a20:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	3710      	adds	r7, #16
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}

08006a2a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006a2a:	b480      	push	{r7}
 8006a2c:	b083      	sub	sp, #12
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	6078      	str	r0, [r7, #4]
 8006a32:	460b      	mov	r3, r1
 8006a34:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	78fa      	ldrb	r2, [r7, #3]
 8006a3a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006a3c:	2300      	movs	r3, #0
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	370c      	adds	r7, #12
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr

08006a4a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006a4a:	b480      	push	{r7}
 8006a4c:	b083      	sub	sp, #12
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	2b04      	cmp	r3, #4
 8006a5c:	d006      	beq.n	8006a6c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a64:	b2da      	uxtb	r2, r3
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2204      	movs	r2, #4
 8006a70:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8006a74:	2300      	movs	r3, #0
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	370c      	adds	r7, #12
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a80:	4770      	bx	lr

08006a82 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006a82:	b480      	push	{r7}
 8006a84:	b083      	sub	sp, #12
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a90:	b2db      	uxtb	r3, r3
 8006a92:	2b04      	cmp	r3, #4
 8006a94:	d106      	bne.n	8006aa4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8006a9c:	b2da      	uxtb	r2, r3
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8006aa4:	2300      	movs	r3, #0
}
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	370c      	adds	r7, #12
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab0:	4770      	bx	lr

08006ab2 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006ab2:	b580      	push	{r7, lr}
 8006ab4:	b082      	sub	sp, #8
 8006ab6:	af00      	add	r7, sp, #0
 8006ab8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ac0:	b2db      	uxtb	r3, r3
 8006ac2:	2b03      	cmp	r3, #3
 8006ac4:	d110      	bne.n	8006ae8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d00b      	beq.n	8006ae8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ad6:	69db      	ldr	r3, [r3, #28]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d005      	beq.n	8006ae8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ae2:	69db      	ldr	r3, [r3, #28]
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8006ae8:	2300      	movs	r3, #0
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	3708      	adds	r7, #8
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}

08006af2 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006af2:	b580      	push	{r7, lr}
 8006af4:	b082      	sub	sp, #8
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	6078      	str	r0, [r7, #4]
 8006afa:	460b      	mov	r3, r1
 8006afc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	32ae      	adds	r2, #174	@ 0xae
 8006b08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d101      	bne.n	8006b14 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8006b10:	2303      	movs	r3, #3
 8006b12:	e01c      	b.n	8006b4e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006b1a:	b2db      	uxtb	r3, r3
 8006b1c:	2b03      	cmp	r3, #3
 8006b1e:	d115      	bne.n	8006b4c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	32ae      	adds	r2, #174	@ 0xae
 8006b2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b2e:	6a1b      	ldr	r3, [r3, #32]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d00b      	beq.n	8006b4c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	32ae      	adds	r2, #174	@ 0xae
 8006b3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b42:	6a1b      	ldr	r3, [r3, #32]
 8006b44:	78fa      	ldrb	r2, [r7, #3]
 8006b46:	4611      	mov	r1, r2
 8006b48:	6878      	ldr	r0, [r7, #4]
 8006b4a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006b4c:	2300      	movs	r3, #0
}
 8006b4e:	4618      	mov	r0, r3
 8006b50:	3708      	adds	r7, #8
 8006b52:	46bd      	mov	sp, r7
 8006b54:	bd80      	pop	{r7, pc}

08006b56 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006b56:	b580      	push	{r7, lr}
 8006b58:	b082      	sub	sp, #8
 8006b5a:	af00      	add	r7, sp, #0
 8006b5c:	6078      	str	r0, [r7, #4]
 8006b5e:	460b      	mov	r3, r1
 8006b60:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	32ae      	adds	r2, #174	@ 0xae
 8006b6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d101      	bne.n	8006b78 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8006b74:	2303      	movs	r3, #3
 8006b76:	e01c      	b.n	8006bb2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006b7e:	b2db      	uxtb	r3, r3
 8006b80:	2b03      	cmp	r3, #3
 8006b82:	d115      	bne.n	8006bb0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	32ae      	adds	r2, #174	@ 0xae
 8006b8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d00b      	beq.n	8006bb0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	32ae      	adds	r2, #174	@ 0xae
 8006ba2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ba8:	78fa      	ldrb	r2, [r7, #3]
 8006baa:	4611      	mov	r1, r2
 8006bac:	6878      	ldr	r0, [r7, #4]
 8006bae:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006bb0:	2300      	movs	r3, #0
}
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	3708      	adds	r7, #8
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bd80      	pop	{r7, pc}

08006bba <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006bba:	b480      	push	{r7}
 8006bbc:	b083      	sub	sp, #12
 8006bbe:	af00      	add	r7, sp, #0
 8006bc0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006bc2:	2300      	movs	r3, #0
}
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	370c      	adds	r7, #12
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bce:	4770      	bx	lr

08006bd0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b084      	sub	sp, #16
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8006bd8:	2300      	movs	r3, #0
 8006bda:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2201      	movs	r2, #1
 8006be0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d00e      	beq.n	8006c0c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006bf4:	685b      	ldr	r3, [r3, #4]
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	6852      	ldr	r2, [r2, #4]
 8006bfa:	b2d2      	uxtb	r2, r2
 8006bfc:	4611      	mov	r1, r2
 8006bfe:	6878      	ldr	r0, [r7, #4]
 8006c00:	4798      	blx	r3
 8006c02:	4603      	mov	r3, r0
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d001      	beq.n	8006c0c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8006c08:	2303      	movs	r3, #3
 8006c0a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	3710      	adds	r7, #16
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd80      	pop	{r7, pc}

08006c16 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006c16:	b480      	push	{r7}
 8006c18:	b083      	sub	sp, #12
 8006c1a:	af00      	add	r7, sp, #0
 8006c1c:	6078      	str	r0, [r7, #4]
 8006c1e:	460b      	mov	r3, r1
 8006c20:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006c22:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006c24:	4618      	mov	r0, r3
 8006c26:	370c      	adds	r7, #12
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2e:	4770      	bx	lr

08006c30 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006c30:	b480      	push	{r7}
 8006c32:	b083      	sub	sp, #12
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
 8006c38:	460b      	mov	r3, r1
 8006c3a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006c3c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	370c      	adds	r7, #12
 8006c42:	46bd      	mov	sp, r7
 8006c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c48:	4770      	bx	lr

08006c4a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8006c4a:	b580      	push	{r7, lr}
 8006c4c:	b086      	sub	sp, #24
 8006c4e:	af00      	add	r7, sp, #0
 8006c50:	6078      	str	r0, [r7, #4]
 8006c52:	460b      	mov	r3, r1
 8006c54:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8006c5e:	2300      	movs	r3, #0
 8006c60:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	885b      	ldrh	r3, [r3, #2]
 8006c66:	b29b      	uxth	r3, r3
 8006c68:	68fa      	ldr	r2, [r7, #12]
 8006c6a:	7812      	ldrb	r2, [r2, #0]
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d91f      	bls.n	8006cb0 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	781b      	ldrb	r3, [r3, #0]
 8006c74:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8006c76:	e013      	b.n	8006ca0 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8006c78:	f107 030a 	add.w	r3, r7, #10
 8006c7c:	4619      	mov	r1, r3
 8006c7e:	6978      	ldr	r0, [r7, #20]
 8006c80:	f000 f81b 	bl	8006cba <USBD_GetNextDesc>
 8006c84:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	785b      	ldrb	r3, [r3, #1]
 8006c8a:	2b05      	cmp	r3, #5
 8006c8c:	d108      	bne.n	8006ca0 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8006c92:	693b      	ldr	r3, [r7, #16]
 8006c94:	789b      	ldrb	r3, [r3, #2]
 8006c96:	78fa      	ldrb	r2, [r7, #3]
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	d008      	beq.n	8006cae <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	885b      	ldrh	r3, [r3, #2]
 8006ca4:	b29a      	uxth	r2, r3
 8006ca6:	897b      	ldrh	r3, [r7, #10]
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	d8e5      	bhi.n	8006c78 <USBD_GetEpDesc+0x2e>
 8006cac:	e000      	b.n	8006cb0 <USBD_GetEpDesc+0x66>
          break;
 8006cae:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8006cb0:	693b      	ldr	r3, [r7, #16]
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3718      	adds	r7, #24
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}

08006cba <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006cba:	b480      	push	{r7}
 8006cbc:	b085      	sub	sp, #20
 8006cbe:	af00      	add	r7, sp, #0
 8006cc0:	6078      	str	r0, [r7, #4]
 8006cc2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	881b      	ldrh	r3, [r3, #0]
 8006ccc:	68fa      	ldr	r2, [r7, #12]
 8006cce:	7812      	ldrb	r2, [r2, #0]
 8006cd0:	4413      	add	r3, r2
 8006cd2:	b29a      	uxth	r2, r3
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	781b      	ldrb	r3, [r3, #0]
 8006cdc:	461a      	mov	r2, r3
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	4413      	add	r3, r2
 8006ce2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006ce4:	68fb      	ldr	r3, [r7, #12]
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	3714      	adds	r7, #20
 8006cea:	46bd      	mov	sp, r7
 8006cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf0:	4770      	bx	lr

08006cf2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006cf2:	b480      	push	{r7}
 8006cf4:	b087      	sub	sp, #28
 8006cf6:	af00      	add	r7, sp, #0
 8006cf8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	781b      	ldrb	r3, [r3, #0]
 8006d02:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	3301      	adds	r3, #1
 8006d08:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006d0a:	697b      	ldr	r3, [r7, #20]
 8006d0c:	781b      	ldrb	r3, [r3, #0]
 8006d0e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006d10:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006d14:	021b      	lsls	r3, r3, #8
 8006d16:	b21a      	sxth	r2, r3
 8006d18:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	b21b      	sxth	r3, r3
 8006d20:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006d22:	89fb      	ldrh	r3, [r7, #14]
}
 8006d24:	4618      	mov	r0, r3
 8006d26:	371c      	adds	r7, #28
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2e:	4770      	bx	lr

08006d30 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b084      	sub	sp, #16
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
 8006d38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	781b      	ldrb	r3, [r3, #0]
 8006d42:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006d46:	2b40      	cmp	r3, #64	@ 0x40
 8006d48:	d005      	beq.n	8006d56 <USBD_StdDevReq+0x26>
 8006d4a:	2b40      	cmp	r3, #64	@ 0x40
 8006d4c:	d857      	bhi.n	8006dfe <USBD_StdDevReq+0xce>
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d00f      	beq.n	8006d72 <USBD_StdDevReq+0x42>
 8006d52:	2b20      	cmp	r3, #32
 8006d54:	d153      	bne.n	8006dfe <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	32ae      	adds	r2, #174	@ 0xae
 8006d60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d64:	689b      	ldr	r3, [r3, #8]
 8006d66:	6839      	ldr	r1, [r7, #0]
 8006d68:	6878      	ldr	r0, [r7, #4]
 8006d6a:	4798      	blx	r3
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	73fb      	strb	r3, [r7, #15]
      break;
 8006d70:	e04a      	b.n	8006e08 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	785b      	ldrb	r3, [r3, #1]
 8006d76:	2b09      	cmp	r3, #9
 8006d78:	d83b      	bhi.n	8006df2 <USBD_StdDevReq+0xc2>
 8006d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8006d80 <USBD_StdDevReq+0x50>)
 8006d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d80:	08006dd5 	.word	0x08006dd5
 8006d84:	08006de9 	.word	0x08006de9
 8006d88:	08006df3 	.word	0x08006df3
 8006d8c:	08006ddf 	.word	0x08006ddf
 8006d90:	08006df3 	.word	0x08006df3
 8006d94:	08006db3 	.word	0x08006db3
 8006d98:	08006da9 	.word	0x08006da9
 8006d9c:	08006df3 	.word	0x08006df3
 8006da0:	08006dcb 	.word	0x08006dcb
 8006da4:	08006dbd 	.word	0x08006dbd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006da8:	6839      	ldr	r1, [r7, #0]
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f000 fa3c 	bl	8007228 <USBD_GetDescriptor>
          break;
 8006db0:	e024      	b.n	8006dfc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006db2:	6839      	ldr	r1, [r7, #0]
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f000 fbcb 	bl	8007550 <USBD_SetAddress>
          break;
 8006dba:	e01f      	b.n	8006dfc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006dbc:	6839      	ldr	r1, [r7, #0]
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f000 fc0a 	bl	80075d8 <USBD_SetConfig>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	73fb      	strb	r3, [r7, #15]
          break;
 8006dc8:	e018      	b.n	8006dfc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006dca:	6839      	ldr	r1, [r7, #0]
 8006dcc:	6878      	ldr	r0, [r7, #4]
 8006dce:	f000 fcad 	bl	800772c <USBD_GetConfig>
          break;
 8006dd2:	e013      	b.n	8006dfc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006dd4:	6839      	ldr	r1, [r7, #0]
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f000 fcde 	bl	8007798 <USBD_GetStatus>
          break;
 8006ddc:	e00e      	b.n	8006dfc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006dde:	6839      	ldr	r1, [r7, #0]
 8006de0:	6878      	ldr	r0, [r7, #4]
 8006de2:	f000 fd0d 	bl	8007800 <USBD_SetFeature>
          break;
 8006de6:	e009      	b.n	8006dfc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006de8:	6839      	ldr	r1, [r7, #0]
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f000 fd31 	bl	8007852 <USBD_ClrFeature>
          break;
 8006df0:	e004      	b.n	8006dfc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8006df2:	6839      	ldr	r1, [r7, #0]
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f000 fd88 	bl	800790a <USBD_CtlError>
          break;
 8006dfa:	bf00      	nop
      }
      break;
 8006dfc:	e004      	b.n	8006e08 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006dfe:	6839      	ldr	r1, [r7, #0]
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f000 fd82 	bl	800790a <USBD_CtlError>
      break;
 8006e06:	bf00      	nop
  }

  return ret;
 8006e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3710      	adds	r7, #16
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}
 8006e12:	bf00      	nop

08006e14 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b084      	sub	sp, #16
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
 8006e1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006e1e:	2300      	movs	r3, #0
 8006e20:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	781b      	ldrb	r3, [r3, #0]
 8006e26:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006e2a:	2b40      	cmp	r3, #64	@ 0x40
 8006e2c:	d005      	beq.n	8006e3a <USBD_StdItfReq+0x26>
 8006e2e:	2b40      	cmp	r3, #64	@ 0x40
 8006e30:	d852      	bhi.n	8006ed8 <USBD_StdItfReq+0xc4>
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d001      	beq.n	8006e3a <USBD_StdItfReq+0x26>
 8006e36:	2b20      	cmp	r3, #32
 8006e38:	d14e      	bne.n	8006ed8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006e40:	b2db      	uxtb	r3, r3
 8006e42:	3b01      	subs	r3, #1
 8006e44:	2b02      	cmp	r3, #2
 8006e46:	d840      	bhi.n	8006eca <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	889b      	ldrh	r3, [r3, #4]
 8006e4c:	b2db      	uxtb	r3, r3
 8006e4e:	2b01      	cmp	r3, #1
 8006e50:	d836      	bhi.n	8006ec0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	889b      	ldrh	r3, [r3, #4]
 8006e56:	b2db      	uxtb	r3, r3
 8006e58:	4619      	mov	r1, r3
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f7ff fedb 	bl	8006c16 <USBD_CoreFindIF>
 8006e60:	4603      	mov	r3, r0
 8006e62:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006e64:	7bbb      	ldrb	r3, [r7, #14]
 8006e66:	2bff      	cmp	r3, #255	@ 0xff
 8006e68:	d01d      	beq.n	8006ea6 <USBD_StdItfReq+0x92>
 8006e6a:	7bbb      	ldrb	r3, [r7, #14]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d11a      	bne.n	8006ea6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8006e70:	7bba      	ldrb	r2, [r7, #14]
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	32ae      	adds	r2, #174	@ 0xae
 8006e76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d00f      	beq.n	8006ea0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8006e80:	7bba      	ldrb	r2, [r7, #14]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006e88:	7bba      	ldrb	r2, [r7, #14]
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	32ae      	adds	r2, #174	@ 0xae
 8006e8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	6839      	ldr	r1, [r7, #0]
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	4798      	blx	r3
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006e9e:	e004      	b.n	8006eaa <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8006ea0:	2303      	movs	r3, #3
 8006ea2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006ea4:	e001      	b.n	8006eaa <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8006ea6:	2303      	movs	r3, #3
 8006ea8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	88db      	ldrh	r3, [r3, #6]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d110      	bne.n	8006ed4 <USBD_StdItfReq+0xc0>
 8006eb2:	7bfb      	ldrb	r3, [r7, #15]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d10d      	bne.n	8006ed4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f000 fdfd 	bl	8007ab8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006ebe:	e009      	b.n	8006ed4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8006ec0:	6839      	ldr	r1, [r7, #0]
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f000 fd21 	bl	800790a <USBD_CtlError>
          break;
 8006ec8:	e004      	b.n	8006ed4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8006eca:	6839      	ldr	r1, [r7, #0]
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f000 fd1c 	bl	800790a <USBD_CtlError>
          break;
 8006ed2:	e000      	b.n	8006ed6 <USBD_StdItfReq+0xc2>
          break;
 8006ed4:	bf00      	nop
      }
      break;
 8006ed6:	e004      	b.n	8006ee2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8006ed8:	6839      	ldr	r1, [r7, #0]
 8006eda:	6878      	ldr	r0, [r7, #4]
 8006edc:	f000 fd15 	bl	800790a <USBD_CtlError>
      break;
 8006ee0:	bf00      	nop
  }

  return ret;
 8006ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	3710      	adds	r7, #16
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}

08006eec <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b084      	sub	sp, #16
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
 8006ef4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	889b      	ldrh	r3, [r3, #4]
 8006efe:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	781b      	ldrb	r3, [r3, #0]
 8006f04:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006f08:	2b40      	cmp	r3, #64	@ 0x40
 8006f0a:	d007      	beq.n	8006f1c <USBD_StdEPReq+0x30>
 8006f0c:	2b40      	cmp	r3, #64	@ 0x40
 8006f0e:	f200 817f 	bhi.w	8007210 <USBD_StdEPReq+0x324>
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d02a      	beq.n	8006f6c <USBD_StdEPReq+0x80>
 8006f16:	2b20      	cmp	r3, #32
 8006f18:	f040 817a 	bne.w	8007210 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006f1c:	7bbb      	ldrb	r3, [r7, #14]
 8006f1e:	4619      	mov	r1, r3
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f7ff fe85 	bl	8006c30 <USBD_CoreFindEP>
 8006f26:	4603      	mov	r3, r0
 8006f28:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006f2a:	7b7b      	ldrb	r3, [r7, #13]
 8006f2c:	2bff      	cmp	r3, #255	@ 0xff
 8006f2e:	f000 8174 	beq.w	800721a <USBD_StdEPReq+0x32e>
 8006f32:	7b7b      	ldrb	r3, [r7, #13]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	f040 8170 	bne.w	800721a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8006f3a:	7b7a      	ldrb	r2, [r7, #13]
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8006f42:	7b7a      	ldrb	r2, [r7, #13]
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	32ae      	adds	r2, #174	@ 0xae
 8006f48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	f000 8163 	beq.w	800721a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006f54:	7b7a      	ldrb	r2, [r7, #13]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	32ae      	adds	r2, #174	@ 0xae
 8006f5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	6839      	ldr	r1, [r7, #0]
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	4798      	blx	r3
 8006f66:	4603      	mov	r3, r0
 8006f68:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006f6a:	e156      	b.n	800721a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	785b      	ldrb	r3, [r3, #1]
 8006f70:	2b03      	cmp	r3, #3
 8006f72:	d008      	beq.n	8006f86 <USBD_StdEPReq+0x9a>
 8006f74:	2b03      	cmp	r3, #3
 8006f76:	f300 8145 	bgt.w	8007204 <USBD_StdEPReq+0x318>
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	f000 809b 	beq.w	80070b6 <USBD_StdEPReq+0x1ca>
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	d03c      	beq.n	8006ffe <USBD_StdEPReq+0x112>
 8006f84:	e13e      	b.n	8007204 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	2b02      	cmp	r3, #2
 8006f90:	d002      	beq.n	8006f98 <USBD_StdEPReq+0xac>
 8006f92:	2b03      	cmp	r3, #3
 8006f94:	d016      	beq.n	8006fc4 <USBD_StdEPReq+0xd8>
 8006f96:	e02c      	b.n	8006ff2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006f98:	7bbb      	ldrb	r3, [r7, #14]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d00d      	beq.n	8006fba <USBD_StdEPReq+0xce>
 8006f9e:	7bbb      	ldrb	r3, [r7, #14]
 8006fa0:	2b80      	cmp	r3, #128	@ 0x80
 8006fa2:	d00a      	beq.n	8006fba <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006fa4:	7bbb      	ldrb	r3, [r7, #14]
 8006fa6:	4619      	mov	r1, r3
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f001 fa53 	bl	8008454 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006fae:	2180      	movs	r1, #128	@ 0x80
 8006fb0:	6878      	ldr	r0, [r7, #4]
 8006fb2:	f001 fa4f 	bl	8008454 <USBD_LL_StallEP>
 8006fb6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006fb8:	e020      	b.n	8006ffc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8006fba:	6839      	ldr	r1, [r7, #0]
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f000 fca4 	bl	800790a <USBD_CtlError>
              break;
 8006fc2:	e01b      	b.n	8006ffc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	885b      	ldrh	r3, [r3, #2]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d10e      	bne.n	8006fea <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006fcc:	7bbb      	ldrb	r3, [r7, #14]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d00b      	beq.n	8006fea <USBD_StdEPReq+0xfe>
 8006fd2:	7bbb      	ldrb	r3, [r7, #14]
 8006fd4:	2b80      	cmp	r3, #128	@ 0x80
 8006fd6:	d008      	beq.n	8006fea <USBD_StdEPReq+0xfe>
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	88db      	ldrh	r3, [r3, #6]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d104      	bne.n	8006fea <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006fe0:	7bbb      	ldrb	r3, [r7, #14]
 8006fe2:	4619      	mov	r1, r3
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	f001 fa35 	bl	8008454 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f000 fd64 	bl	8007ab8 <USBD_CtlSendStatus>

              break;
 8006ff0:	e004      	b.n	8006ffc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8006ff2:	6839      	ldr	r1, [r7, #0]
 8006ff4:	6878      	ldr	r0, [r7, #4]
 8006ff6:	f000 fc88 	bl	800790a <USBD_CtlError>
              break;
 8006ffa:	bf00      	nop
          }
          break;
 8006ffc:	e107      	b.n	800720e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007004:	b2db      	uxtb	r3, r3
 8007006:	2b02      	cmp	r3, #2
 8007008:	d002      	beq.n	8007010 <USBD_StdEPReq+0x124>
 800700a:	2b03      	cmp	r3, #3
 800700c:	d016      	beq.n	800703c <USBD_StdEPReq+0x150>
 800700e:	e04b      	b.n	80070a8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007010:	7bbb      	ldrb	r3, [r7, #14]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d00d      	beq.n	8007032 <USBD_StdEPReq+0x146>
 8007016:	7bbb      	ldrb	r3, [r7, #14]
 8007018:	2b80      	cmp	r3, #128	@ 0x80
 800701a:	d00a      	beq.n	8007032 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800701c:	7bbb      	ldrb	r3, [r7, #14]
 800701e:	4619      	mov	r1, r3
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f001 fa17 	bl	8008454 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007026:	2180      	movs	r1, #128	@ 0x80
 8007028:	6878      	ldr	r0, [r7, #4]
 800702a:	f001 fa13 	bl	8008454 <USBD_LL_StallEP>
 800702e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007030:	e040      	b.n	80070b4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007032:	6839      	ldr	r1, [r7, #0]
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f000 fc68 	bl	800790a <USBD_CtlError>
              break;
 800703a:	e03b      	b.n	80070b4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	885b      	ldrh	r3, [r3, #2]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d136      	bne.n	80070b2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007044:	7bbb      	ldrb	r3, [r7, #14]
 8007046:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800704a:	2b00      	cmp	r3, #0
 800704c:	d004      	beq.n	8007058 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800704e:	7bbb      	ldrb	r3, [r7, #14]
 8007050:	4619      	mov	r1, r3
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f001 fa34 	bl	80084c0 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f000 fd2d 	bl	8007ab8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800705e:	7bbb      	ldrb	r3, [r7, #14]
 8007060:	4619      	mov	r1, r3
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f7ff fde4 	bl	8006c30 <USBD_CoreFindEP>
 8007068:	4603      	mov	r3, r0
 800706a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800706c:	7b7b      	ldrb	r3, [r7, #13]
 800706e:	2bff      	cmp	r3, #255	@ 0xff
 8007070:	d01f      	beq.n	80070b2 <USBD_StdEPReq+0x1c6>
 8007072:	7b7b      	ldrb	r3, [r7, #13]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d11c      	bne.n	80070b2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007078:	7b7a      	ldrb	r2, [r7, #13]
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007080:	7b7a      	ldrb	r2, [r7, #13]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	32ae      	adds	r2, #174	@ 0xae
 8007086:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800708a:	689b      	ldr	r3, [r3, #8]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d010      	beq.n	80070b2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007090:	7b7a      	ldrb	r2, [r7, #13]
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	32ae      	adds	r2, #174	@ 0xae
 8007096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800709a:	689b      	ldr	r3, [r3, #8]
 800709c:	6839      	ldr	r1, [r7, #0]
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	4798      	blx	r3
 80070a2:	4603      	mov	r3, r0
 80070a4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80070a6:	e004      	b.n	80070b2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80070a8:	6839      	ldr	r1, [r7, #0]
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f000 fc2d 	bl	800790a <USBD_CtlError>
              break;
 80070b0:	e000      	b.n	80070b4 <USBD_StdEPReq+0x1c8>
              break;
 80070b2:	bf00      	nop
          }
          break;
 80070b4:	e0ab      	b.n	800720e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80070bc:	b2db      	uxtb	r3, r3
 80070be:	2b02      	cmp	r3, #2
 80070c0:	d002      	beq.n	80070c8 <USBD_StdEPReq+0x1dc>
 80070c2:	2b03      	cmp	r3, #3
 80070c4:	d032      	beq.n	800712c <USBD_StdEPReq+0x240>
 80070c6:	e097      	b.n	80071f8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80070c8:	7bbb      	ldrb	r3, [r7, #14]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d007      	beq.n	80070de <USBD_StdEPReq+0x1f2>
 80070ce:	7bbb      	ldrb	r3, [r7, #14]
 80070d0:	2b80      	cmp	r3, #128	@ 0x80
 80070d2:	d004      	beq.n	80070de <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80070d4:	6839      	ldr	r1, [r7, #0]
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f000 fc17 	bl	800790a <USBD_CtlError>
                break;
 80070dc:	e091      	b.n	8007202 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80070de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	da0b      	bge.n	80070fe <USBD_StdEPReq+0x212>
 80070e6:	7bbb      	ldrb	r3, [r7, #14]
 80070e8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80070ec:	4613      	mov	r3, r2
 80070ee:	009b      	lsls	r3, r3, #2
 80070f0:	4413      	add	r3, r2
 80070f2:	009b      	lsls	r3, r3, #2
 80070f4:	3310      	adds	r3, #16
 80070f6:	687a      	ldr	r2, [r7, #4]
 80070f8:	4413      	add	r3, r2
 80070fa:	3304      	adds	r3, #4
 80070fc:	e00b      	b.n	8007116 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80070fe:	7bbb      	ldrb	r3, [r7, #14]
 8007100:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007104:	4613      	mov	r3, r2
 8007106:	009b      	lsls	r3, r3, #2
 8007108:	4413      	add	r3, r2
 800710a:	009b      	lsls	r3, r3, #2
 800710c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007110:	687a      	ldr	r2, [r7, #4]
 8007112:	4413      	add	r3, r2
 8007114:	3304      	adds	r3, #4
 8007116:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	2200      	movs	r2, #0
 800711c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	2202      	movs	r2, #2
 8007122:	4619      	mov	r1, r3
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f000 fc6d 	bl	8007a04 <USBD_CtlSendData>
              break;
 800712a:	e06a      	b.n	8007202 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800712c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007130:	2b00      	cmp	r3, #0
 8007132:	da11      	bge.n	8007158 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007134:	7bbb      	ldrb	r3, [r7, #14]
 8007136:	f003 020f 	and.w	r2, r3, #15
 800713a:	6879      	ldr	r1, [r7, #4]
 800713c:	4613      	mov	r3, r2
 800713e:	009b      	lsls	r3, r3, #2
 8007140:	4413      	add	r3, r2
 8007142:	009b      	lsls	r3, r3, #2
 8007144:	440b      	add	r3, r1
 8007146:	3324      	adds	r3, #36	@ 0x24
 8007148:	881b      	ldrh	r3, [r3, #0]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d117      	bne.n	800717e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800714e:	6839      	ldr	r1, [r7, #0]
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f000 fbda 	bl	800790a <USBD_CtlError>
                  break;
 8007156:	e054      	b.n	8007202 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007158:	7bbb      	ldrb	r3, [r7, #14]
 800715a:	f003 020f 	and.w	r2, r3, #15
 800715e:	6879      	ldr	r1, [r7, #4]
 8007160:	4613      	mov	r3, r2
 8007162:	009b      	lsls	r3, r3, #2
 8007164:	4413      	add	r3, r2
 8007166:	009b      	lsls	r3, r3, #2
 8007168:	440b      	add	r3, r1
 800716a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800716e:	881b      	ldrh	r3, [r3, #0]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d104      	bne.n	800717e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007174:	6839      	ldr	r1, [r7, #0]
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 fbc7 	bl	800790a <USBD_CtlError>
                  break;
 800717c:	e041      	b.n	8007202 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800717e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007182:	2b00      	cmp	r3, #0
 8007184:	da0b      	bge.n	800719e <USBD_StdEPReq+0x2b2>
 8007186:	7bbb      	ldrb	r3, [r7, #14]
 8007188:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800718c:	4613      	mov	r3, r2
 800718e:	009b      	lsls	r3, r3, #2
 8007190:	4413      	add	r3, r2
 8007192:	009b      	lsls	r3, r3, #2
 8007194:	3310      	adds	r3, #16
 8007196:	687a      	ldr	r2, [r7, #4]
 8007198:	4413      	add	r3, r2
 800719a:	3304      	adds	r3, #4
 800719c:	e00b      	b.n	80071b6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800719e:	7bbb      	ldrb	r3, [r7, #14]
 80071a0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80071a4:	4613      	mov	r3, r2
 80071a6:	009b      	lsls	r3, r3, #2
 80071a8:	4413      	add	r3, r2
 80071aa:	009b      	lsls	r3, r3, #2
 80071ac:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80071b0:	687a      	ldr	r2, [r7, #4]
 80071b2:	4413      	add	r3, r2
 80071b4:	3304      	adds	r3, #4
 80071b6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80071b8:	7bbb      	ldrb	r3, [r7, #14]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d002      	beq.n	80071c4 <USBD_StdEPReq+0x2d8>
 80071be:	7bbb      	ldrb	r3, [r7, #14]
 80071c0:	2b80      	cmp	r3, #128	@ 0x80
 80071c2:	d103      	bne.n	80071cc <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	2200      	movs	r2, #0
 80071c8:	601a      	str	r2, [r3, #0]
 80071ca:	e00e      	b.n	80071ea <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80071cc:	7bbb      	ldrb	r3, [r7, #14]
 80071ce:	4619      	mov	r1, r3
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f001 f9ab 	bl	800852c <USBD_LL_IsStallEP>
 80071d6:	4603      	mov	r3, r0
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d003      	beq.n	80071e4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	2201      	movs	r2, #1
 80071e0:	601a      	str	r2, [r3, #0]
 80071e2:	e002      	b.n	80071ea <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	2200      	movs	r2, #0
 80071e8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80071ea:	68bb      	ldr	r3, [r7, #8]
 80071ec:	2202      	movs	r2, #2
 80071ee:	4619      	mov	r1, r3
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f000 fc07 	bl	8007a04 <USBD_CtlSendData>
              break;
 80071f6:	e004      	b.n	8007202 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80071f8:	6839      	ldr	r1, [r7, #0]
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f000 fb85 	bl	800790a <USBD_CtlError>
              break;
 8007200:	bf00      	nop
          }
          break;
 8007202:	e004      	b.n	800720e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8007204:	6839      	ldr	r1, [r7, #0]
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f000 fb7f 	bl	800790a <USBD_CtlError>
          break;
 800720c:	bf00      	nop
      }
      break;
 800720e:	e005      	b.n	800721c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8007210:	6839      	ldr	r1, [r7, #0]
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f000 fb79 	bl	800790a <USBD_CtlError>
      break;
 8007218:	e000      	b.n	800721c <USBD_StdEPReq+0x330>
      break;
 800721a:	bf00      	nop
  }

  return ret;
 800721c:	7bfb      	ldrb	r3, [r7, #15]
}
 800721e:	4618      	mov	r0, r3
 8007220:	3710      	adds	r7, #16
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}
	...

08007228 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b084      	sub	sp, #16
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
 8007230:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007232:	2300      	movs	r3, #0
 8007234:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007236:	2300      	movs	r3, #0
 8007238:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800723a:	2300      	movs	r3, #0
 800723c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	885b      	ldrh	r3, [r3, #2]
 8007242:	0a1b      	lsrs	r3, r3, #8
 8007244:	b29b      	uxth	r3, r3
 8007246:	3b01      	subs	r3, #1
 8007248:	2b0e      	cmp	r3, #14
 800724a:	f200 8152 	bhi.w	80074f2 <USBD_GetDescriptor+0x2ca>
 800724e:	a201      	add	r2, pc, #4	@ (adr r2, 8007254 <USBD_GetDescriptor+0x2c>)
 8007250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007254:	080072c5 	.word	0x080072c5
 8007258:	080072dd 	.word	0x080072dd
 800725c:	0800731d 	.word	0x0800731d
 8007260:	080074f3 	.word	0x080074f3
 8007264:	080074f3 	.word	0x080074f3
 8007268:	08007493 	.word	0x08007493
 800726c:	080074bf 	.word	0x080074bf
 8007270:	080074f3 	.word	0x080074f3
 8007274:	080074f3 	.word	0x080074f3
 8007278:	080074f3 	.word	0x080074f3
 800727c:	080074f3 	.word	0x080074f3
 8007280:	080074f3 	.word	0x080074f3
 8007284:	080074f3 	.word	0x080074f3
 8007288:	080074f3 	.word	0x080074f3
 800728c:	08007291 	.word	0x08007291
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007296:	69db      	ldr	r3, [r3, #28]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d00b      	beq.n	80072b4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80072a2:	69db      	ldr	r3, [r3, #28]
 80072a4:	687a      	ldr	r2, [r7, #4]
 80072a6:	7c12      	ldrb	r2, [r2, #16]
 80072a8:	f107 0108 	add.w	r1, r7, #8
 80072ac:	4610      	mov	r0, r2
 80072ae:	4798      	blx	r3
 80072b0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80072b2:	e126      	b.n	8007502 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80072b4:	6839      	ldr	r1, [r7, #0]
 80072b6:	6878      	ldr	r0, [r7, #4]
 80072b8:	f000 fb27 	bl	800790a <USBD_CtlError>
        err++;
 80072bc:	7afb      	ldrb	r3, [r7, #11]
 80072be:	3301      	adds	r3, #1
 80072c0:	72fb      	strb	r3, [r7, #11]
      break;
 80072c2:	e11e      	b.n	8007502 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	687a      	ldr	r2, [r7, #4]
 80072ce:	7c12      	ldrb	r2, [r2, #16]
 80072d0:	f107 0108 	add.w	r1, r7, #8
 80072d4:	4610      	mov	r0, r2
 80072d6:	4798      	blx	r3
 80072d8:	60f8      	str	r0, [r7, #12]
      break;
 80072da:	e112      	b.n	8007502 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	7c1b      	ldrb	r3, [r3, #16]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d10d      	bne.n	8007300 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80072ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072ec:	f107 0208 	add.w	r2, r7, #8
 80072f0:	4610      	mov	r0, r2
 80072f2:	4798      	blx	r3
 80072f4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	3301      	adds	r3, #1
 80072fa:	2202      	movs	r2, #2
 80072fc:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80072fe:	e100      	b.n	8007502 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007308:	f107 0208 	add.w	r2, r7, #8
 800730c:	4610      	mov	r0, r2
 800730e:	4798      	blx	r3
 8007310:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	3301      	adds	r3, #1
 8007316:	2202      	movs	r2, #2
 8007318:	701a      	strb	r2, [r3, #0]
      break;
 800731a:	e0f2      	b.n	8007502 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	885b      	ldrh	r3, [r3, #2]
 8007320:	b2db      	uxtb	r3, r3
 8007322:	2b05      	cmp	r3, #5
 8007324:	f200 80ac 	bhi.w	8007480 <USBD_GetDescriptor+0x258>
 8007328:	a201      	add	r2, pc, #4	@ (adr r2, 8007330 <USBD_GetDescriptor+0x108>)
 800732a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800732e:	bf00      	nop
 8007330:	08007349 	.word	0x08007349
 8007334:	0800737d 	.word	0x0800737d
 8007338:	080073b1 	.word	0x080073b1
 800733c:	080073e5 	.word	0x080073e5
 8007340:	08007419 	.word	0x08007419
 8007344:	0800744d 	.word	0x0800744d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800734e:	685b      	ldr	r3, [r3, #4]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d00b      	beq.n	800736c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	687a      	ldr	r2, [r7, #4]
 800735e:	7c12      	ldrb	r2, [r2, #16]
 8007360:	f107 0108 	add.w	r1, r7, #8
 8007364:	4610      	mov	r0, r2
 8007366:	4798      	blx	r3
 8007368:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800736a:	e091      	b.n	8007490 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800736c:	6839      	ldr	r1, [r7, #0]
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f000 facb 	bl	800790a <USBD_CtlError>
            err++;
 8007374:	7afb      	ldrb	r3, [r7, #11]
 8007376:	3301      	adds	r3, #1
 8007378:	72fb      	strb	r3, [r7, #11]
          break;
 800737a:	e089      	b.n	8007490 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007382:	689b      	ldr	r3, [r3, #8]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d00b      	beq.n	80073a0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800738e:	689b      	ldr	r3, [r3, #8]
 8007390:	687a      	ldr	r2, [r7, #4]
 8007392:	7c12      	ldrb	r2, [r2, #16]
 8007394:	f107 0108 	add.w	r1, r7, #8
 8007398:	4610      	mov	r0, r2
 800739a:	4798      	blx	r3
 800739c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800739e:	e077      	b.n	8007490 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80073a0:	6839      	ldr	r1, [r7, #0]
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f000 fab1 	bl	800790a <USBD_CtlError>
            err++;
 80073a8:	7afb      	ldrb	r3, [r7, #11]
 80073aa:	3301      	adds	r3, #1
 80073ac:	72fb      	strb	r3, [r7, #11]
          break;
 80073ae:	e06f      	b.n	8007490 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80073b6:	68db      	ldr	r3, [r3, #12]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d00b      	beq.n	80073d4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80073c2:	68db      	ldr	r3, [r3, #12]
 80073c4:	687a      	ldr	r2, [r7, #4]
 80073c6:	7c12      	ldrb	r2, [r2, #16]
 80073c8:	f107 0108 	add.w	r1, r7, #8
 80073cc:	4610      	mov	r0, r2
 80073ce:	4798      	blx	r3
 80073d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80073d2:	e05d      	b.n	8007490 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80073d4:	6839      	ldr	r1, [r7, #0]
 80073d6:	6878      	ldr	r0, [r7, #4]
 80073d8:	f000 fa97 	bl	800790a <USBD_CtlError>
            err++;
 80073dc:	7afb      	ldrb	r3, [r7, #11]
 80073de:	3301      	adds	r3, #1
 80073e0:	72fb      	strb	r3, [r7, #11]
          break;
 80073e2:	e055      	b.n	8007490 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80073ea:	691b      	ldr	r3, [r3, #16]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d00b      	beq.n	8007408 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80073f6:	691b      	ldr	r3, [r3, #16]
 80073f8:	687a      	ldr	r2, [r7, #4]
 80073fa:	7c12      	ldrb	r2, [r2, #16]
 80073fc:	f107 0108 	add.w	r1, r7, #8
 8007400:	4610      	mov	r0, r2
 8007402:	4798      	blx	r3
 8007404:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007406:	e043      	b.n	8007490 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007408:	6839      	ldr	r1, [r7, #0]
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f000 fa7d 	bl	800790a <USBD_CtlError>
            err++;
 8007410:	7afb      	ldrb	r3, [r7, #11]
 8007412:	3301      	adds	r3, #1
 8007414:	72fb      	strb	r3, [r7, #11]
          break;
 8007416:	e03b      	b.n	8007490 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800741e:	695b      	ldr	r3, [r3, #20]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d00b      	beq.n	800743c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800742a:	695b      	ldr	r3, [r3, #20]
 800742c:	687a      	ldr	r2, [r7, #4]
 800742e:	7c12      	ldrb	r2, [r2, #16]
 8007430:	f107 0108 	add.w	r1, r7, #8
 8007434:	4610      	mov	r0, r2
 8007436:	4798      	blx	r3
 8007438:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800743a:	e029      	b.n	8007490 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800743c:	6839      	ldr	r1, [r7, #0]
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f000 fa63 	bl	800790a <USBD_CtlError>
            err++;
 8007444:	7afb      	ldrb	r3, [r7, #11]
 8007446:	3301      	adds	r3, #1
 8007448:	72fb      	strb	r3, [r7, #11]
          break;
 800744a:	e021      	b.n	8007490 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007452:	699b      	ldr	r3, [r3, #24]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d00b      	beq.n	8007470 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800745e:	699b      	ldr	r3, [r3, #24]
 8007460:	687a      	ldr	r2, [r7, #4]
 8007462:	7c12      	ldrb	r2, [r2, #16]
 8007464:	f107 0108 	add.w	r1, r7, #8
 8007468:	4610      	mov	r0, r2
 800746a:	4798      	blx	r3
 800746c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800746e:	e00f      	b.n	8007490 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007470:	6839      	ldr	r1, [r7, #0]
 8007472:	6878      	ldr	r0, [r7, #4]
 8007474:	f000 fa49 	bl	800790a <USBD_CtlError>
            err++;
 8007478:	7afb      	ldrb	r3, [r7, #11]
 800747a:	3301      	adds	r3, #1
 800747c:	72fb      	strb	r3, [r7, #11]
          break;
 800747e:	e007      	b.n	8007490 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007480:	6839      	ldr	r1, [r7, #0]
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f000 fa41 	bl	800790a <USBD_CtlError>
          err++;
 8007488:	7afb      	ldrb	r3, [r7, #11]
 800748a:	3301      	adds	r3, #1
 800748c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800748e:	bf00      	nop
      }
      break;
 8007490:	e037      	b.n	8007502 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	7c1b      	ldrb	r3, [r3, #16]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d109      	bne.n	80074ae <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074a2:	f107 0208 	add.w	r2, r7, #8
 80074a6:	4610      	mov	r0, r2
 80074a8:	4798      	blx	r3
 80074aa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80074ac:	e029      	b.n	8007502 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80074ae:	6839      	ldr	r1, [r7, #0]
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f000 fa2a 	bl	800790a <USBD_CtlError>
        err++;
 80074b6:	7afb      	ldrb	r3, [r7, #11]
 80074b8:	3301      	adds	r3, #1
 80074ba:	72fb      	strb	r3, [r7, #11]
      break;
 80074bc:	e021      	b.n	8007502 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	7c1b      	ldrb	r3, [r3, #16]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d10d      	bne.n	80074e2 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074ce:	f107 0208 	add.w	r2, r7, #8
 80074d2:	4610      	mov	r0, r2
 80074d4:	4798      	blx	r3
 80074d6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	3301      	adds	r3, #1
 80074dc:	2207      	movs	r2, #7
 80074de:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80074e0:	e00f      	b.n	8007502 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80074e2:	6839      	ldr	r1, [r7, #0]
 80074e4:	6878      	ldr	r0, [r7, #4]
 80074e6:	f000 fa10 	bl	800790a <USBD_CtlError>
        err++;
 80074ea:	7afb      	ldrb	r3, [r7, #11]
 80074ec:	3301      	adds	r3, #1
 80074ee:	72fb      	strb	r3, [r7, #11]
      break;
 80074f0:	e007      	b.n	8007502 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80074f2:	6839      	ldr	r1, [r7, #0]
 80074f4:	6878      	ldr	r0, [r7, #4]
 80074f6:	f000 fa08 	bl	800790a <USBD_CtlError>
      err++;
 80074fa:	7afb      	ldrb	r3, [r7, #11]
 80074fc:	3301      	adds	r3, #1
 80074fe:	72fb      	strb	r3, [r7, #11]
      break;
 8007500:	bf00      	nop
  }

  if (err != 0U)
 8007502:	7afb      	ldrb	r3, [r7, #11]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d11e      	bne.n	8007546 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	88db      	ldrh	r3, [r3, #6]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d016      	beq.n	800753e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8007510:	893b      	ldrh	r3, [r7, #8]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d00e      	beq.n	8007534 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	88da      	ldrh	r2, [r3, #6]
 800751a:	893b      	ldrh	r3, [r7, #8]
 800751c:	4293      	cmp	r3, r2
 800751e:	bf28      	it	cs
 8007520:	4613      	movcs	r3, r2
 8007522:	b29b      	uxth	r3, r3
 8007524:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007526:	893b      	ldrh	r3, [r7, #8]
 8007528:	461a      	mov	r2, r3
 800752a:	68f9      	ldr	r1, [r7, #12]
 800752c:	6878      	ldr	r0, [r7, #4]
 800752e:	f000 fa69 	bl	8007a04 <USBD_CtlSendData>
 8007532:	e009      	b.n	8007548 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007534:	6839      	ldr	r1, [r7, #0]
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f000 f9e7 	bl	800790a <USBD_CtlError>
 800753c:	e004      	b.n	8007548 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800753e:	6878      	ldr	r0, [r7, #4]
 8007540:	f000 faba 	bl	8007ab8 <USBD_CtlSendStatus>
 8007544:	e000      	b.n	8007548 <USBD_GetDescriptor+0x320>
    return;
 8007546:	bf00      	nop
  }
}
 8007548:	3710      	adds	r7, #16
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}
 800754e:	bf00      	nop

08007550 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b084      	sub	sp, #16
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
 8007558:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	889b      	ldrh	r3, [r3, #4]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d131      	bne.n	80075c6 <USBD_SetAddress+0x76>
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	88db      	ldrh	r3, [r3, #6]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d12d      	bne.n	80075c6 <USBD_SetAddress+0x76>
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	885b      	ldrh	r3, [r3, #2]
 800756e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007570:	d829      	bhi.n	80075c6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	885b      	ldrh	r3, [r3, #2]
 8007576:	b2db      	uxtb	r3, r3
 8007578:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800757c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007584:	b2db      	uxtb	r3, r3
 8007586:	2b03      	cmp	r3, #3
 8007588:	d104      	bne.n	8007594 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800758a:	6839      	ldr	r1, [r7, #0]
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f000 f9bc 	bl	800790a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007592:	e01d      	b.n	80075d0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	7bfa      	ldrb	r2, [r7, #15]
 8007598:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800759c:	7bfb      	ldrb	r3, [r7, #15]
 800759e:	4619      	mov	r1, r3
 80075a0:	6878      	ldr	r0, [r7, #4]
 80075a2:	f000 ffef 	bl	8008584 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80075a6:	6878      	ldr	r0, [r7, #4]
 80075a8:	f000 fa86 	bl	8007ab8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80075ac:	7bfb      	ldrb	r3, [r7, #15]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d004      	beq.n	80075bc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2202      	movs	r2, #2
 80075b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075ba:	e009      	b.n	80075d0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2201      	movs	r2, #1
 80075c0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075c4:	e004      	b.n	80075d0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80075c6:	6839      	ldr	r1, [r7, #0]
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f000 f99e 	bl	800790a <USBD_CtlError>
  }
}
 80075ce:	bf00      	nop
 80075d0:	bf00      	nop
 80075d2:	3710      	adds	r7, #16
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bd80      	pop	{r7, pc}

080075d8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b084      	sub	sp, #16
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
 80075e0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80075e2:	2300      	movs	r3, #0
 80075e4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	885b      	ldrh	r3, [r3, #2]
 80075ea:	b2da      	uxtb	r2, r3
 80075ec:	4b4e      	ldr	r3, [pc, #312]	@ (8007728 <USBD_SetConfig+0x150>)
 80075ee:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80075f0:	4b4d      	ldr	r3, [pc, #308]	@ (8007728 <USBD_SetConfig+0x150>)
 80075f2:	781b      	ldrb	r3, [r3, #0]
 80075f4:	2b01      	cmp	r3, #1
 80075f6:	d905      	bls.n	8007604 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80075f8:	6839      	ldr	r1, [r7, #0]
 80075fa:	6878      	ldr	r0, [r7, #4]
 80075fc:	f000 f985 	bl	800790a <USBD_CtlError>
    return USBD_FAIL;
 8007600:	2303      	movs	r3, #3
 8007602:	e08c      	b.n	800771e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800760a:	b2db      	uxtb	r3, r3
 800760c:	2b02      	cmp	r3, #2
 800760e:	d002      	beq.n	8007616 <USBD_SetConfig+0x3e>
 8007610:	2b03      	cmp	r3, #3
 8007612:	d029      	beq.n	8007668 <USBD_SetConfig+0x90>
 8007614:	e075      	b.n	8007702 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8007616:	4b44      	ldr	r3, [pc, #272]	@ (8007728 <USBD_SetConfig+0x150>)
 8007618:	781b      	ldrb	r3, [r3, #0]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d020      	beq.n	8007660 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800761e:	4b42      	ldr	r3, [pc, #264]	@ (8007728 <USBD_SetConfig+0x150>)
 8007620:	781b      	ldrb	r3, [r3, #0]
 8007622:	461a      	mov	r2, r3
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007628:	4b3f      	ldr	r3, [pc, #252]	@ (8007728 <USBD_SetConfig+0x150>)
 800762a:	781b      	ldrb	r3, [r3, #0]
 800762c:	4619      	mov	r1, r3
 800762e:	6878      	ldr	r0, [r7, #4]
 8007630:	f7fe ffb9 	bl	80065a6 <USBD_SetClassConfig>
 8007634:	4603      	mov	r3, r0
 8007636:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007638:	7bfb      	ldrb	r3, [r7, #15]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d008      	beq.n	8007650 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800763e:	6839      	ldr	r1, [r7, #0]
 8007640:	6878      	ldr	r0, [r7, #4]
 8007642:	f000 f962 	bl	800790a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2202      	movs	r2, #2
 800764a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800764e:	e065      	b.n	800771c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f000 fa31 	bl	8007ab8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2203      	movs	r2, #3
 800765a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800765e:	e05d      	b.n	800771c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007660:	6878      	ldr	r0, [r7, #4]
 8007662:	f000 fa29 	bl	8007ab8 <USBD_CtlSendStatus>
      break;
 8007666:	e059      	b.n	800771c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007668:	4b2f      	ldr	r3, [pc, #188]	@ (8007728 <USBD_SetConfig+0x150>)
 800766a:	781b      	ldrb	r3, [r3, #0]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d112      	bne.n	8007696 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2202      	movs	r2, #2
 8007674:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8007678:	4b2b      	ldr	r3, [pc, #172]	@ (8007728 <USBD_SetConfig+0x150>)
 800767a:	781b      	ldrb	r3, [r3, #0]
 800767c:	461a      	mov	r2, r3
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007682:	4b29      	ldr	r3, [pc, #164]	@ (8007728 <USBD_SetConfig+0x150>)
 8007684:	781b      	ldrb	r3, [r3, #0]
 8007686:	4619      	mov	r1, r3
 8007688:	6878      	ldr	r0, [r7, #4]
 800768a:	f7fe ffa8 	bl	80065de <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f000 fa12 	bl	8007ab8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007694:	e042      	b.n	800771c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8007696:	4b24      	ldr	r3, [pc, #144]	@ (8007728 <USBD_SetConfig+0x150>)
 8007698:	781b      	ldrb	r3, [r3, #0]
 800769a:	461a      	mov	r2, r3
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	685b      	ldr	r3, [r3, #4]
 80076a0:	429a      	cmp	r2, r3
 80076a2:	d02a      	beq.n	80076fa <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	685b      	ldr	r3, [r3, #4]
 80076a8:	b2db      	uxtb	r3, r3
 80076aa:	4619      	mov	r1, r3
 80076ac:	6878      	ldr	r0, [r7, #4]
 80076ae:	f7fe ff96 	bl	80065de <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80076b2:	4b1d      	ldr	r3, [pc, #116]	@ (8007728 <USBD_SetConfig+0x150>)
 80076b4:	781b      	ldrb	r3, [r3, #0]
 80076b6:	461a      	mov	r2, r3
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80076bc:	4b1a      	ldr	r3, [pc, #104]	@ (8007728 <USBD_SetConfig+0x150>)
 80076be:	781b      	ldrb	r3, [r3, #0]
 80076c0:	4619      	mov	r1, r3
 80076c2:	6878      	ldr	r0, [r7, #4]
 80076c4:	f7fe ff6f 	bl	80065a6 <USBD_SetClassConfig>
 80076c8:	4603      	mov	r3, r0
 80076ca:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80076cc:	7bfb      	ldrb	r3, [r7, #15]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d00f      	beq.n	80076f2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80076d2:	6839      	ldr	r1, [r7, #0]
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f000 f918 	bl	800790a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	685b      	ldr	r3, [r3, #4]
 80076de:	b2db      	uxtb	r3, r3
 80076e0:	4619      	mov	r1, r3
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	f7fe ff7b 	bl	80065de <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2202      	movs	r2, #2
 80076ec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80076f0:	e014      	b.n	800771c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80076f2:	6878      	ldr	r0, [r7, #4]
 80076f4:	f000 f9e0 	bl	8007ab8 <USBD_CtlSendStatus>
      break;
 80076f8:	e010      	b.n	800771c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80076fa:	6878      	ldr	r0, [r7, #4]
 80076fc:	f000 f9dc 	bl	8007ab8 <USBD_CtlSendStatus>
      break;
 8007700:	e00c      	b.n	800771c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8007702:	6839      	ldr	r1, [r7, #0]
 8007704:	6878      	ldr	r0, [r7, #4]
 8007706:	f000 f900 	bl	800790a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800770a:	4b07      	ldr	r3, [pc, #28]	@ (8007728 <USBD_SetConfig+0x150>)
 800770c:	781b      	ldrb	r3, [r3, #0]
 800770e:	4619      	mov	r1, r3
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	f7fe ff64 	bl	80065de <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007716:	2303      	movs	r3, #3
 8007718:	73fb      	strb	r3, [r7, #15]
      break;
 800771a:	bf00      	nop
  }

  return ret;
 800771c:	7bfb      	ldrb	r3, [r7, #15]
}
 800771e:	4618      	mov	r0, r3
 8007720:	3710      	adds	r7, #16
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}
 8007726:	bf00      	nop
 8007728:	20000214 	.word	0x20000214

0800772c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b082      	sub	sp, #8
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
 8007734:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	88db      	ldrh	r3, [r3, #6]
 800773a:	2b01      	cmp	r3, #1
 800773c:	d004      	beq.n	8007748 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800773e:	6839      	ldr	r1, [r7, #0]
 8007740:	6878      	ldr	r0, [r7, #4]
 8007742:	f000 f8e2 	bl	800790a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007746:	e023      	b.n	8007790 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800774e:	b2db      	uxtb	r3, r3
 8007750:	2b02      	cmp	r3, #2
 8007752:	dc02      	bgt.n	800775a <USBD_GetConfig+0x2e>
 8007754:	2b00      	cmp	r3, #0
 8007756:	dc03      	bgt.n	8007760 <USBD_GetConfig+0x34>
 8007758:	e015      	b.n	8007786 <USBD_GetConfig+0x5a>
 800775a:	2b03      	cmp	r3, #3
 800775c:	d00b      	beq.n	8007776 <USBD_GetConfig+0x4a>
 800775e:	e012      	b.n	8007786 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2200      	movs	r2, #0
 8007764:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	3308      	adds	r3, #8
 800776a:	2201      	movs	r2, #1
 800776c:	4619      	mov	r1, r3
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f000 f948 	bl	8007a04 <USBD_CtlSendData>
        break;
 8007774:	e00c      	b.n	8007790 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	3304      	adds	r3, #4
 800777a:	2201      	movs	r2, #1
 800777c:	4619      	mov	r1, r3
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f000 f940 	bl	8007a04 <USBD_CtlSendData>
        break;
 8007784:	e004      	b.n	8007790 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007786:	6839      	ldr	r1, [r7, #0]
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f000 f8be 	bl	800790a <USBD_CtlError>
        break;
 800778e:	bf00      	nop
}
 8007790:	bf00      	nop
 8007792:	3708      	adds	r7, #8
 8007794:	46bd      	mov	sp, r7
 8007796:	bd80      	pop	{r7, pc}

08007798 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b082      	sub	sp, #8
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
 80077a0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80077a8:	b2db      	uxtb	r3, r3
 80077aa:	3b01      	subs	r3, #1
 80077ac:	2b02      	cmp	r3, #2
 80077ae:	d81e      	bhi.n	80077ee <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	88db      	ldrh	r3, [r3, #6]
 80077b4:	2b02      	cmp	r3, #2
 80077b6:	d004      	beq.n	80077c2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80077b8:	6839      	ldr	r1, [r7, #0]
 80077ba:	6878      	ldr	r0, [r7, #4]
 80077bc:	f000 f8a5 	bl	800790a <USBD_CtlError>
        break;
 80077c0:	e01a      	b.n	80077f8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2201      	movs	r2, #1
 80077c6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d005      	beq.n	80077de <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	68db      	ldr	r3, [r3, #12]
 80077d6:	f043 0202 	orr.w	r2, r3, #2
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	330c      	adds	r3, #12
 80077e2:	2202      	movs	r2, #2
 80077e4:	4619      	mov	r1, r3
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f000 f90c 	bl	8007a04 <USBD_CtlSendData>
      break;
 80077ec:	e004      	b.n	80077f8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80077ee:	6839      	ldr	r1, [r7, #0]
 80077f0:	6878      	ldr	r0, [r7, #4]
 80077f2:	f000 f88a 	bl	800790a <USBD_CtlError>
      break;
 80077f6:	bf00      	nop
  }
}
 80077f8:	bf00      	nop
 80077fa:	3708      	adds	r7, #8
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bd80      	pop	{r7, pc}

08007800 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b082      	sub	sp, #8
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	885b      	ldrh	r3, [r3, #2]
 800780e:	2b01      	cmp	r3, #1
 8007810:	d107      	bne.n	8007822 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2201      	movs	r2, #1
 8007816:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f000 f94c 	bl	8007ab8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8007820:	e013      	b.n	800784a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	885b      	ldrh	r3, [r3, #2]
 8007826:	2b02      	cmp	r3, #2
 8007828:	d10b      	bne.n	8007842 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	889b      	ldrh	r3, [r3, #4]
 800782e:	0a1b      	lsrs	r3, r3, #8
 8007830:	b29b      	uxth	r3, r3
 8007832:	b2da      	uxtb	r2, r3
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	f000 f93c 	bl	8007ab8 <USBD_CtlSendStatus>
}
 8007840:	e003      	b.n	800784a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8007842:	6839      	ldr	r1, [r7, #0]
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f000 f860 	bl	800790a <USBD_CtlError>
}
 800784a:	bf00      	nop
 800784c:	3708      	adds	r7, #8
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}

08007852 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007852:	b580      	push	{r7, lr}
 8007854:	b082      	sub	sp, #8
 8007856:	af00      	add	r7, sp, #0
 8007858:	6078      	str	r0, [r7, #4]
 800785a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007862:	b2db      	uxtb	r3, r3
 8007864:	3b01      	subs	r3, #1
 8007866:	2b02      	cmp	r3, #2
 8007868:	d80b      	bhi.n	8007882 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	885b      	ldrh	r3, [r3, #2]
 800786e:	2b01      	cmp	r3, #1
 8007870:	d10c      	bne.n	800788c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2200      	movs	r2, #0
 8007876:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800787a:	6878      	ldr	r0, [r7, #4]
 800787c:	f000 f91c 	bl	8007ab8 <USBD_CtlSendStatus>
      }
      break;
 8007880:	e004      	b.n	800788c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007882:	6839      	ldr	r1, [r7, #0]
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f000 f840 	bl	800790a <USBD_CtlError>
      break;
 800788a:	e000      	b.n	800788e <USBD_ClrFeature+0x3c>
      break;
 800788c:	bf00      	nop
  }
}
 800788e:	bf00      	nop
 8007890:	3708      	adds	r7, #8
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}

08007896 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007896:	b580      	push	{r7, lr}
 8007898:	b084      	sub	sp, #16
 800789a:	af00      	add	r7, sp, #0
 800789c:	6078      	str	r0, [r7, #4]
 800789e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	781a      	ldrb	r2, [r3, #0]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	3301      	adds	r3, #1
 80078b0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	781a      	ldrb	r2, [r3, #0]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	3301      	adds	r3, #1
 80078be:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80078c0:	68f8      	ldr	r0, [r7, #12]
 80078c2:	f7ff fa16 	bl	8006cf2 <SWAPBYTE>
 80078c6:	4603      	mov	r3, r0
 80078c8:	461a      	mov	r2, r3
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	3301      	adds	r3, #1
 80078d2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	3301      	adds	r3, #1
 80078d8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80078da:	68f8      	ldr	r0, [r7, #12]
 80078dc:	f7ff fa09 	bl	8006cf2 <SWAPBYTE>
 80078e0:	4603      	mov	r3, r0
 80078e2:	461a      	mov	r2, r3
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	3301      	adds	r3, #1
 80078ec:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	3301      	adds	r3, #1
 80078f2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80078f4:	68f8      	ldr	r0, [r7, #12]
 80078f6:	f7ff f9fc 	bl	8006cf2 <SWAPBYTE>
 80078fa:	4603      	mov	r3, r0
 80078fc:	461a      	mov	r2, r3
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	80da      	strh	r2, [r3, #6]
}
 8007902:	bf00      	nop
 8007904:	3710      	adds	r7, #16
 8007906:	46bd      	mov	sp, r7
 8007908:	bd80      	pop	{r7, pc}

0800790a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800790a:	b580      	push	{r7, lr}
 800790c:	b082      	sub	sp, #8
 800790e:	af00      	add	r7, sp, #0
 8007910:	6078      	str	r0, [r7, #4]
 8007912:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007914:	2180      	movs	r1, #128	@ 0x80
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f000 fd9c 	bl	8008454 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800791c:	2100      	movs	r1, #0
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	f000 fd98 	bl	8008454 <USBD_LL_StallEP>
}
 8007924:	bf00      	nop
 8007926:	3708      	adds	r7, #8
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}

0800792c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b086      	sub	sp, #24
 8007930:	af00      	add	r7, sp, #0
 8007932:	60f8      	str	r0, [r7, #12]
 8007934:	60b9      	str	r1, [r7, #8]
 8007936:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007938:	2300      	movs	r3, #0
 800793a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d042      	beq.n	80079c8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8007946:	6938      	ldr	r0, [r7, #16]
 8007948:	f000 f842 	bl	80079d0 <USBD_GetLen>
 800794c:	4603      	mov	r3, r0
 800794e:	3301      	adds	r3, #1
 8007950:	005b      	lsls	r3, r3, #1
 8007952:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007956:	d808      	bhi.n	800796a <USBD_GetString+0x3e>
 8007958:	6938      	ldr	r0, [r7, #16]
 800795a:	f000 f839 	bl	80079d0 <USBD_GetLen>
 800795e:	4603      	mov	r3, r0
 8007960:	3301      	adds	r3, #1
 8007962:	b29b      	uxth	r3, r3
 8007964:	005b      	lsls	r3, r3, #1
 8007966:	b29a      	uxth	r2, r3
 8007968:	e001      	b.n	800796e <USBD_GetString+0x42>
 800796a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007972:	7dfb      	ldrb	r3, [r7, #23]
 8007974:	68ba      	ldr	r2, [r7, #8]
 8007976:	4413      	add	r3, r2
 8007978:	687a      	ldr	r2, [r7, #4]
 800797a:	7812      	ldrb	r2, [r2, #0]
 800797c:	701a      	strb	r2, [r3, #0]
  idx++;
 800797e:	7dfb      	ldrb	r3, [r7, #23]
 8007980:	3301      	adds	r3, #1
 8007982:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007984:	7dfb      	ldrb	r3, [r7, #23]
 8007986:	68ba      	ldr	r2, [r7, #8]
 8007988:	4413      	add	r3, r2
 800798a:	2203      	movs	r2, #3
 800798c:	701a      	strb	r2, [r3, #0]
  idx++;
 800798e:	7dfb      	ldrb	r3, [r7, #23]
 8007990:	3301      	adds	r3, #1
 8007992:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007994:	e013      	b.n	80079be <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8007996:	7dfb      	ldrb	r3, [r7, #23]
 8007998:	68ba      	ldr	r2, [r7, #8]
 800799a:	4413      	add	r3, r2
 800799c:	693a      	ldr	r2, [r7, #16]
 800799e:	7812      	ldrb	r2, [r2, #0]
 80079a0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	3301      	adds	r3, #1
 80079a6:	613b      	str	r3, [r7, #16]
    idx++;
 80079a8:	7dfb      	ldrb	r3, [r7, #23]
 80079aa:	3301      	adds	r3, #1
 80079ac:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80079ae:	7dfb      	ldrb	r3, [r7, #23]
 80079b0:	68ba      	ldr	r2, [r7, #8]
 80079b2:	4413      	add	r3, r2
 80079b4:	2200      	movs	r2, #0
 80079b6:	701a      	strb	r2, [r3, #0]
    idx++;
 80079b8:	7dfb      	ldrb	r3, [r7, #23]
 80079ba:	3301      	adds	r3, #1
 80079bc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80079be:	693b      	ldr	r3, [r7, #16]
 80079c0:	781b      	ldrb	r3, [r3, #0]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d1e7      	bne.n	8007996 <USBD_GetString+0x6a>
 80079c6:	e000      	b.n	80079ca <USBD_GetString+0x9e>
    return;
 80079c8:	bf00      	nop
  }
}
 80079ca:	3718      	adds	r7, #24
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}

080079d0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b085      	sub	sp, #20
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80079d8:	2300      	movs	r3, #0
 80079da:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80079e0:	e005      	b.n	80079ee <USBD_GetLen+0x1e>
  {
    len++;
 80079e2:	7bfb      	ldrb	r3, [r7, #15]
 80079e4:	3301      	adds	r3, #1
 80079e6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	3301      	adds	r3, #1
 80079ec:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	781b      	ldrb	r3, [r3, #0]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d1f5      	bne.n	80079e2 <USBD_GetLen+0x12>
  }

  return len;
 80079f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80079f8:	4618      	mov	r0, r3
 80079fa:	3714      	adds	r7, #20
 80079fc:	46bd      	mov	sp, r7
 80079fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a02:	4770      	bx	lr

08007a04 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b084      	sub	sp, #16
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	60f8      	str	r0, [r7, #12]
 8007a0c:	60b9      	str	r1, [r7, #8]
 8007a0e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	2202      	movs	r2, #2
 8007a14:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	687a      	ldr	r2, [r7, #4]
 8007a1c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	687a      	ldr	r2, [r7, #4]
 8007a22:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	68ba      	ldr	r2, [r7, #8]
 8007a28:	2100      	movs	r1, #0
 8007a2a:	68f8      	ldr	r0, [r7, #12]
 8007a2c:	f000 fde0 	bl	80085f0 <USBD_LL_Transmit>

  return USBD_OK;
 8007a30:	2300      	movs	r3, #0
}
 8007a32:	4618      	mov	r0, r3
 8007a34:	3710      	adds	r7, #16
 8007a36:	46bd      	mov	sp, r7
 8007a38:	bd80      	pop	{r7, pc}

08007a3a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007a3a:	b580      	push	{r7, lr}
 8007a3c:	b084      	sub	sp, #16
 8007a3e:	af00      	add	r7, sp, #0
 8007a40:	60f8      	str	r0, [r7, #12]
 8007a42:	60b9      	str	r1, [r7, #8]
 8007a44:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	68ba      	ldr	r2, [r7, #8]
 8007a4a:	2100      	movs	r1, #0
 8007a4c:	68f8      	ldr	r0, [r7, #12]
 8007a4e:	f000 fdcf 	bl	80085f0 <USBD_LL_Transmit>

  return USBD_OK;
 8007a52:	2300      	movs	r3, #0
}
 8007a54:	4618      	mov	r0, r3
 8007a56:	3710      	adds	r7, #16
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}

08007a5c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b084      	sub	sp, #16
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	60f8      	str	r0, [r7, #12]
 8007a64:	60b9      	str	r1, [r7, #8]
 8007a66:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	2203      	movs	r2, #3
 8007a6c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	687a      	ldr	r2, [r7, #4]
 8007a74:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	687a      	ldr	r2, [r7, #4]
 8007a7c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	68ba      	ldr	r2, [r7, #8]
 8007a84:	2100      	movs	r1, #0
 8007a86:	68f8      	ldr	r0, [r7, #12]
 8007a88:	f000 fdea 	bl	8008660 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007a8c:	2300      	movs	r3, #0
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3710      	adds	r7, #16
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}

08007a96 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007a96:	b580      	push	{r7, lr}
 8007a98:	b084      	sub	sp, #16
 8007a9a:	af00      	add	r7, sp, #0
 8007a9c:	60f8      	str	r0, [r7, #12]
 8007a9e:	60b9      	str	r1, [r7, #8]
 8007aa0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	68ba      	ldr	r2, [r7, #8]
 8007aa6:	2100      	movs	r1, #0
 8007aa8:	68f8      	ldr	r0, [r7, #12]
 8007aaa:	f000 fdd9 	bl	8008660 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007aae:	2300      	movs	r3, #0
}
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	3710      	adds	r7, #16
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}

08007ab8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b082      	sub	sp, #8
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2204      	movs	r2, #4
 8007ac4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007ac8:	2300      	movs	r3, #0
 8007aca:	2200      	movs	r2, #0
 8007acc:	2100      	movs	r1, #0
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f000 fd8e 	bl	80085f0 <USBD_LL_Transmit>

  return USBD_OK;
 8007ad4:	2300      	movs	r3, #0
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	3708      	adds	r7, #8
 8007ada:	46bd      	mov	sp, r7
 8007adc:	bd80      	pop	{r7, pc}

08007ade <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007ade:	b580      	push	{r7, lr}
 8007ae0:	b082      	sub	sp, #8
 8007ae2:	af00      	add	r7, sp, #0
 8007ae4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2205      	movs	r2, #5
 8007aea:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007aee:	2300      	movs	r3, #0
 8007af0:	2200      	movs	r2, #0
 8007af2:	2100      	movs	r1, #0
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f000 fdb3 	bl	8008660 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007afa:	2300      	movs	r3, #0
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3708      	adds	r7, #8
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}

08007b04 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007b08:	2200      	movs	r2, #0
 8007b0a:	4912      	ldr	r1, [pc, #72]	@ (8007b54 <MX_USB_DEVICE_Init+0x50>)
 8007b0c:	4812      	ldr	r0, [pc, #72]	@ (8007b58 <MX_USB_DEVICE_Init+0x54>)
 8007b0e:	f7fe fccd 	bl	80064ac <USBD_Init>
 8007b12:	4603      	mov	r3, r0
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d001      	beq.n	8007b1c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007b18:	f7f8 fe58 	bl	80007cc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007b1c:	490f      	ldr	r1, [pc, #60]	@ (8007b5c <MX_USB_DEVICE_Init+0x58>)
 8007b1e:	480e      	ldr	r0, [pc, #56]	@ (8007b58 <MX_USB_DEVICE_Init+0x54>)
 8007b20:	f7fe fcf4 	bl	800650c <USBD_RegisterClass>
 8007b24:	4603      	mov	r3, r0
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d001      	beq.n	8007b2e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007b2a:	f7f8 fe4f 	bl	80007cc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007b2e:	490c      	ldr	r1, [pc, #48]	@ (8007b60 <MX_USB_DEVICE_Init+0x5c>)
 8007b30:	4809      	ldr	r0, [pc, #36]	@ (8007b58 <MX_USB_DEVICE_Init+0x54>)
 8007b32:	f7fe fc2b 	bl	800638c <USBD_CDC_RegisterInterface>
 8007b36:	4603      	mov	r3, r0
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d001      	beq.n	8007b40 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007b3c:	f7f8 fe46 	bl	80007cc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007b40:	4805      	ldr	r0, [pc, #20]	@ (8007b58 <MX_USB_DEVICE_Init+0x54>)
 8007b42:	f7fe fd19 	bl	8006578 <USBD_Start>
 8007b46:	4603      	mov	r3, r0
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d001      	beq.n	8007b50 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007b4c:	f7f8 fe3e 	bl	80007cc <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007b50:	bf00      	nop
 8007b52:	bd80      	pop	{r7, pc}
 8007b54:	200000ac 	.word	0x200000ac
 8007b58:	20000218 	.word	0x20000218
 8007b5c:	20000018 	.word	0x20000018
 8007b60:	20000098 	.word	0x20000098

08007b64 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007b68:	2200      	movs	r2, #0
 8007b6a:	4905      	ldr	r1, [pc, #20]	@ (8007b80 <CDC_Init_FS+0x1c>)
 8007b6c:	4805      	ldr	r0, [pc, #20]	@ (8007b84 <CDC_Init_FS+0x20>)
 8007b6e:	f7fe fc27 	bl	80063c0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007b72:	4905      	ldr	r1, [pc, #20]	@ (8007b88 <CDC_Init_FS+0x24>)
 8007b74:	4803      	ldr	r0, [pc, #12]	@ (8007b84 <CDC_Init_FS+0x20>)
 8007b76:	f7fe fc45 	bl	8006404 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007b7a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	bd80      	pop	{r7, pc}
 8007b80:	20000574 	.word	0x20000574
 8007b84:	20000218 	.word	0x20000218
 8007b88:	200004f4 	.word	0x200004f4

08007b8c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007b90:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	46bd      	mov	sp, r7
 8007b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9a:	4770      	bx	lr

08007b9c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b083      	sub	sp, #12
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	4603      	mov	r3, r0
 8007ba4:	6039      	str	r1, [r7, #0]
 8007ba6:	71fb      	strb	r3, [r7, #7]
 8007ba8:	4613      	mov	r3, r2
 8007baa:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007bac:	79fb      	ldrb	r3, [r7, #7]
 8007bae:	2b23      	cmp	r3, #35	@ 0x23
 8007bb0:	d84a      	bhi.n	8007c48 <CDC_Control_FS+0xac>
 8007bb2:	a201      	add	r2, pc, #4	@ (adr r2, 8007bb8 <CDC_Control_FS+0x1c>)
 8007bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bb8:	08007c49 	.word	0x08007c49
 8007bbc:	08007c49 	.word	0x08007c49
 8007bc0:	08007c49 	.word	0x08007c49
 8007bc4:	08007c49 	.word	0x08007c49
 8007bc8:	08007c49 	.word	0x08007c49
 8007bcc:	08007c49 	.word	0x08007c49
 8007bd0:	08007c49 	.word	0x08007c49
 8007bd4:	08007c49 	.word	0x08007c49
 8007bd8:	08007c49 	.word	0x08007c49
 8007bdc:	08007c49 	.word	0x08007c49
 8007be0:	08007c49 	.word	0x08007c49
 8007be4:	08007c49 	.word	0x08007c49
 8007be8:	08007c49 	.word	0x08007c49
 8007bec:	08007c49 	.word	0x08007c49
 8007bf0:	08007c49 	.word	0x08007c49
 8007bf4:	08007c49 	.word	0x08007c49
 8007bf8:	08007c49 	.word	0x08007c49
 8007bfc:	08007c49 	.word	0x08007c49
 8007c00:	08007c49 	.word	0x08007c49
 8007c04:	08007c49 	.word	0x08007c49
 8007c08:	08007c49 	.word	0x08007c49
 8007c0c:	08007c49 	.word	0x08007c49
 8007c10:	08007c49 	.word	0x08007c49
 8007c14:	08007c49 	.word	0x08007c49
 8007c18:	08007c49 	.word	0x08007c49
 8007c1c:	08007c49 	.word	0x08007c49
 8007c20:	08007c49 	.word	0x08007c49
 8007c24:	08007c49 	.word	0x08007c49
 8007c28:	08007c49 	.word	0x08007c49
 8007c2c:	08007c49 	.word	0x08007c49
 8007c30:	08007c49 	.word	0x08007c49
 8007c34:	08007c49 	.word	0x08007c49
 8007c38:	08007c49 	.word	0x08007c49
 8007c3c:	08007c49 	.word	0x08007c49
 8007c40:	08007c49 	.word	0x08007c49
 8007c44:	08007c49 	.word	0x08007c49
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007c48:	bf00      	nop
  }

  return (USBD_OK);
 8007c4a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	370c      	adds	r7, #12
 8007c50:	46bd      	mov	sp, r7
 8007c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c56:	4770      	bx	lr

08007c58 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
 8007c60:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007c62:	6879      	ldr	r1, [r7, #4]
 8007c64:	481a      	ldr	r0, [pc, #104]	@ (8007cd0 <CDC_Receive_FS+0x78>)
 8007c66:	f7fe fbcd 	bl	8006404 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007c6a:	4819      	ldr	r0, [pc, #100]	@ (8007cd0 <CDC_Receive_FS+0x78>)
 8007c6c:	f7fe fbe8 	bl	8006440 <USBD_CDC_ReceivePacket>
  uint8_t len = (uint8_t) *Len;
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	73fb      	strb	r3, [r7, #15]
  free(Buffer);                           //  ()
 8007c76:	4b17      	ldr	r3, [pc, #92]	@ (8007cd4 <CDC_Receive_FS+0x7c>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	f000 fdb0 	bl	80087e0 <free>
  Buffer = (uint8_t*)malloc(len);         // 
 8007c80:	7bfb      	ldrb	r3, [r7, #15]
 8007c82:	4618      	mov	r0, r3
 8007c84:	f000 fda4 	bl	80087d0 <malloc>
 8007c88:	4603      	mov	r3, r0
 8007c8a:	461a      	mov	r2, r3
 8007c8c:	4b11      	ldr	r3, [pc, #68]	@ (8007cd4 <CDC_Receive_FS+0x7c>)
 8007c8e:	601a      	str	r2, [r3, #0]
  if (Buffer != NULL) {
 8007c90:	4b10      	ldr	r3, [pc, #64]	@ (8007cd4 <CDC_Receive_FS+0x7c>)
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d00c      	beq.n	8007cb2 <CDC_Receive_FS+0x5a>
      memcpy(Buffer, Buf, len);           // copy 
 8007c98:	4b0e      	ldr	r3, [pc, #56]	@ (8007cd4 <CDC_Receive_FS+0x7c>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	7bfa      	ldrb	r2, [r7, #15]
 8007c9e:	6879      	ldr	r1, [r7, #4]
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	f000 fe97 	bl	80089d4 <memcpy>
      Buflen = len;
 8007ca6:	7bfb      	ldrb	r3, [r7, #15]
 8007ca8:	4a0b      	ldr	r2, [pc, #44]	@ (8007cd8 <CDC_Receive_FS+0x80>)
 8007caa:	6013      	str	r3, [r2, #0]
      Flag = 1;
 8007cac:	4b0b      	ldr	r3, [pc, #44]	@ (8007cdc <CDC_Receive_FS+0x84>)
 8007cae:	2201      	movs	r2, #1
 8007cb0:	701a      	strb	r2, [r3, #0]
  }
  memset(Buf, 0, len);                    // clear buffer 
 8007cb2:	7bfb      	ldrb	r3, [r7, #15]
 8007cb4:	461a      	mov	r2, r3
 8007cb6:	2100      	movs	r1, #0
 8007cb8:	6878      	ldr	r0, [r7, #4]
 8007cba:	f000 fe47 	bl	800894c <memset>
  Flag = 1 ;
 8007cbe:	4b07      	ldr	r3, [pc, #28]	@ (8007cdc <CDC_Receive_FS+0x84>)
 8007cc0:	2201      	movs	r2, #1
 8007cc2:	701a      	strb	r2, [r3, #0]
  return (USBD_OK);
 8007cc4:	2300      	movs	r3, #0

  /* USER CODE END 6 */
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	3710      	adds	r7, #16
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bd80      	pop	{r7, pc}
 8007cce:	bf00      	nop
 8007cd0:	20000218 	.word	0x20000218
 8007cd4:	20000200 	.word	0x20000200
 8007cd8:	20000204 	.word	0x20000204
 8007cdc:	20000208 	.word	0x20000208

08007ce0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b087      	sub	sp, #28
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	60f8      	str	r0, [r7, #12]
 8007ce8:	60b9      	str	r1, [r7, #8]
 8007cea:	4613      	mov	r3, r2
 8007cec:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8007cee:	2300      	movs	r3, #0
 8007cf0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8007cf2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	371c      	adds	r7, #28
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d00:	4770      	bx	lr
	...

08007d04 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b083      	sub	sp, #12
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	6039      	str	r1, [r7, #0]
 8007d0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	2212      	movs	r2, #18
 8007d14:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007d16:	4b03      	ldr	r3, [pc, #12]	@ (8007d24 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	370c      	adds	r7, #12
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr
 8007d24:	200000cc 	.word	0x200000cc

08007d28 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b083      	sub	sp, #12
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	4603      	mov	r3, r0
 8007d30:	6039      	str	r1, [r7, #0]
 8007d32:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	2204      	movs	r2, #4
 8007d38:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007d3a:	4b03      	ldr	r3, [pc, #12]	@ (8007d48 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	370c      	adds	r7, #12
 8007d40:	46bd      	mov	sp, r7
 8007d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d46:	4770      	bx	lr
 8007d48:	200000ec 	.word	0x200000ec

08007d4c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b082      	sub	sp, #8
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	4603      	mov	r3, r0
 8007d54:	6039      	str	r1, [r7, #0]
 8007d56:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007d58:	79fb      	ldrb	r3, [r7, #7]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d105      	bne.n	8007d6a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007d5e:	683a      	ldr	r2, [r7, #0]
 8007d60:	4907      	ldr	r1, [pc, #28]	@ (8007d80 <USBD_FS_ProductStrDescriptor+0x34>)
 8007d62:	4808      	ldr	r0, [pc, #32]	@ (8007d84 <USBD_FS_ProductStrDescriptor+0x38>)
 8007d64:	f7ff fde2 	bl	800792c <USBD_GetString>
 8007d68:	e004      	b.n	8007d74 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007d6a:	683a      	ldr	r2, [r7, #0]
 8007d6c:	4904      	ldr	r1, [pc, #16]	@ (8007d80 <USBD_FS_ProductStrDescriptor+0x34>)
 8007d6e:	4805      	ldr	r0, [pc, #20]	@ (8007d84 <USBD_FS_ProductStrDescriptor+0x38>)
 8007d70:	f7ff fddc 	bl	800792c <USBD_GetString>
  }
  return USBD_StrDesc;
 8007d74:	4b02      	ldr	r3, [pc, #8]	@ (8007d80 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007d76:	4618      	mov	r0, r3
 8007d78:	3708      	adds	r7, #8
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bd80      	pop	{r7, pc}
 8007d7e:	bf00      	nop
 8007d80:	200005f4 	.word	0x200005f4
 8007d84:	08008aa0 	.word	0x08008aa0

08007d88 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b082      	sub	sp, #8
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	4603      	mov	r3, r0
 8007d90:	6039      	str	r1, [r7, #0]
 8007d92:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007d94:	683a      	ldr	r2, [r7, #0]
 8007d96:	4904      	ldr	r1, [pc, #16]	@ (8007da8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007d98:	4804      	ldr	r0, [pc, #16]	@ (8007dac <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007d9a:	f7ff fdc7 	bl	800792c <USBD_GetString>
  return USBD_StrDesc;
 8007d9e:	4b02      	ldr	r3, [pc, #8]	@ (8007da8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3708      	adds	r7, #8
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}
 8007da8:	200005f4 	.word	0x200005f4
 8007dac:	08008ab8 	.word	0x08008ab8

08007db0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b082      	sub	sp, #8
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	4603      	mov	r3, r0
 8007db8:	6039      	str	r1, [r7, #0]
 8007dba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	221a      	movs	r2, #26
 8007dc0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007dc2:	f000 f855 	bl	8007e70 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007dc6:	4b02      	ldr	r3, [pc, #8]	@ (8007dd0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007dc8:	4618      	mov	r0, r3
 8007dca:	3708      	adds	r7, #8
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	bd80      	pop	{r7, pc}
 8007dd0:	200000f0 	.word	0x200000f0

08007dd4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b082      	sub	sp, #8
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	4603      	mov	r3, r0
 8007ddc:	6039      	str	r1, [r7, #0]
 8007dde:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007de0:	79fb      	ldrb	r3, [r7, #7]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d105      	bne.n	8007df2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007de6:	683a      	ldr	r2, [r7, #0]
 8007de8:	4907      	ldr	r1, [pc, #28]	@ (8007e08 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007dea:	4808      	ldr	r0, [pc, #32]	@ (8007e0c <USBD_FS_ConfigStrDescriptor+0x38>)
 8007dec:	f7ff fd9e 	bl	800792c <USBD_GetString>
 8007df0:	e004      	b.n	8007dfc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007df2:	683a      	ldr	r2, [r7, #0]
 8007df4:	4904      	ldr	r1, [pc, #16]	@ (8007e08 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007df6:	4805      	ldr	r0, [pc, #20]	@ (8007e0c <USBD_FS_ConfigStrDescriptor+0x38>)
 8007df8:	f7ff fd98 	bl	800792c <USBD_GetString>
  }
  return USBD_StrDesc;
 8007dfc:	4b02      	ldr	r3, [pc, #8]	@ (8007e08 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3708      	adds	r7, #8
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
 8007e06:	bf00      	nop
 8007e08:	200005f4 	.word	0x200005f4
 8007e0c:	08008acc 	.word	0x08008acc

08007e10 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b082      	sub	sp, #8
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	4603      	mov	r3, r0
 8007e18:	6039      	str	r1, [r7, #0]
 8007e1a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007e1c:	79fb      	ldrb	r3, [r7, #7]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d105      	bne.n	8007e2e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007e22:	683a      	ldr	r2, [r7, #0]
 8007e24:	4907      	ldr	r1, [pc, #28]	@ (8007e44 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007e26:	4808      	ldr	r0, [pc, #32]	@ (8007e48 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007e28:	f7ff fd80 	bl	800792c <USBD_GetString>
 8007e2c:	e004      	b.n	8007e38 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007e2e:	683a      	ldr	r2, [r7, #0]
 8007e30:	4904      	ldr	r1, [pc, #16]	@ (8007e44 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007e32:	4805      	ldr	r0, [pc, #20]	@ (8007e48 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007e34:	f7ff fd7a 	bl	800792c <USBD_GetString>
  }
  return USBD_StrDesc;
 8007e38:	4b02      	ldr	r3, [pc, #8]	@ (8007e44 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	3708      	adds	r7, #8
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	bd80      	pop	{r7, pc}
 8007e42:	bf00      	nop
 8007e44:	200005f4 	.word	0x200005f4
 8007e48:	08008ad8 	.word	0x08008ad8

08007e4c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b083      	sub	sp, #12
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	4603      	mov	r3, r0
 8007e54:	6039      	str	r1, [r7, #0]
 8007e56:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	220c      	movs	r2, #12
 8007e5c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8007e5e:	4b03      	ldr	r3, [pc, #12]	@ (8007e6c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	370c      	adds	r7, #12
 8007e64:	46bd      	mov	sp, r7
 8007e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6a:	4770      	bx	lr
 8007e6c:	200000e0 	.word	0x200000e0

08007e70 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b084      	sub	sp, #16
 8007e74:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007e76:	4b0f      	ldr	r3, [pc, #60]	@ (8007eb4 <Get_SerialNum+0x44>)
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007e7c:	4b0e      	ldr	r3, [pc, #56]	@ (8007eb8 <Get_SerialNum+0x48>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007e82:	4b0e      	ldr	r3, [pc, #56]	@ (8007ebc <Get_SerialNum+0x4c>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007e88:	68fa      	ldr	r2, [r7, #12]
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	4413      	add	r3, r2
 8007e8e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d009      	beq.n	8007eaa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007e96:	2208      	movs	r2, #8
 8007e98:	4909      	ldr	r1, [pc, #36]	@ (8007ec0 <Get_SerialNum+0x50>)
 8007e9a:	68f8      	ldr	r0, [r7, #12]
 8007e9c:	f000 f814 	bl	8007ec8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007ea0:	2204      	movs	r2, #4
 8007ea2:	4908      	ldr	r1, [pc, #32]	@ (8007ec4 <Get_SerialNum+0x54>)
 8007ea4:	68b8      	ldr	r0, [r7, #8]
 8007ea6:	f000 f80f 	bl	8007ec8 <IntToUnicode>
  }
}
 8007eaa:	bf00      	nop
 8007eac:	3710      	adds	r7, #16
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bd80      	pop	{r7, pc}
 8007eb2:	bf00      	nop
 8007eb4:	1fff7590 	.word	0x1fff7590
 8007eb8:	1fff7594 	.word	0x1fff7594
 8007ebc:	1fff7598 	.word	0x1fff7598
 8007ec0:	200000f2 	.word	0x200000f2
 8007ec4:	20000102 	.word	0x20000102

08007ec8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b087      	sub	sp, #28
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	60f8      	str	r0, [r7, #12]
 8007ed0:	60b9      	str	r1, [r7, #8]
 8007ed2:	4613      	mov	r3, r2
 8007ed4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007eda:	2300      	movs	r3, #0
 8007edc:	75fb      	strb	r3, [r7, #23]
 8007ede:	e027      	b.n	8007f30 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	0f1b      	lsrs	r3, r3, #28
 8007ee4:	2b09      	cmp	r3, #9
 8007ee6:	d80b      	bhi.n	8007f00 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	0f1b      	lsrs	r3, r3, #28
 8007eec:	b2da      	uxtb	r2, r3
 8007eee:	7dfb      	ldrb	r3, [r7, #23]
 8007ef0:	005b      	lsls	r3, r3, #1
 8007ef2:	4619      	mov	r1, r3
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	440b      	add	r3, r1
 8007ef8:	3230      	adds	r2, #48	@ 0x30
 8007efa:	b2d2      	uxtb	r2, r2
 8007efc:	701a      	strb	r2, [r3, #0]
 8007efe:	e00a      	b.n	8007f16 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	0f1b      	lsrs	r3, r3, #28
 8007f04:	b2da      	uxtb	r2, r3
 8007f06:	7dfb      	ldrb	r3, [r7, #23]
 8007f08:	005b      	lsls	r3, r3, #1
 8007f0a:	4619      	mov	r1, r3
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	440b      	add	r3, r1
 8007f10:	3237      	adds	r2, #55	@ 0x37
 8007f12:	b2d2      	uxtb	r2, r2
 8007f14:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	011b      	lsls	r3, r3, #4
 8007f1a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007f1c:	7dfb      	ldrb	r3, [r7, #23]
 8007f1e:	005b      	lsls	r3, r3, #1
 8007f20:	3301      	adds	r3, #1
 8007f22:	68ba      	ldr	r2, [r7, #8]
 8007f24:	4413      	add	r3, r2
 8007f26:	2200      	movs	r2, #0
 8007f28:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007f2a:	7dfb      	ldrb	r3, [r7, #23]
 8007f2c:	3301      	adds	r3, #1
 8007f2e:	75fb      	strb	r3, [r7, #23]
 8007f30:	7dfa      	ldrb	r2, [r7, #23]
 8007f32:	79fb      	ldrb	r3, [r7, #7]
 8007f34:	429a      	cmp	r2, r3
 8007f36:	d3d3      	bcc.n	8007ee0 <IntToUnicode+0x18>
  }
}
 8007f38:	bf00      	nop
 8007f3a:	bf00      	nop
 8007f3c:	371c      	adds	r7, #28
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f44:	4770      	bx	lr
	...

08007f48 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b0ae      	sub	sp, #184	@ 0xb8
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007f50:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8007f54:	2200      	movs	r2, #0
 8007f56:	601a      	str	r2, [r3, #0]
 8007f58:	605a      	str	r2, [r3, #4]
 8007f5a:	609a      	str	r2, [r3, #8]
 8007f5c:	60da      	str	r2, [r3, #12]
 8007f5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007f60:	f107 0318 	add.w	r3, r7, #24
 8007f64:	228c      	movs	r2, #140	@ 0x8c
 8007f66:	2100      	movs	r1, #0
 8007f68:	4618      	mov	r0, r3
 8007f6a:	f000 fcef 	bl	800894c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007f76:	d173      	bne.n	8008060 <HAL_PCD_MspInit+0x118>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8007f78:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007f7c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8007f7e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8007f82:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8007f86:	2301      	movs	r3, #1
 8007f88:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8007f8a:	2301      	movs	r3, #1
 8007f8c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8007f8e:	2318      	movs	r3, #24
 8007f90:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8007f92:	2302      	movs	r3, #2
 8007f94:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8007f96:	2302      	movs	r3, #2
 8007f98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8007f9a:	2302      	movs	r3, #2
 8007f9c:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8007f9e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007fa2:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007fa4:	f107 0318 	add.w	r3, r7, #24
 8007fa8:	4618      	mov	r0, r3
 8007faa:	f7fb f901 	bl	80031b0 <HAL_RCCEx_PeriphCLKConfig>
 8007fae:	4603      	mov	r3, r0
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d001      	beq.n	8007fb8 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8007fb4:	f7f8 fc0a 	bl	80007cc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007fb8:	4b2b      	ldr	r3, [pc, #172]	@ (8008068 <HAL_PCD_MspInit+0x120>)
 8007fba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fbc:	4a2a      	ldr	r2, [pc, #168]	@ (8008068 <HAL_PCD_MspInit+0x120>)
 8007fbe:	f043 0301 	orr.w	r3, r3, #1
 8007fc2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007fc4:	4b28      	ldr	r3, [pc, #160]	@ (8008068 <HAL_PCD_MspInit+0x120>)
 8007fc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fc8:	f003 0301 	and.w	r3, r3, #1
 8007fcc:	617b      	str	r3, [r7, #20]
 8007fce:	697b      	ldr	r3, [r7, #20]
    PA8     ------> USB_OTG_FS_SOF
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8007fd0:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8007fd4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007fd8:	2302      	movs	r3, #2
 8007fda:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007fe4:	2303      	movs	r3, #3
 8007fe6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007fea:	230a      	movs	r3, #10
 8007fec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007ff0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8007ff4:	4619      	mov	r1, r3
 8007ff6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007ffa:	f7f8 fec7 	bl	8000d8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007ffe:	4b1a      	ldr	r3, [pc, #104]	@ (8008068 <HAL_PCD_MspInit+0x120>)
 8008000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008002:	4a19      	ldr	r2, [pc, #100]	@ (8008068 <HAL_PCD_MspInit+0x120>)
 8008004:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008008:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800800a:	4b17      	ldr	r3, [pc, #92]	@ (8008068 <HAL_PCD_MspInit+0x120>)
 800800c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800800e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008012:	613b      	str	r3, [r7, #16]
 8008014:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008016:	4b14      	ldr	r3, [pc, #80]	@ (8008068 <HAL_PCD_MspInit+0x120>)
 8008018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800801a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800801e:	2b00      	cmp	r3, #0
 8008020:	d114      	bne.n	800804c <HAL_PCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008022:	4b11      	ldr	r3, [pc, #68]	@ (8008068 <HAL_PCD_MspInit+0x120>)
 8008024:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008026:	4a10      	ldr	r2, [pc, #64]	@ (8008068 <HAL_PCD_MspInit+0x120>)
 8008028:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800802c:	6593      	str	r3, [r2, #88]	@ 0x58
 800802e:	4b0e      	ldr	r3, [pc, #56]	@ (8008068 <HAL_PCD_MspInit+0x120>)
 8008030:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008032:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008036:	60fb      	str	r3, [r7, #12]
 8008038:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 800803a:	f7fa fa5b 	bl	80024f4 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800803e:	4b0a      	ldr	r3, [pc, #40]	@ (8008068 <HAL_PCD_MspInit+0x120>)
 8008040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008042:	4a09      	ldr	r2, [pc, #36]	@ (8008068 <HAL_PCD_MspInit+0x120>)
 8008044:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008048:	6593      	str	r3, [r2, #88]	@ 0x58
 800804a:	e001      	b.n	8008050 <HAL_PCD_MspInit+0x108>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800804c:	f7fa fa52 	bl	80024f4 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008050:	2200      	movs	r2, #0
 8008052:	2100      	movs	r1, #0
 8008054:	2043      	movs	r0, #67	@ 0x43
 8008056:	f7f8 fe62 	bl	8000d1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800805a:	2043      	movs	r0, #67	@ 0x43
 800805c:	f7f8 fe7b 	bl	8000d56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008060:	bf00      	nop
 8008062:	37b8      	adds	r7, #184	@ 0xb8
 8008064:	46bd      	mov	sp, r7
 8008066:	bd80      	pop	{r7, pc}
 8008068:	40021000 	.word	0x40021000

0800806c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b082      	sub	sp, #8
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008080:	4619      	mov	r1, r3
 8008082:	4610      	mov	r0, r2
 8008084:	f7fe fac5 	bl	8006612 <USBD_LL_SetupStage>
}
 8008088:	bf00      	nop
 800808a:	3708      	adds	r7, #8
 800808c:	46bd      	mov	sp, r7
 800808e:	bd80      	pop	{r7, pc}

08008090 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b082      	sub	sp, #8
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
 8008098:	460b      	mov	r3, r1
 800809a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80080a2:	78fa      	ldrb	r2, [r7, #3]
 80080a4:	6879      	ldr	r1, [r7, #4]
 80080a6:	4613      	mov	r3, r2
 80080a8:	00db      	lsls	r3, r3, #3
 80080aa:	4413      	add	r3, r2
 80080ac:	009b      	lsls	r3, r3, #2
 80080ae:	440b      	add	r3, r1
 80080b0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80080b4:	681a      	ldr	r2, [r3, #0]
 80080b6:	78fb      	ldrb	r3, [r7, #3]
 80080b8:	4619      	mov	r1, r3
 80080ba:	f7fe faff 	bl	80066bc <USBD_LL_DataOutStage>
}
 80080be:	bf00      	nop
 80080c0:	3708      	adds	r7, #8
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bd80      	pop	{r7, pc}

080080c6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80080c6:	b580      	push	{r7, lr}
 80080c8:	b082      	sub	sp, #8
 80080ca:	af00      	add	r7, sp, #0
 80080cc:	6078      	str	r0, [r7, #4]
 80080ce:	460b      	mov	r3, r1
 80080d0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80080d8:	78fa      	ldrb	r2, [r7, #3]
 80080da:	6879      	ldr	r1, [r7, #4]
 80080dc:	4613      	mov	r3, r2
 80080de:	00db      	lsls	r3, r3, #3
 80080e0:	4413      	add	r3, r2
 80080e2:	009b      	lsls	r3, r3, #2
 80080e4:	440b      	add	r3, r1
 80080e6:	3320      	adds	r3, #32
 80080e8:	681a      	ldr	r2, [r3, #0]
 80080ea:	78fb      	ldrb	r3, [r7, #3]
 80080ec:	4619      	mov	r1, r3
 80080ee:	f7fe fb98 	bl	8006822 <USBD_LL_DataInStage>
}
 80080f2:	bf00      	nop
 80080f4:	3708      	adds	r7, #8
 80080f6:	46bd      	mov	sp, r7
 80080f8:	bd80      	pop	{r7, pc}

080080fa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80080fa:	b580      	push	{r7, lr}
 80080fc:	b082      	sub	sp, #8
 80080fe:	af00      	add	r7, sp, #0
 8008100:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008108:	4618      	mov	r0, r3
 800810a:	f7fe fcd2 	bl	8006ab2 <USBD_LL_SOF>
}
 800810e:	bf00      	nop
 8008110:	3708      	adds	r7, #8
 8008112:	46bd      	mov	sp, r7
 8008114:	bd80      	pop	{r7, pc}

08008116 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008116:	b580      	push	{r7, lr}
 8008118:	b084      	sub	sp, #16
 800811a:	af00      	add	r7, sp, #0
 800811c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800811e:	2301      	movs	r3, #1
 8008120:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	79db      	ldrb	r3, [r3, #7]
 8008126:	2b02      	cmp	r3, #2
 8008128:	d001      	beq.n	800812e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800812a:	f7f8 fb4f 	bl	80007cc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008134:	7bfa      	ldrb	r2, [r7, #15]
 8008136:	4611      	mov	r1, r2
 8008138:	4618      	mov	r0, r3
 800813a:	f7fe fc76 	bl	8006a2a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008144:	4618      	mov	r0, r3
 8008146:	f7fe fc1e 	bl	8006986 <USBD_LL_Reset>
}
 800814a:	bf00      	nop
 800814c:	3710      	adds	r7, #16
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}
	...

08008154 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b082      	sub	sp, #8
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	687a      	ldr	r2, [r7, #4]
 8008168:	6812      	ldr	r2, [r2, #0]
 800816a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800816e:	f043 0301 	orr.w	r3, r3, #1
 8008172:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800817a:	4618      	mov	r0, r3
 800817c:	f7fe fc65 	bl	8006a4a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	7adb      	ldrb	r3, [r3, #11]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d005      	beq.n	8008194 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008188:	4b04      	ldr	r3, [pc, #16]	@ (800819c <HAL_PCD_SuspendCallback+0x48>)
 800818a:	691b      	ldr	r3, [r3, #16]
 800818c:	4a03      	ldr	r2, [pc, #12]	@ (800819c <HAL_PCD_SuspendCallback+0x48>)
 800818e:	f043 0306 	orr.w	r3, r3, #6
 8008192:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008194:	bf00      	nop
 8008196:	3708      	adds	r7, #8
 8008198:	46bd      	mov	sp, r7
 800819a:	bd80      	pop	{r7, pc}
 800819c:	e000ed00 	.word	0xe000ed00

080081a0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b082      	sub	sp, #8
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	687a      	ldr	r2, [r7, #4]
 80081b4:	6812      	ldr	r2, [r2, #0]
 80081b6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80081ba:	f023 0301 	bic.w	r3, r3, #1
 80081be:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	7adb      	ldrb	r3, [r3, #11]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d007      	beq.n	80081d8 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80081c8:	4b08      	ldr	r3, [pc, #32]	@ (80081ec <HAL_PCD_ResumeCallback+0x4c>)
 80081ca:	691b      	ldr	r3, [r3, #16]
 80081cc:	4a07      	ldr	r2, [pc, #28]	@ (80081ec <HAL_PCD_ResumeCallback+0x4c>)
 80081ce:	f023 0306 	bic.w	r3, r3, #6
 80081d2:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 80081d4:	f000 faf6 	bl	80087c4 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80081de:	4618      	mov	r0, r3
 80081e0:	f7fe fc4f 	bl	8006a82 <USBD_LL_Resume>
}
 80081e4:	bf00      	nop
 80081e6:	3708      	adds	r7, #8
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bd80      	pop	{r7, pc}
 80081ec:	e000ed00 	.word	0xe000ed00

080081f0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b082      	sub	sp, #8
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
 80081f8:	460b      	mov	r3, r1
 80081fa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008202:	78fa      	ldrb	r2, [r7, #3]
 8008204:	4611      	mov	r1, r2
 8008206:	4618      	mov	r0, r3
 8008208:	f7fe fca5 	bl	8006b56 <USBD_LL_IsoOUTIncomplete>
}
 800820c:	bf00      	nop
 800820e:	3708      	adds	r7, #8
 8008210:	46bd      	mov	sp, r7
 8008212:	bd80      	pop	{r7, pc}

08008214 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b082      	sub	sp, #8
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
 800821c:	460b      	mov	r3, r1
 800821e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008226:	78fa      	ldrb	r2, [r7, #3]
 8008228:	4611      	mov	r1, r2
 800822a:	4618      	mov	r0, r3
 800822c:	f7fe fc61 	bl	8006af2 <USBD_LL_IsoINIncomplete>
}
 8008230:	bf00      	nop
 8008232:	3708      	adds	r7, #8
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}

08008238 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b082      	sub	sp, #8
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008246:	4618      	mov	r0, r3
 8008248:	f7fe fcb7 	bl	8006bba <USBD_LL_DevConnected>
}
 800824c:	bf00      	nop
 800824e:	3708      	adds	r7, #8
 8008250:	46bd      	mov	sp, r7
 8008252:	bd80      	pop	{r7, pc}

08008254 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b082      	sub	sp, #8
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008262:	4618      	mov	r0, r3
 8008264:	f7fe fcb4 	bl	8006bd0 <USBD_LL_DevDisconnected>
}
 8008268:	bf00      	nop
 800826a:	3708      	adds	r7, #8
 800826c:	46bd      	mov	sp, r7
 800826e:	bd80      	pop	{r7, pc}

08008270 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b082      	sub	sp, #8
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	781b      	ldrb	r3, [r3, #0]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d13c      	bne.n	80082fa <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008280:	4a20      	ldr	r2, [pc, #128]	@ (8008304 <USBD_LL_Init+0x94>)
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	4a1e      	ldr	r2, [pc, #120]	@ (8008304 <USBD_LL_Init+0x94>)
 800828c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008290:	4b1c      	ldr	r3, [pc, #112]	@ (8008304 <USBD_LL_Init+0x94>)
 8008292:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008296:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8008298:	4b1a      	ldr	r3, [pc, #104]	@ (8008304 <USBD_LL_Init+0x94>)
 800829a:	2206      	movs	r2, #6
 800829c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800829e:	4b19      	ldr	r3, [pc, #100]	@ (8008304 <USBD_LL_Init+0x94>)
 80082a0:	2202      	movs	r2, #2
 80082a2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80082a4:	4b17      	ldr	r3, [pc, #92]	@ (8008304 <USBD_LL_Init+0x94>)
 80082a6:	2202      	movs	r2, #2
 80082a8:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80082aa:	4b16      	ldr	r3, [pc, #88]	@ (8008304 <USBD_LL_Init+0x94>)
 80082ac:	2200      	movs	r2, #0
 80082ae:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80082b0:	4b14      	ldr	r3, [pc, #80]	@ (8008304 <USBD_LL_Init+0x94>)
 80082b2:	2200      	movs	r2, #0
 80082b4:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80082b6:	4b13      	ldr	r3, [pc, #76]	@ (8008304 <USBD_LL_Init+0x94>)
 80082b8:	2200      	movs	r2, #0
 80082ba:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80082bc:	4b11      	ldr	r3, [pc, #68]	@ (8008304 <USBD_LL_Init+0x94>)
 80082be:	2200      	movs	r2, #0
 80082c0:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80082c2:	4b10      	ldr	r3, [pc, #64]	@ (8008304 <USBD_LL_Init+0x94>)
 80082c4:	2200      	movs	r2, #0
 80082c6:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80082c8:	4b0e      	ldr	r3, [pc, #56]	@ (8008304 <USBD_LL_Init+0x94>)
 80082ca:	2200      	movs	r2, #0
 80082cc:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80082ce:	480d      	ldr	r0, [pc, #52]	@ (8008304 <USBD_LL_Init+0x94>)
 80082d0:	f7f8 ff06 	bl	80010e0 <HAL_PCD_Init>
 80082d4:	4603      	mov	r3, r0
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d001      	beq.n	80082de <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80082da:	f7f8 fa77 	bl	80007cc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80082de:	2180      	movs	r1, #128	@ 0x80
 80082e0:	4808      	ldr	r0, [pc, #32]	@ (8008304 <USBD_LL_Init+0x94>)
 80082e2:	f7fa f85e 	bl	80023a2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80082e6:	2240      	movs	r2, #64	@ 0x40
 80082e8:	2100      	movs	r1, #0
 80082ea:	4806      	ldr	r0, [pc, #24]	@ (8008304 <USBD_LL_Init+0x94>)
 80082ec:	f7fa f812 	bl	8002314 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80082f0:	2280      	movs	r2, #128	@ 0x80
 80082f2:	2101      	movs	r1, #1
 80082f4:	4803      	ldr	r0, [pc, #12]	@ (8008304 <USBD_LL_Init+0x94>)
 80082f6:	f7fa f80d 	bl	8002314 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80082fa:	2300      	movs	r3, #0
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	3708      	adds	r7, #8
 8008300:	46bd      	mov	sp, r7
 8008302:	bd80      	pop	{r7, pc}
 8008304:	200007f4 	.word	0x200007f4

08008308 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b084      	sub	sp, #16
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008310:	2300      	movs	r3, #0
 8008312:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008314:	2300      	movs	r3, #0
 8008316:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800831e:	4618      	mov	r0, r3
 8008320:	f7f8 ffed 	bl	80012fe <HAL_PCD_Start>
 8008324:	4603      	mov	r3, r0
 8008326:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8008328:	7bbb      	ldrb	r3, [r7, #14]
 800832a:	2b03      	cmp	r3, #3
 800832c:	d816      	bhi.n	800835c <USBD_LL_Start+0x54>
 800832e:	a201      	add	r2, pc, #4	@ (adr r2, 8008334 <USBD_LL_Start+0x2c>)
 8008330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008334:	08008345 	.word	0x08008345
 8008338:	0800834b 	.word	0x0800834b
 800833c:	08008351 	.word	0x08008351
 8008340:	08008357 	.word	0x08008357
    case HAL_OK :
      usb_status = USBD_OK;
 8008344:	2300      	movs	r3, #0
 8008346:	73fb      	strb	r3, [r7, #15]
    break;
 8008348:	e00b      	b.n	8008362 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800834a:	2303      	movs	r3, #3
 800834c:	73fb      	strb	r3, [r7, #15]
    break;
 800834e:	e008      	b.n	8008362 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008350:	2301      	movs	r3, #1
 8008352:	73fb      	strb	r3, [r7, #15]
    break;
 8008354:	e005      	b.n	8008362 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008356:	2303      	movs	r3, #3
 8008358:	73fb      	strb	r3, [r7, #15]
    break;
 800835a:	e002      	b.n	8008362 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800835c:	2303      	movs	r3, #3
 800835e:	73fb      	strb	r3, [r7, #15]
    break;
 8008360:	bf00      	nop
  }
  return usb_status;
 8008362:	7bfb      	ldrb	r3, [r7, #15]
}
 8008364:	4618      	mov	r0, r3
 8008366:	3710      	adds	r7, #16
 8008368:	46bd      	mov	sp, r7
 800836a:	bd80      	pop	{r7, pc}

0800836c <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b084      	sub	sp, #16
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
 8008374:	4608      	mov	r0, r1
 8008376:	4611      	mov	r1, r2
 8008378:	461a      	mov	r2, r3
 800837a:	4603      	mov	r3, r0
 800837c:	70fb      	strb	r3, [r7, #3]
 800837e:	460b      	mov	r3, r1
 8008380:	70bb      	strb	r3, [r7, #2]
 8008382:	4613      	mov	r3, r2
 8008384:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008386:	2300      	movs	r3, #0
 8008388:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800838a:	2300      	movs	r3, #0
 800838c:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008394:	78bb      	ldrb	r3, [r7, #2]
 8008396:	883a      	ldrh	r2, [r7, #0]
 8008398:	78f9      	ldrb	r1, [r7, #3]
 800839a:	f7f9 fc99 	bl	8001cd0 <HAL_PCD_EP_Open>
 800839e:	4603      	mov	r3, r0
 80083a0:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80083a2:	7bbb      	ldrb	r3, [r7, #14]
 80083a4:	2b03      	cmp	r3, #3
 80083a6:	d817      	bhi.n	80083d8 <USBD_LL_OpenEP+0x6c>
 80083a8:	a201      	add	r2, pc, #4	@ (adr r2, 80083b0 <USBD_LL_OpenEP+0x44>)
 80083aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083ae:	bf00      	nop
 80083b0:	080083c1 	.word	0x080083c1
 80083b4:	080083c7 	.word	0x080083c7
 80083b8:	080083cd 	.word	0x080083cd
 80083bc:	080083d3 	.word	0x080083d3
    case HAL_OK :
      usb_status = USBD_OK;
 80083c0:	2300      	movs	r3, #0
 80083c2:	73fb      	strb	r3, [r7, #15]
    break;
 80083c4:	e00b      	b.n	80083de <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80083c6:	2303      	movs	r3, #3
 80083c8:	73fb      	strb	r3, [r7, #15]
    break;
 80083ca:	e008      	b.n	80083de <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80083cc:	2301      	movs	r3, #1
 80083ce:	73fb      	strb	r3, [r7, #15]
    break;
 80083d0:	e005      	b.n	80083de <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80083d2:	2303      	movs	r3, #3
 80083d4:	73fb      	strb	r3, [r7, #15]
    break;
 80083d6:	e002      	b.n	80083de <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 80083d8:	2303      	movs	r3, #3
 80083da:	73fb      	strb	r3, [r7, #15]
    break;
 80083dc:	bf00      	nop
  }
  return usb_status;
 80083de:	7bfb      	ldrb	r3, [r7, #15]
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3710      	adds	r7, #16
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b084      	sub	sp, #16
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
 80083f0:	460b      	mov	r3, r1
 80083f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80083f4:	2300      	movs	r3, #0
 80083f6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80083f8:	2300      	movs	r3, #0
 80083fa:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008402:	78fa      	ldrb	r2, [r7, #3]
 8008404:	4611      	mov	r1, r2
 8008406:	4618      	mov	r0, r3
 8008408:	f7f9 fccc 	bl	8001da4 <HAL_PCD_EP_Close>
 800840c:	4603      	mov	r3, r0
 800840e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8008410:	7bbb      	ldrb	r3, [r7, #14]
 8008412:	2b03      	cmp	r3, #3
 8008414:	d816      	bhi.n	8008444 <USBD_LL_CloseEP+0x5c>
 8008416:	a201      	add	r2, pc, #4	@ (adr r2, 800841c <USBD_LL_CloseEP+0x34>)
 8008418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800841c:	0800842d 	.word	0x0800842d
 8008420:	08008433 	.word	0x08008433
 8008424:	08008439 	.word	0x08008439
 8008428:	0800843f 	.word	0x0800843f
    case HAL_OK :
      usb_status = USBD_OK;
 800842c:	2300      	movs	r3, #0
 800842e:	73fb      	strb	r3, [r7, #15]
    break;
 8008430:	e00b      	b.n	800844a <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008432:	2303      	movs	r3, #3
 8008434:	73fb      	strb	r3, [r7, #15]
    break;
 8008436:	e008      	b.n	800844a <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008438:	2301      	movs	r3, #1
 800843a:	73fb      	strb	r3, [r7, #15]
    break;
 800843c:	e005      	b.n	800844a <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800843e:	2303      	movs	r3, #3
 8008440:	73fb      	strb	r3, [r7, #15]
    break;
 8008442:	e002      	b.n	800844a <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8008444:	2303      	movs	r3, #3
 8008446:	73fb      	strb	r3, [r7, #15]
    break;
 8008448:	bf00      	nop
  }
  return usb_status;
 800844a:	7bfb      	ldrb	r3, [r7, #15]
}
 800844c:	4618      	mov	r0, r3
 800844e:	3710      	adds	r7, #16
 8008450:	46bd      	mov	sp, r7
 8008452:	bd80      	pop	{r7, pc}

08008454 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b084      	sub	sp, #16
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
 800845c:	460b      	mov	r3, r1
 800845e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008460:	2300      	movs	r3, #0
 8008462:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008464:	2300      	movs	r3, #0
 8008466:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800846e:	78fa      	ldrb	r2, [r7, #3]
 8008470:	4611      	mov	r1, r2
 8008472:	4618      	mov	r0, r3
 8008474:	f7f9 fd5b 	bl	8001f2e <HAL_PCD_EP_SetStall>
 8008478:	4603      	mov	r3, r0
 800847a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800847c:	7bbb      	ldrb	r3, [r7, #14]
 800847e:	2b03      	cmp	r3, #3
 8008480:	d816      	bhi.n	80084b0 <USBD_LL_StallEP+0x5c>
 8008482:	a201      	add	r2, pc, #4	@ (adr r2, 8008488 <USBD_LL_StallEP+0x34>)
 8008484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008488:	08008499 	.word	0x08008499
 800848c:	0800849f 	.word	0x0800849f
 8008490:	080084a5 	.word	0x080084a5
 8008494:	080084ab 	.word	0x080084ab
    case HAL_OK :
      usb_status = USBD_OK;
 8008498:	2300      	movs	r3, #0
 800849a:	73fb      	strb	r3, [r7, #15]
    break;
 800849c:	e00b      	b.n	80084b6 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800849e:	2303      	movs	r3, #3
 80084a0:	73fb      	strb	r3, [r7, #15]
    break;
 80084a2:	e008      	b.n	80084b6 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80084a4:	2301      	movs	r3, #1
 80084a6:	73fb      	strb	r3, [r7, #15]
    break;
 80084a8:	e005      	b.n	80084b6 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80084aa:	2303      	movs	r3, #3
 80084ac:	73fb      	strb	r3, [r7, #15]
    break;
 80084ae:	e002      	b.n	80084b6 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80084b0:	2303      	movs	r3, #3
 80084b2:	73fb      	strb	r3, [r7, #15]
    break;
 80084b4:	bf00      	nop
  }
  return usb_status;
 80084b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80084b8:	4618      	mov	r0, r3
 80084ba:	3710      	adds	r7, #16
 80084bc:	46bd      	mov	sp, r7
 80084be:	bd80      	pop	{r7, pc}

080084c0 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b084      	sub	sp, #16
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
 80084c8:	460b      	mov	r3, r1
 80084ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80084cc:	2300      	movs	r3, #0
 80084ce:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80084d0:	2300      	movs	r3, #0
 80084d2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80084da:	78fa      	ldrb	r2, [r7, #3]
 80084dc:	4611      	mov	r1, r2
 80084de:	4618      	mov	r0, r3
 80084e0:	f7f9 fd87 	bl	8001ff2 <HAL_PCD_EP_ClrStall>
 80084e4:	4603      	mov	r3, r0
 80084e6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80084e8:	7bbb      	ldrb	r3, [r7, #14]
 80084ea:	2b03      	cmp	r3, #3
 80084ec:	d816      	bhi.n	800851c <USBD_LL_ClearStallEP+0x5c>
 80084ee:	a201      	add	r2, pc, #4	@ (adr r2, 80084f4 <USBD_LL_ClearStallEP+0x34>)
 80084f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084f4:	08008505 	.word	0x08008505
 80084f8:	0800850b 	.word	0x0800850b
 80084fc:	08008511 	.word	0x08008511
 8008500:	08008517 	.word	0x08008517
    case HAL_OK :
      usb_status = USBD_OK;
 8008504:	2300      	movs	r3, #0
 8008506:	73fb      	strb	r3, [r7, #15]
    break;
 8008508:	e00b      	b.n	8008522 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800850a:	2303      	movs	r3, #3
 800850c:	73fb      	strb	r3, [r7, #15]
    break;
 800850e:	e008      	b.n	8008522 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008510:	2301      	movs	r3, #1
 8008512:	73fb      	strb	r3, [r7, #15]
    break;
 8008514:	e005      	b.n	8008522 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008516:	2303      	movs	r3, #3
 8008518:	73fb      	strb	r3, [r7, #15]
    break;
 800851a:	e002      	b.n	8008522 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800851c:	2303      	movs	r3, #3
 800851e:	73fb      	strb	r3, [r7, #15]
    break;
 8008520:	bf00      	nop
  }
  return usb_status;
 8008522:	7bfb      	ldrb	r3, [r7, #15]
}
 8008524:	4618      	mov	r0, r3
 8008526:	3710      	adds	r7, #16
 8008528:	46bd      	mov	sp, r7
 800852a:	bd80      	pop	{r7, pc}

0800852c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800852c:	b480      	push	{r7}
 800852e:	b085      	sub	sp, #20
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	460b      	mov	r3, r1
 8008536:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800853e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008540:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008544:	2b00      	cmp	r3, #0
 8008546:	da0b      	bge.n	8008560 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008548:	78fb      	ldrb	r3, [r7, #3]
 800854a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800854e:	68f9      	ldr	r1, [r7, #12]
 8008550:	4613      	mov	r3, r2
 8008552:	00db      	lsls	r3, r3, #3
 8008554:	4413      	add	r3, r2
 8008556:	009b      	lsls	r3, r3, #2
 8008558:	440b      	add	r3, r1
 800855a:	3316      	adds	r3, #22
 800855c:	781b      	ldrb	r3, [r3, #0]
 800855e:	e00b      	b.n	8008578 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008560:	78fb      	ldrb	r3, [r7, #3]
 8008562:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008566:	68f9      	ldr	r1, [r7, #12]
 8008568:	4613      	mov	r3, r2
 800856a:	00db      	lsls	r3, r3, #3
 800856c:	4413      	add	r3, r2
 800856e:	009b      	lsls	r3, r3, #2
 8008570:	440b      	add	r3, r1
 8008572:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8008576:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008578:	4618      	mov	r0, r3
 800857a:	3714      	adds	r7, #20
 800857c:	46bd      	mov	sp, r7
 800857e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008582:	4770      	bx	lr

08008584 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b084      	sub	sp, #16
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
 800858c:	460b      	mov	r3, r1
 800858e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008590:	2300      	movs	r3, #0
 8008592:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008594:	2300      	movs	r3, #0
 8008596:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800859e:	78fa      	ldrb	r2, [r7, #3]
 80085a0:	4611      	mov	r1, r2
 80085a2:	4618      	mov	r0, r3
 80085a4:	f7f9 fb70 	bl	8001c88 <HAL_PCD_SetAddress>
 80085a8:	4603      	mov	r3, r0
 80085aa:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80085ac:	7bbb      	ldrb	r3, [r7, #14]
 80085ae:	2b03      	cmp	r3, #3
 80085b0:	d816      	bhi.n	80085e0 <USBD_LL_SetUSBAddress+0x5c>
 80085b2:	a201      	add	r2, pc, #4	@ (adr r2, 80085b8 <USBD_LL_SetUSBAddress+0x34>)
 80085b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085b8:	080085c9 	.word	0x080085c9
 80085bc:	080085cf 	.word	0x080085cf
 80085c0:	080085d5 	.word	0x080085d5
 80085c4:	080085db 	.word	0x080085db
    case HAL_OK :
      usb_status = USBD_OK;
 80085c8:	2300      	movs	r3, #0
 80085ca:	73fb      	strb	r3, [r7, #15]
    break;
 80085cc:	e00b      	b.n	80085e6 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80085ce:	2303      	movs	r3, #3
 80085d0:	73fb      	strb	r3, [r7, #15]
    break;
 80085d2:	e008      	b.n	80085e6 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80085d4:	2301      	movs	r3, #1
 80085d6:	73fb      	strb	r3, [r7, #15]
    break;
 80085d8:	e005      	b.n	80085e6 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80085da:	2303      	movs	r3, #3
 80085dc:	73fb      	strb	r3, [r7, #15]
    break;
 80085de:	e002      	b.n	80085e6 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 80085e0:	2303      	movs	r3, #3
 80085e2:	73fb      	strb	r3, [r7, #15]
    break;
 80085e4:	bf00      	nop
  }
  return usb_status;
 80085e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80085e8:	4618      	mov	r0, r3
 80085ea:	3710      	adds	r7, #16
 80085ec:	46bd      	mov	sp, r7
 80085ee:	bd80      	pop	{r7, pc}

080085f0 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b086      	sub	sp, #24
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	60f8      	str	r0, [r7, #12]
 80085f8:	607a      	str	r2, [r7, #4]
 80085fa:	603b      	str	r3, [r7, #0]
 80085fc:	460b      	mov	r3, r1
 80085fe:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008600:	2300      	movs	r3, #0
 8008602:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008604:	2300      	movs	r3, #0
 8008606:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800860e:	7af9      	ldrb	r1, [r7, #11]
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	687a      	ldr	r2, [r7, #4]
 8008614:	f7f9 fc5a 	bl	8001ecc <HAL_PCD_EP_Transmit>
 8008618:	4603      	mov	r3, r0
 800861a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800861c:	7dbb      	ldrb	r3, [r7, #22]
 800861e:	2b03      	cmp	r3, #3
 8008620:	d816      	bhi.n	8008650 <USBD_LL_Transmit+0x60>
 8008622:	a201      	add	r2, pc, #4	@ (adr r2, 8008628 <USBD_LL_Transmit+0x38>)
 8008624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008628:	08008639 	.word	0x08008639
 800862c:	0800863f 	.word	0x0800863f
 8008630:	08008645 	.word	0x08008645
 8008634:	0800864b 	.word	0x0800864b
    case HAL_OK :
      usb_status = USBD_OK;
 8008638:	2300      	movs	r3, #0
 800863a:	75fb      	strb	r3, [r7, #23]
    break;
 800863c:	e00b      	b.n	8008656 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800863e:	2303      	movs	r3, #3
 8008640:	75fb      	strb	r3, [r7, #23]
    break;
 8008642:	e008      	b.n	8008656 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008644:	2301      	movs	r3, #1
 8008646:	75fb      	strb	r3, [r7, #23]
    break;
 8008648:	e005      	b.n	8008656 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800864a:	2303      	movs	r3, #3
 800864c:	75fb      	strb	r3, [r7, #23]
    break;
 800864e:	e002      	b.n	8008656 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8008650:	2303      	movs	r3, #3
 8008652:	75fb      	strb	r3, [r7, #23]
    break;
 8008654:	bf00      	nop
  }
  return usb_status;
 8008656:	7dfb      	ldrb	r3, [r7, #23]
}
 8008658:	4618      	mov	r0, r3
 800865a:	3718      	adds	r7, #24
 800865c:	46bd      	mov	sp, r7
 800865e:	bd80      	pop	{r7, pc}

08008660 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b086      	sub	sp, #24
 8008664:	af00      	add	r7, sp, #0
 8008666:	60f8      	str	r0, [r7, #12]
 8008668:	607a      	str	r2, [r7, #4]
 800866a:	603b      	str	r3, [r7, #0]
 800866c:	460b      	mov	r3, r1
 800866e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008670:	2300      	movs	r3, #0
 8008672:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008674:	2300      	movs	r3, #0
 8008676:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800867e:	7af9      	ldrb	r1, [r7, #11]
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	687a      	ldr	r2, [r7, #4]
 8008684:	f7f9 fbd8 	bl	8001e38 <HAL_PCD_EP_Receive>
 8008688:	4603      	mov	r3, r0
 800868a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800868c:	7dbb      	ldrb	r3, [r7, #22]
 800868e:	2b03      	cmp	r3, #3
 8008690:	d816      	bhi.n	80086c0 <USBD_LL_PrepareReceive+0x60>
 8008692:	a201      	add	r2, pc, #4	@ (adr r2, 8008698 <USBD_LL_PrepareReceive+0x38>)
 8008694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008698:	080086a9 	.word	0x080086a9
 800869c:	080086af 	.word	0x080086af
 80086a0:	080086b5 	.word	0x080086b5
 80086a4:	080086bb 	.word	0x080086bb
    case HAL_OK :
      usb_status = USBD_OK;
 80086a8:	2300      	movs	r3, #0
 80086aa:	75fb      	strb	r3, [r7, #23]
    break;
 80086ac:	e00b      	b.n	80086c6 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80086ae:	2303      	movs	r3, #3
 80086b0:	75fb      	strb	r3, [r7, #23]
    break;
 80086b2:	e008      	b.n	80086c6 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80086b4:	2301      	movs	r3, #1
 80086b6:	75fb      	strb	r3, [r7, #23]
    break;
 80086b8:	e005      	b.n	80086c6 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80086ba:	2303      	movs	r3, #3
 80086bc:	75fb      	strb	r3, [r7, #23]
    break;
 80086be:	e002      	b.n	80086c6 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 80086c0:	2303      	movs	r3, #3
 80086c2:	75fb      	strb	r3, [r7, #23]
    break;
 80086c4:	bf00      	nop
  }
  return usb_status;
 80086c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	3718      	adds	r7, #24
 80086cc:	46bd      	mov	sp, r7
 80086ce:	bd80      	pop	{r7, pc}

080086d0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b082      	sub	sp, #8
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
 80086d8:	460b      	mov	r3, r1
 80086da:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80086e2:	78fa      	ldrb	r2, [r7, #3]
 80086e4:	4611      	mov	r1, r2
 80086e6:	4618      	mov	r0, r3
 80086e8:	f7f9 fbd8 	bl	8001e9c <HAL_PCD_EP_GetRxCount>
 80086ec:	4603      	mov	r3, r0
}
 80086ee:	4618      	mov	r0, r3
 80086f0:	3708      	adds	r7, #8
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bd80      	pop	{r7, pc}
	...

080086f8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b082      	sub	sp, #8
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
 8008700:	460b      	mov	r3, r1
 8008702:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8008704:	78fb      	ldrb	r3, [r7, #3]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d002      	beq.n	8008710 <HAL_PCDEx_LPM_Callback+0x18>
 800870a:	2b01      	cmp	r3, #1
 800870c:	d01f      	beq.n	800874e <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800870e:	e03b      	b.n	8008788 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	7adb      	ldrb	r3, [r3, #11]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d007      	beq.n	8008728 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8008718:	f000 f854 	bl	80087c4 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800871c:	4b1c      	ldr	r3, [pc, #112]	@ (8008790 <HAL_PCDEx_LPM_Callback+0x98>)
 800871e:	691b      	ldr	r3, [r3, #16]
 8008720:	4a1b      	ldr	r2, [pc, #108]	@ (8008790 <HAL_PCDEx_LPM_Callback+0x98>)
 8008722:	f023 0306 	bic.w	r3, r3, #6
 8008726:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	687a      	ldr	r2, [r7, #4]
 8008734:	6812      	ldr	r2, [r2, #0]
 8008736:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800873a:	f023 0301 	bic.w	r3, r3, #1
 800873e:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008746:	4618      	mov	r0, r3
 8008748:	f7fe f99b 	bl	8006a82 <USBD_LL_Resume>
    break;
 800874c:	e01c      	b.n	8008788 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	687a      	ldr	r2, [r7, #4]
 800875a:	6812      	ldr	r2, [r2, #0]
 800875c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008760:	f043 0301 	orr.w	r3, r3, #1
 8008764:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800876c:	4618      	mov	r0, r3
 800876e:	f7fe f96c 	bl	8006a4a <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	7adb      	ldrb	r3, [r3, #11]
 8008776:	2b00      	cmp	r3, #0
 8008778:	d005      	beq.n	8008786 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800877a:	4b05      	ldr	r3, [pc, #20]	@ (8008790 <HAL_PCDEx_LPM_Callback+0x98>)
 800877c:	691b      	ldr	r3, [r3, #16]
 800877e:	4a04      	ldr	r2, [pc, #16]	@ (8008790 <HAL_PCDEx_LPM_Callback+0x98>)
 8008780:	f043 0306 	orr.w	r3, r3, #6
 8008784:	6113      	str	r3, [r2, #16]
    break;
 8008786:	bf00      	nop
}
 8008788:	bf00      	nop
 800878a:	3708      	adds	r7, #8
 800878c:	46bd      	mov	sp, r7
 800878e:	bd80      	pop	{r7, pc}
 8008790:	e000ed00 	.word	0xe000ed00

08008794 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008794:	b480      	push	{r7}
 8008796:	b083      	sub	sp, #12
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800879c:	4b03      	ldr	r3, [pc, #12]	@ (80087ac <USBD_static_malloc+0x18>)
}
 800879e:	4618      	mov	r0, r3
 80087a0:	370c      	adds	r7, #12
 80087a2:	46bd      	mov	sp, r7
 80087a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a8:	4770      	bx	lr
 80087aa:	bf00      	nop
 80087ac:	20000cd8 	.word	0x20000cd8

080087b0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b083      	sub	sp, #12
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]

}
 80087b8:	bf00      	nop
 80087ba:	370c      	adds	r7, #12
 80087bc:	46bd      	mov	sp, r7
 80087be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c2:	4770      	bx	lr

080087c4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80087c8:	f7f7 fec4 	bl	8000554 <SystemClock_Config>
}
 80087cc:	bf00      	nop
 80087ce:	bd80      	pop	{r7, pc}

080087d0 <malloc>:
 80087d0:	4b02      	ldr	r3, [pc, #8]	@ (80087dc <malloc+0xc>)
 80087d2:	4601      	mov	r1, r0
 80087d4:	6818      	ldr	r0, [r3, #0]
 80087d6:	f000 b82d 	b.w	8008834 <_malloc_r>
 80087da:	bf00      	nop
 80087dc:	2000010c 	.word	0x2000010c

080087e0 <free>:
 80087e0:	4b02      	ldr	r3, [pc, #8]	@ (80087ec <free+0xc>)
 80087e2:	4601      	mov	r1, r0
 80087e4:	6818      	ldr	r0, [r3, #0]
 80087e6:	f000 b903 	b.w	80089f0 <_free_r>
 80087ea:	bf00      	nop
 80087ec:	2000010c 	.word	0x2000010c

080087f0 <sbrk_aligned>:
 80087f0:	b570      	push	{r4, r5, r6, lr}
 80087f2:	4e0f      	ldr	r6, [pc, #60]	@ (8008830 <sbrk_aligned+0x40>)
 80087f4:	460c      	mov	r4, r1
 80087f6:	6831      	ldr	r1, [r6, #0]
 80087f8:	4605      	mov	r5, r0
 80087fa:	b911      	cbnz	r1, 8008802 <sbrk_aligned+0x12>
 80087fc:	f000 f8ae 	bl	800895c <_sbrk_r>
 8008800:	6030      	str	r0, [r6, #0]
 8008802:	4621      	mov	r1, r4
 8008804:	4628      	mov	r0, r5
 8008806:	f000 f8a9 	bl	800895c <_sbrk_r>
 800880a:	1c43      	adds	r3, r0, #1
 800880c:	d103      	bne.n	8008816 <sbrk_aligned+0x26>
 800880e:	f04f 34ff 	mov.w	r4, #4294967295
 8008812:	4620      	mov	r0, r4
 8008814:	bd70      	pop	{r4, r5, r6, pc}
 8008816:	1cc4      	adds	r4, r0, #3
 8008818:	f024 0403 	bic.w	r4, r4, #3
 800881c:	42a0      	cmp	r0, r4
 800881e:	d0f8      	beq.n	8008812 <sbrk_aligned+0x22>
 8008820:	1a21      	subs	r1, r4, r0
 8008822:	4628      	mov	r0, r5
 8008824:	f000 f89a 	bl	800895c <_sbrk_r>
 8008828:	3001      	adds	r0, #1
 800882a:	d1f2      	bne.n	8008812 <sbrk_aligned+0x22>
 800882c:	e7ef      	b.n	800880e <sbrk_aligned+0x1e>
 800882e:	bf00      	nop
 8008830:	20000ef8 	.word	0x20000ef8

08008834 <_malloc_r>:
 8008834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008838:	1ccd      	adds	r5, r1, #3
 800883a:	f025 0503 	bic.w	r5, r5, #3
 800883e:	3508      	adds	r5, #8
 8008840:	2d0c      	cmp	r5, #12
 8008842:	bf38      	it	cc
 8008844:	250c      	movcc	r5, #12
 8008846:	2d00      	cmp	r5, #0
 8008848:	4606      	mov	r6, r0
 800884a:	db01      	blt.n	8008850 <_malloc_r+0x1c>
 800884c:	42a9      	cmp	r1, r5
 800884e:	d904      	bls.n	800885a <_malloc_r+0x26>
 8008850:	230c      	movs	r3, #12
 8008852:	6033      	str	r3, [r6, #0]
 8008854:	2000      	movs	r0, #0
 8008856:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800885a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008930 <_malloc_r+0xfc>
 800885e:	f000 f869 	bl	8008934 <__malloc_lock>
 8008862:	f8d8 3000 	ldr.w	r3, [r8]
 8008866:	461c      	mov	r4, r3
 8008868:	bb44      	cbnz	r4, 80088bc <_malloc_r+0x88>
 800886a:	4629      	mov	r1, r5
 800886c:	4630      	mov	r0, r6
 800886e:	f7ff ffbf 	bl	80087f0 <sbrk_aligned>
 8008872:	1c43      	adds	r3, r0, #1
 8008874:	4604      	mov	r4, r0
 8008876:	d158      	bne.n	800892a <_malloc_r+0xf6>
 8008878:	f8d8 4000 	ldr.w	r4, [r8]
 800887c:	4627      	mov	r7, r4
 800887e:	2f00      	cmp	r7, #0
 8008880:	d143      	bne.n	800890a <_malloc_r+0xd6>
 8008882:	2c00      	cmp	r4, #0
 8008884:	d04b      	beq.n	800891e <_malloc_r+0xea>
 8008886:	6823      	ldr	r3, [r4, #0]
 8008888:	4639      	mov	r1, r7
 800888a:	4630      	mov	r0, r6
 800888c:	eb04 0903 	add.w	r9, r4, r3
 8008890:	f000 f864 	bl	800895c <_sbrk_r>
 8008894:	4581      	cmp	r9, r0
 8008896:	d142      	bne.n	800891e <_malloc_r+0xea>
 8008898:	6821      	ldr	r1, [r4, #0]
 800889a:	1a6d      	subs	r5, r5, r1
 800889c:	4629      	mov	r1, r5
 800889e:	4630      	mov	r0, r6
 80088a0:	f7ff ffa6 	bl	80087f0 <sbrk_aligned>
 80088a4:	3001      	adds	r0, #1
 80088a6:	d03a      	beq.n	800891e <_malloc_r+0xea>
 80088a8:	6823      	ldr	r3, [r4, #0]
 80088aa:	442b      	add	r3, r5
 80088ac:	6023      	str	r3, [r4, #0]
 80088ae:	f8d8 3000 	ldr.w	r3, [r8]
 80088b2:	685a      	ldr	r2, [r3, #4]
 80088b4:	bb62      	cbnz	r2, 8008910 <_malloc_r+0xdc>
 80088b6:	f8c8 7000 	str.w	r7, [r8]
 80088ba:	e00f      	b.n	80088dc <_malloc_r+0xa8>
 80088bc:	6822      	ldr	r2, [r4, #0]
 80088be:	1b52      	subs	r2, r2, r5
 80088c0:	d420      	bmi.n	8008904 <_malloc_r+0xd0>
 80088c2:	2a0b      	cmp	r2, #11
 80088c4:	d917      	bls.n	80088f6 <_malloc_r+0xc2>
 80088c6:	1961      	adds	r1, r4, r5
 80088c8:	42a3      	cmp	r3, r4
 80088ca:	6025      	str	r5, [r4, #0]
 80088cc:	bf18      	it	ne
 80088ce:	6059      	strne	r1, [r3, #4]
 80088d0:	6863      	ldr	r3, [r4, #4]
 80088d2:	bf08      	it	eq
 80088d4:	f8c8 1000 	streq.w	r1, [r8]
 80088d8:	5162      	str	r2, [r4, r5]
 80088da:	604b      	str	r3, [r1, #4]
 80088dc:	4630      	mov	r0, r6
 80088de:	f000 f82f 	bl	8008940 <__malloc_unlock>
 80088e2:	f104 000b 	add.w	r0, r4, #11
 80088e6:	1d23      	adds	r3, r4, #4
 80088e8:	f020 0007 	bic.w	r0, r0, #7
 80088ec:	1ac2      	subs	r2, r0, r3
 80088ee:	bf1c      	itt	ne
 80088f0:	1a1b      	subne	r3, r3, r0
 80088f2:	50a3      	strne	r3, [r4, r2]
 80088f4:	e7af      	b.n	8008856 <_malloc_r+0x22>
 80088f6:	6862      	ldr	r2, [r4, #4]
 80088f8:	42a3      	cmp	r3, r4
 80088fa:	bf0c      	ite	eq
 80088fc:	f8c8 2000 	streq.w	r2, [r8]
 8008900:	605a      	strne	r2, [r3, #4]
 8008902:	e7eb      	b.n	80088dc <_malloc_r+0xa8>
 8008904:	4623      	mov	r3, r4
 8008906:	6864      	ldr	r4, [r4, #4]
 8008908:	e7ae      	b.n	8008868 <_malloc_r+0x34>
 800890a:	463c      	mov	r4, r7
 800890c:	687f      	ldr	r7, [r7, #4]
 800890e:	e7b6      	b.n	800887e <_malloc_r+0x4a>
 8008910:	461a      	mov	r2, r3
 8008912:	685b      	ldr	r3, [r3, #4]
 8008914:	42a3      	cmp	r3, r4
 8008916:	d1fb      	bne.n	8008910 <_malloc_r+0xdc>
 8008918:	2300      	movs	r3, #0
 800891a:	6053      	str	r3, [r2, #4]
 800891c:	e7de      	b.n	80088dc <_malloc_r+0xa8>
 800891e:	230c      	movs	r3, #12
 8008920:	6033      	str	r3, [r6, #0]
 8008922:	4630      	mov	r0, r6
 8008924:	f000 f80c 	bl	8008940 <__malloc_unlock>
 8008928:	e794      	b.n	8008854 <_malloc_r+0x20>
 800892a:	6005      	str	r5, [r0, #0]
 800892c:	e7d6      	b.n	80088dc <_malloc_r+0xa8>
 800892e:	bf00      	nop
 8008930:	20000efc 	.word	0x20000efc

08008934 <__malloc_lock>:
 8008934:	4801      	ldr	r0, [pc, #4]	@ (800893c <__malloc_lock+0x8>)
 8008936:	f000 b84b 	b.w	80089d0 <__retarget_lock_acquire_recursive>
 800893a:	bf00      	nop
 800893c:	2000103c 	.word	0x2000103c

08008940 <__malloc_unlock>:
 8008940:	4801      	ldr	r0, [pc, #4]	@ (8008948 <__malloc_unlock+0x8>)
 8008942:	f000 b846 	b.w	80089d2 <__retarget_lock_release_recursive>
 8008946:	bf00      	nop
 8008948:	2000103c 	.word	0x2000103c

0800894c <memset>:
 800894c:	4402      	add	r2, r0
 800894e:	4603      	mov	r3, r0
 8008950:	4293      	cmp	r3, r2
 8008952:	d100      	bne.n	8008956 <memset+0xa>
 8008954:	4770      	bx	lr
 8008956:	f803 1b01 	strb.w	r1, [r3], #1
 800895a:	e7f9      	b.n	8008950 <memset+0x4>

0800895c <_sbrk_r>:
 800895c:	b538      	push	{r3, r4, r5, lr}
 800895e:	4d06      	ldr	r5, [pc, #24]	@ (8008978 <_sbrk_r+0x1c>)
 8008960:	2300      	movs	r3, #0
 8008962:	4604      	mov	r4, r0
 8008964:	4608      	mov	r0, r1
 8008966:	602b      	str	r3, [r5, #0]
 8008968:	f7f7 fff4 	bl	8000954 <_sbrk>
 800896c:	1c43      	adds	r3, r0, #1
 800896e:	d102      	bne.n	8008976 <_sbrk_r+0x1a>
 8008970:	682b      	ldr	r3, [r5, #0]
 8008972:	b103      	cbz	r3, 8008976 <_sbrk_r+0x1a>
 8008974:	6023      	str	r3, [r4, #0]
 8008976:	bd38      	pop	{r3, r4, r5, pc}
 8008978:	20001038 	.word	0x20001038

0800897c <__errno>:
 800897c:	4b01      	ldr	r3, [pc, #4]	@ (8008984 <__errno+0x8>)
 800897e:	6818      	ldr	r0, [r3, #0]
 8008980:	4770      	bx	lr
 8008982:	bf00      	nop
 8008984:	2000010c 	.word	0x2000010c

08008988 <__libc_init_array>:
 8008988:	b570      	push	{r4, r5, r6, lr}
 800898a:	4d0d      	ldr	r5, [pc, #52]	@ (80089c0 <__libc_init_array+0x38>)
 800898c:	4c0d      	ldr	r4, [pc, #52]	@ (80089c4 <__libc_init_array+0x3c>)
 800898e:	1b64      	subs	r4, r4, r5
 8008990:	10a4      	asrs	r4, r4, #2
 8008992:	2600      	movs	r6, #0
 8008994:	42a6      	cmp	r6, r4
 8008996:	d109      	bne.n	80089ac <__libc_init_array+0x24>
 8008998:	4d0b      	ldr	r5, [pc, #44]	@ (80089c8 <__libc_init_array+0x40>)
 800899a:	4c0c      	ldr	r4, [pc, #48]	@ (80089cc <__libc_init_array+0x44>)
 800899c:	f000 f872 	bl	8008a84 <_init>
 80089a0:	1b64      	subs	r4, r4, r5
 80089a2:	10a4      	asrs	r4, r4, #2
 80089a4:	2600      	movs	r6, #0
 80089a6:	42a6      	cmp	r6, r4
 80089a8:	d105      	bne.n	80089b6 <__libc_init_array+0x2e>
 80089aa:	bd70      	pop	{r4, r5, r6, pc}
 80089ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80089b0:	4798      	blx	r3
 80089b2:	3601      	adds	r6, #1
 80089b4:	e7ee      	b.n	8008994 <__libc_init_array+0xc>
 80089b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80089ba:	4798      	blx	r3
 80089bc:	3601      	adds	r6, #1
 80089be:	e7f2      	b.n	80089a6 <__libc_init_array+0x1e>
 80089c0:	08008b38 	.word	0x08008b38
 80089c4:	08008b38 	.word	0x08008b38
 80089c8:	08008b38 	.word	0x08008b38
 80089cc:	08008b3c 	.word	0x08008b3c

080089d0 <__retarget_lock_acquire_recursive>:
 80089d0:	4770      	bx	lr

080089d2 <__retarget_lock_release_recursive>:
 80089d2:	4770      	bx	lr

080089d4 <memcpy>:
 80089d4:	440a      	add	r2, r1
 80089d6:	4291      	cmp	r1, r2
 80089d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80089dc:	d100      	bne.n	80089e0 <memcpy+0xc>
 80089de:	4770      	bx	lr
 80089e0:	b510      	push	{r4, lr}
 80089e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80089ea:	4291      	cmp	r1, r2
 80089ec:	d1f9      	bne.n	80089e2 <memcpy+0xe>
 80089ee:	bd10      	pop	{r4, pc}

080089f0 <_free_r>:
 80089f0:	b538      	push	{r3, r4, r5, lr}
 80089f2:	4605      	mov	r5, r0
 80089f4:	2900      	cmp	r1, #0
 80089f6:	d041      	beq.n	8008a7c <_free_r+0x8c>
 80089f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089fc:	1f0c      	subs	r4, r1, #4
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	bfb8      	it	lt
 8008a02:	18e4      	addlt	r4, r4, r3
 8008a04:	f7ff ff96 	bl	8008934 <__malloc_lock>
 8008a08:	4a1d      	ldr	r2, [pc, #116]	@ (8008a80 <_free_r+0x90>)
 8008a0a:	6813      	ldr	r3, [r2, #0]
 8008a0c:	b933      	cbnz	r3, 8008a1c <_free_r+0x2c>
 8008a0e:	6063      	str	r3, [r4, #4]
 8008a10:	6014      	str	r4, [r2, #0]
 8008a12:	4628      	mov	r0, r5
 8008a14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a18:	f7ff bf92 	b.w	8008940 <__malloc_unlock>
 8008a1c:	42a3      	cmp	r3, r4
 8008a1e:	d908      	bls.n	8008a32 <_free_r+0x42>
 8008a20:	6820      	ldr	r0, [r4, #0]
 8008a22:	1821      	adds	r1, r4, r0
 8008a24:	428b      	cmp	r3, r1
 8008a26:	bf01      	itttt	eq
 8008a28:	6819      	ldreq	r1, [r3, #0]
 8008a2a:	685b      	ldreq	r3, [r3, #4]
 8008a2c:	1809      	addeq	r1, r1, r0
 8008a2e:	6021      	streq	r1, [r4, #0]
 8008a30:	e7ed      	b.n	8008a0e <_free_r+0x1e>
 8008a32:	461a      	mov	r2, r3
 8008a34:	685b      	ldr	r3, [r3, #4]
 8008a36:	b10b      	cbz	r3, 8008a3c <_free_r+0x4c>
 8008a38:	42a3      	cmp	r3, r4
 8008a3a:	d9fa      	bls.n	8008a32 <_free_r+0x42>
 8008a3c:	6811      	ldr	r1, [r2, #0]
 8008a3e:	1850      	adds	r0, r2, r1
 8008a40:	42a0      	cmp	r0, r4
 8008a42:	d10b      	bne.n	8008a5c <_free_r+0x6c>
 8008a44:	6820      	ldr	r0, [r4, #0]
 8008a46:	4401      	add	r1, r0
 8008a48:	1850      	adds	r0, r2, r1
 8008a4a:	4283      	cmp	r3, r0
 8008a4c:	6011      	str	r1, [r2, #0]
 8008a4e:	d1e0      	bne.n	8008a12 <_free_r+0x22>
 8008a50:	6818      	ldr	r0, [r3, #0]
 8008a52:	685b      	ldr	r3, [r3, #4]
 8008a54:	6053      	str	r3, [r2, #4]
 8008a56:	4408      	add	r0, r1
 8008a58:	6010      	str	r0, [r2, #0]
 8008a5a:	e7da      	b.n	8008a12 <_free_r+0x22>
 8008a5c:	d902      	bls.n	8008a64 <_free_r+0x74>
 8008a5e:	230c      	movs	r3, #12
 8008a60:	602b      	str	r3, [r5, #0]
 8008a62:	e7d6      	b.n	8008a12 <_free_r+0x22>
 8008a64:	6820      	ldr	r0, [r4, #0]
 8008a66:	1821      	adds	r1, r4, r0
 8008a68:	428b      	cmp	r3, r1
 8008a6a:	bf04      	itt	eq
 8008a6c:	6819      	ldreq	r1, [r3, #0]
 8008a6e:	685b      	ldreq	r3, [r3, #4]
 8008a70:	6063      	str	r3, [r4, #4]
 8008a72:	bf04      	itt	eq
 8008a74:	1809      	addeq	r1, r1, r0
 8008a76:	6021      	streq	r1, [r4, #0]
 8008a78:	6054      	str	r4, [r2, #4]
 8008a7a:	e7ca      	b.n	8008a12 <_free_r+0x22>
 8008a7c:	bd38      	pop	{r3, r4, r5, pc}
 8008a7e:	bf00      	nop
 8008a80:	20000efc 	.word	0x20000efc

08008a84 <_init>:
 8008a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a86:	bf00      	nop
 8008a88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a8a:	bc08      	pop	{r3}
 8008a8c:	469e      	mov	lr, r3
 8008a8e:	4770      	bx	lr

08008a90 <_fini>:
 8008a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a92:	bf00      	nop
 8008a94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a96:	bc08      	pop	{r3}
 8008a98:	469e      	mov	lr, r3
 8008a9a:	4770      	bx	lr
