# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
![WhatsApp Image 2023-11-27 at 21 37 10_ad9480d2](https://github.com/NagalapuramHasif/Experiment--02-Implementation-of-combinational-logic-/assets/149365567/982b260d-b9fc-4827-b024-febc30737b00)

## Procedure
## Program:
/*
![Screenshot 2023-11-26 144456](https://github.com/NagalapuramHasif/Experiment--02-Implementation-of-combinational-logic-/assets/149365567/a44130e6-750e-48e2-ab5d-f5c7d86d89ac)

Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: 
RegisterNumber:  
*/
## RTL realization

## Output:
## RTL
## Timing Diagram
![Screenshot 2023-11-26 141011](https://github.com/NagalapuramHasif/Experiment--02-Implementation-of-combinational-logic-/assets/149365567/009c7a0e-f244-447a-bd3e-cfeb961c39af)
### trut table
![Exp2 truthtable](https://github.com/NagalapuramHasif/Experiment--02-Implementation-of-combinational-logic-/assets/149365567/c4bdf6b9-129b-40ba-ac80-a26e0fb2eff9)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
