Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Ojika, D., Acosta, D., Gordon-Ross, A., Carnes, A., Gleyzer, S.","Accelerating high-energy physics exploration with deep learning",2017,"ACM International Conference Proceeding Series","Part F128771",, a37,"","",,,10.1145/3093338.3093340,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025832627&doi=10.1145%2f3093338.3093340&partnerID=40&md5=84a58c44983da173fa3a82ed0340eddf",Conference Paper,Scopus,2-s2.0-85025832627
"Adegbija, T., Rogacs, A., Patel, C., Gordon-Ross, A.","Microprocessor Optimizations for the Internet of Things: A Survey",2017,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",,,,"","",,,10.1109/TCAD.2017.2717782,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85021809740&doi=10.1109%2fTCAD.2017.2717782&partnerID=40&md5=6f9c4834e7e70fe0e40a208b8f29ad69",Article in Press,Scopus,2-s2.0-85021809740
"Wilson, C., Sabogal, S., George, A., Gordon-Ross, A.","Hybrid, adaptive, and reconfigurable fault tolerance",2017,"IEEE Aerospace Conference Proceedings",,, 7943867,"","",,,10.1109/AERO.2017.7943867,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85021213828&doi=10.1109%2fAERO.2017.7943867&partnerID=40&md5=b0db05b9feee4306b70323e8bca463fe",Conference Paper,Scopus,2-s2.0-85021213828
"Ho, A., Shea, E., George, A., Gordon-Ross, A.","Comparative analysis of parallel OPIR compression on space processors",2017,"IEEE Aerospace Conference Proceedings",,, 7943765,"","",,,10.1109/AERO.2017.7943765,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85021194647&doi=10.1109%2fAERO.2017.7943765&partnerID=40&md5=fc9f5feed623c40417c3b77436d84a96",Conference Paper,Scopus,2-s2.0-85021194647
"Abdel-Hafeez, S., Gordon-Ross, A.","An efficient O(N) comparison-free sorting algorithm",2017,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","25","6", 7862290,"1930","1942",,,10.1109/TVLSI.2017.2661746,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85013680204&doi=10.1109%2fTVLSI.2017.2661746&partnerID=40&md5=97f56d95c77075596782ec97e89bada8",Article,Scopus,2-s2.0-85013680204
"Wulf, N., George, A.D., Gordon-Ross, A.","A framework for evaluating and optimizing FPGA-based socs for aerospace computing",2016,"ACM Transactions on Reconfigurable Technology and Systems","10","1", 1,"","",,1,10.1145/2888400,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85008473018&doi=10.1145%2f2888400&partnerID=40&md5=87b6e6e879983b4d19c54131f3e1512e",Article,Scopus,2-s2.0-85008473018
"Adegbija, T., Gordon-Ross, A.","Phase-based dynamic instruction window optimization for embedded systems",2016,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","2016-September",, 7560230,"397","402",,,10.1109/ISVLSI.2016.96,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84988932291&doi=10.1109%2fISVLSI.2016.96&partnerID=40&md5=89f19b05c4727863616495f21d5c6062",Conference Paper,Scopus,2-s2.0-84988932291
"Yousuf, S., Gordon-Ross, A.","An automated hardware/software co-design flow for partially reconfigurable FPGAS",2016,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","2016-September",, 7560168,"30","35",,,10.1109/ISVLSI.2016.73,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84988980501&doi=10.1109%2fISVLSI.2016.73&partnerID=40&md5=1df49fa40ed40d8db0e136cf1d065ba1",Conference Paper,Scopus,2-s2.0-84988980501
"Kashefi, E., Zarandi, H.R., Gordon-Ross, A.","Postponing wearout failures in chip multiprocessors using thermal management and thread migration",2016,"2016 11th International Symposium on Reconfigurable Communication-Centric Systems-on-Chip, ReCoSoC 2016",,, 7533906,"","",,,10.1109/ReCoSoC.2016.7533906,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84985945092&doi=10.1109%2fReCoSoC.2016.7533906&partnerID=40&md5=a6110790339739d60a8c2ad761ddde47",Conference Paper,Scopus,2-s2.0-84985945092
"Ho, A., George, A., Gordon-Ross, A.","Improving compression ratios for high bit-depth grayscale video formats",2016,"IEEE Aerospace Conference Proceedings","2016-June",, 7500799,"","",,1,10.1109/AERO.2016.7500799,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84978472600&doi=10.1109%2fAERO.2016.7500799&partnerID=40&md5=558feba8c5d824f4fd4e48d1267cc852",Conference Paper,Scopus,2-s2.0-84978472600
"Alsafrjalani, M.H., Gordon-Ross, A.","Quality of service-aware, scalable cache tuning algorithm in consumer-based embedded devices",2016,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","18-20-May-2016",,,"357","360",,,10.1145/2902961.2902987,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84974717537&doi=10.1145%2f2902961.2902987&partnerID=40&md5=534afd457fb152a64561d29c38e16ad8",Conference Paper,Scopus,2-s2.0-84974717537
"Morales-Villanueva, A., Kumar, R., Gordon-Ross, A.","Configuration prefetching and reuse for preemptive hardware multitasking on partially reconfigurable FPGAs",2016,"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",,, 7459551,"1505","1508",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973662092&partnerID=40&md5=ab886df7a8a26d8fecb2bca44d8dde4c",Conference Paper,Scopus,2-s2.0-84973662092
"Zang, W., Gordon-Ross, A.","CaPPS: cache partitioning with partial sharing for multi-core embedded systems",2016,"Design Automation for Embedded Systems","20","1",,"65","92",,,10.1007/s10617-015-9168-7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84957435682&doi=10.1007%2fs10617-015-9168-7&partnerID=40&md5=364e09257c7fb662b2bfd4304fbd3347",Article,Scopus,2-s2.0-84957435682
"Kumar, R., Gordon-Ross, A.","MACS: A Highly Customizable Low-Latency Communication Architecture",2016,"IEEE Transactions on Parallel and Distributed Systems","27","1", 7006979,"237","249",,,10.1109/TPDS.2015.2390631,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84961717904&doi=10.1109%2fTPDS.2015.2390631&partnerID=40&md5=f151c61a6b5ecfcdc71abfce370d6041",Article,Scopus,2-s2.0-84961717904
"Morales-Villanueva, A., Gordon-Ross, A.","Partial Region and Bitstream Cost Models for Hardware Multitasking on Partially Reconfigurable FPGAs",2015,"Proceedings - 2015 IEEE 29th International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2015",,, 7284295,"90","96",,1,10.1109/IPDPSW.2015.148,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962321387&doi=10.1109%2fIPDPSW.2015.148&partnerID=40&md5=fd98938d2305e6b753e02e1c7e894a1a",Conference Paper,Scopus,2-s2.0-84962321387
"Kumar, R., Gordon-Ross, A.","An Automated High-Level Design Framework for Partially Reconfigurable FPGAs",2015,"Proceedings - 2015 IEEE 29th International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2015",,, 7284305,"170","175",,1,10.1109/IPDPSW.2015.99,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962252511&doi=10.1109%2fIPDPSW.2015.99&partnerID=40&md5=a44c9f40727bd88bdd84bcbd3ce30b89",Conference Paper,Scopus,2-s2.0-84962252511
"Adegbija, T., Gordon-Ross, A.","Phase-based cache locking for embedded systems",2015,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","20-22-May-2015",,,"115","120",,3,10.1145/2742060.2742076,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84955456677&doi=10.1145%2f2742060.2742076&partnerID=40&md5=81ab035d9e29c3969eb6e5bce715ef52",Conference Paper,Scopus,2-s2.0-84955456677
"Abdel-Hafeez, S., Gordon-Ross, A.","A comparison-free sorting algorithm",2015,"ISOCC 2014 - International SoC Design Conference",,, 7087612,"214","215",,,10.1109/ISOCC.2014.7087612,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84929431071&doi=10.1109%2fISOCC.2014.7087612&partnerID=40&md5=c0e3324a1ad836ee8a0024542fed0093",Conference Paper,Scopus,2-s2.0-84929431071
"Wulf, N., George, A.D., Gordon-Ross, A.","Memory-aware optimization of FPGA-based space systems",2015,"IEEE Aerospace Conference Proceedings","2015-June",, 7119029,"","",,3,10.1109/AERO.2015.7119029,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84940706846&doi=10.1109%2fAERO.2015.7119029&partnerID=40&md5=1a0263075962835cef2a86e9a6b028fe",Conference Paper,Scopus,2-s2.0-84940706846
"Adegbija, T., Rogacs, A., Patel, C., Gordon-Ross, A.","Enabling right-provisioned microprocessor architectures for the internet of things",2015,"ASME International Mechanical Engineering Congress and Exposition, Proceedings (IMECE)","14-2015",,,"","",,,10.1115/IMECE2015-50173,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84982920922&doi=10.1115%2fIMECE2015-50173&partnerID=40&md5=d0a52536223b337fa891d51f0352f994",Conference Paper,Scopus,2-s2.0-84982920922
"Adegbija, T., Gordon-Ross, A., Rawlins, M.","Analysis of cache tuner architectural layouts for multicore embedded systems",2015,"2014 IEEE 33rd International Performance Computing and Communications Conference, IPCCC 2014",,, 7017091,"","",,2,10.1109/PCCC.2014.7017091,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84923169527&doi=10.1109%2fPCCC.2014.7017091&partnerID=40&md5=1883e345ea69f366b24c45df8ac05ed4",Conference Paper,Scopus,2-s2.0-84923169527
"Munir, A., Antoon, J., Gordon-Ross, A.","Modeling and analysis of fault detection and fault tolerance in wireless sensor networks",2015,"ACM Transactions on Embedded Computing Systems","14","1", 3,"","",,8,10.1145/2680538,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84921930078&doi=10.1145%2f2680538&partnerID=40&md5=d22ecf97654fc5fe4f6c62341307c8a2",Article,Scopus,2-s2.0-84921930078
"Ding, L., Lizarraga, A., Shenoy, A., Gordon-Ross, A., Lysecky, S., Lysecky, R.","Application-Specific Customization of Dynamic Profiling Mechanisms for Sensor Networks",2015,"IEEE Access","3",, 7086003,"303","322",,,10.1109/ACCESS.2015.2422783,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959857247&doi=10.1109%2fACCESS.2015.2422783&partnerID=40&md5=f43d62ef8446503dd6088ceacaaa11bf",Article,Scopus,2-s2.0-84959857247
"Adegbija, T., Gordon-Ross, A., Munir, A.","Phase distance mapping: a phase-based cache tuning methodology for embedded systems",2014,"Design Automation for Embedded Systems","18","3-4",,"251","278",,4,10.1007/s10617-014-9127-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84931575322&doi=10.1007%2fs10617-014-9127-8&partnerID=40&md5=157b7733964b9dce1e4dbde38379ab0d",Article,Scopus,2-s2.0-84931575322
"Adegbija, T., Gordon-Ross, A.","Thermal-aware phase-based tuning of embedded systems",2014,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"279","284",,1,10.1145/2591513.2591586,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84902602909&doi=10.1145%2f2591513.2591586&partnerID=40&md5=41820251f0a80c3bd9ee095d686be83d",Conference Paper,Scopus,2-s2.0-84902602909
"Adegbija, T., Gordon-Ross, A.","Dynamic phase-based optimization of embedded systems",2014,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI",,, 6903366,"236","239",,,10.1109/ISVLSI.2014.17,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908192125&doi=10.1109%2fISVLSI.2014.17&partnerID=40&md5=4c509015b56775deee290b2d66a32913",Conference Paper,Scopus,2-s2.0-84908192125
"Munir, A., Gordon-Ross, A., Ranka, S.","Multi-core embedded wireless sensor networks: Architecture and applications",2014,"IEEE Transactions on Parallel and Distributed Systems","25","6", 6587244,"1553","1562",,22,10.1109/TPDS.2013.219,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901001101&doi=10.1109%2fTPDS.2013.219&partnerID=40&md5=9e51c0db3b292324d3ea3e8b0b2b5c0c",Article,Scopus,2-s2.0-84901001101
"Cieslewski, G.G., Jacobs, A., George, A.D., Gordon-Ross, A.","Multibit fault injection for field-programmable gate arrays with simple, portable fault injector",2014,"Journal of Aerospace Information Systems","11","10",,"738","750",,,10.2514/1.I010200,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84936881322&doi=10.2514%2f1.I010200&partnerID=40&md5=42fc2661cb6187a747aa4dbfb031c171",Conference Paper,Scopus,2-s2.0-84936881322
"Munir, A., Gordon-Ross, A., Ranka, S., Koushanfar, F.","A queueing theoretic approach for performance evaluation of low-power multi-core embedded systems",2014,"Journal of Parallel and Distributed Computing","74","1",,"1872","1890",,2,10.1016/j.jpdc.2013.07.003,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890552189&doi=10.1016%2fj.jpdc.2013.07.003&partnerID=40&md5=27f120274a4bf23169d15a8ecb924405",Article,Scopus,2-s2.0-84890552189
"Lovelly, T.M., Bryan, D., Cheng, K., Kreynin, R., George, A.D., Gordon-Ross, A., Mounce, G.","A framework to analyze processor architectures for next-generation on-board space computing",2014,"IEEE Aerospace Conference Proceedings",,, 6836387,"","",,7,10.1109/AERO.2014.6836387,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904015751&doi=10.1109%2fAERO.2014.6836387&partnerID=40&md5=93e1bddffae8ed36e23a7a984cda086b",Conference Paper,Scopus,2-s2.0-84904015751
"Lizarraga, A., Lysecky, R., Lysecky, S., Gordon-Ross, A.","Dynamic profiling and fuzzy-logic-based optimization of sensor network platforms",2013,"Transactions on Embedded Computing Systems","13","3", 51,"","",,1,10.1145/2539036.2539047,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891779186&doi=10.1145%2f2539036.2539047&partnerID=40&md5=c60d1d2e35f82d7e3c76565d72e091a9",Article,Scopus,2-s2.0-84891779186
"Ding, L., Lizarraga, A., Lysecky, S., Lysecky, R., Gordon-Ross, A.","Accuracy-guided runtime adaptive profiling optimization of wireless sensor networks",2013,"Proceedings of the International Symposium and Workshop on Engineering of Computer Based Systems",,, 6601576,"82","91",,,10.1109/ECBS.2013.22,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885202629&doi=10.1109%2fECBS.2013.22&partnerID=40&md5=004db91252935d7e3292baf33efcd75f",Conference Paper,Scopus,2-s2.0-84885202629
"Abdel-Hafeez, S., Gordon-Ross, A., Parhami, B.","Scalable digital CMOS comparator using a parallel prefix tree",2013,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","21","11", 6373746,"1989","1998",,10,10.1109/TVLSI.2012.2222453,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84884873105&doi=10.1109%2fTVLSI.2012.2222453&partnerID=40&md5=ba1da0bea461b52167efbc7487864227",Article,Scopus,2-s2.0-84884873105
"Munir, A., Koushanfar, F., Gordon-Ross, A., Ranka, S.","High-performance optimizations on tiled many-core embedded systems: A matrix multiplication case study",2013,"Journal of Supercomputing","66","1",,"431","487",,1,10.1007/s11227-013-0916-9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890568458&doi=10.1007%2fs11227-013-0916-9&partnerID=40&md5=082392e6b79543bbd52ce11914704146",Article,Scopus,2-s2.0-84890568458
"Kumar, R., Gordon-Ross, A.","PRML: A modeling language for rapid design exploration of partially reconfigurable FPGAs",2013,"Proceedings - 21st Annual International IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2013",,, 6546005,"117","120",,1,10.1109/FCCM.2013.24,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881136645&doi=10.1109%2fFCCM.2013.24&partnerID=40&md5=0ac183e48908a138522882e332583513",Conference Paper,Scopus,2-s2.0-84881136645
"Morales-Villanueva, A., Gordon-Ross, A.","On-chip context save and restore of hardware tasks on partially reconfigurable FPGAS",2013,"Proceedings - 21st Annual International IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2013",,, 6545996,"61","64",,7,10.1109/FCCM.2013.13,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881147642&doi=10.1109%2fFCCM.2013.13&partnerID=40&md5=2aa4cf8e8de3b3bf88dd81b25d5f8a6e",Conference Paper,Scopus,2-s2.0-84881147642
"Rawlins, M., Gordon-Ross, A.","A cache tuning heuristic for Multicore architectures",2013,"IEEE Transactions on Computers","62","8", 6471966,"1570","1583",,6,10.1109/TC.2013.44,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880174309&doi=10.1109%2fTC.2013.44&partnerID=40&md5=9fe657cae9c1740fc64af4749a0c8885",Article,Scopus,2-s2.0-84880174309
"Zang, W., Gordon-Ross, A.","A survey on cache tuning from a power/energy perspective",2013,"ACM Computing Surveys","45","3", 32,"","",,16,10.1145/2480741.2480749,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880128469&doi=10.1145%2f2480741.2480749&partnerID=40&md5=2fb6f2c2f9434a65ba8e6b1283da983a",Review,Scopus,2-s2.0-84880128469
"Munir, A., Gordon-Ross, A., Lysecky, S., Lysecky, R.","A lightweight dynamic optimization methodology and application metrics estimation model for wireless sensor networks",2013,"Sustainable Computing: Informatics and Systems","3","2",,"94","108",,3,10.1016/j.suscom.2013.01.003,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876014442&doi=10.1016%2fj.suscom.2013.01.003&partnerID=40&md5=8bc84d97a1b1a6f9076311174a091c59",Article,Scopus,2-s2.0-84876014442
"Morales-Villanueva, A., Gordon-Ross, A.","HTR: On-chip hardware task relocation for partially reconfigurable FPGAs",2013,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","7806 LNCS",,,"185","196",,5,10.1007/978-3-642-36812-7_18,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875489409&doi=10.1007%2f978-3-642-36812-7_18&partnerID=40&md5=72d9250783a31d1642a50a71575208b7",Conference Paper,Scopus,2-s2.0-84875489409
"Rawlins, M., Gordon-Ross, A.","Adaptive loop caching using lightweight runtime control flow analysis",2013,"Transactions on Embedded Computing Systems","12","SUPPL1", 55,"","",,,10.1145/2435227.2435251,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878509782&doi=10.1145%2f2435227.2435251&partnerID=40&md5=37ca3e1db2a508aa1e8c91c9b169c35d",Conference Paper,Scopus,2-s2.0-84878509782
"Zang, W., Gordon-Ross, A.","T-SPaCS-A two-level single-pass cache simulation methodology",2013,"IEEE Transactions on Computers","62","2", 6035684,"390","403",,6,10.1109/TC.2011.194,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871666339&doi=10.1109%2fTC.2011.194&partnerID=40&md5=625a4a1937654b34fcd785299fd7bfb8",Article,Scopus,2-s2.0-84871666339
"Adegbija, T., Gordon-Ross, A.","Exploring the tradeoffs of configurability and heterogeneity in multicore embedded systems",2013,"UBICOMM 2013 - 7th International Conference on Mobile Ubiquitous Computing, Systems, Services and Technologies",,,,"75","80",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898797558&partnerID=40&md5=e1e99edde98637a721d15d3fd035138f",Conference Paper,Scopus,2-s2.0-84898797558
"Adegbija, T., Gordon-Ross, A.","Exploiting dynamic phase distance mapping for phase-based tuning of embedded systems",2013,"2013 IEEE 31st International Conference on Computer Design, ICCD 2013",,, 6657066,"363","368",,1,10.1109/ICCD.2013.6657066,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892519618&doi=10.1109%2fICCD.2013.6657066&partnerID=40&md5=b59de48179aedc4affad9740610d657d",Conference Paper,Scopus,2-s2.0-84892519618
"Zang, W., Gordon-Ross, A.","Analytical modeling of partially shared caches in embedded CMPs",2013,"UBICOMM 2013 - 7th International Conference on Mobile Ubiquitous Computing, Systems, Services and Technologies",,,,"13","19",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898776630&partnerID=40&md5=2ccff9d74a7bdb3855fcc6b174d07243",Conference Paper,Scopus,2-s2.0-84898776630
"Mauri, J.L., Manoharan, S., Segal, Z., Taniguchi, Y., Chang, R.-S., Frank, K., Mastroianni, C., Balandin, S., Lee, J.-S., Gordon-Ross, A., Ruta, M.","Foreword",2013,"UBICOMM 2013 - 7th International Conference on Mobile Ubiquitous Computing, Systems, Services and Technologies",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898810660&partnerID=40&md5=aa6f4a92a838b805fe1ec164d7045479",Editorial,Scopus,2-s2.0-84898810660
"Abdel-Hafeez, S.M., Shatnawi, M., Gordon-Ross, A.","A double data rate 8T-cell SRAM architecture for systems-on-chip",2012,"2012 International Symposium on System on Chip, SoC 2012",,, 6376347,"","",,,10.1109/ISSoC.2012.6376347,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871965718&doi=10.1109%2fISSoC.2012.6376347&partnerID=40&md5=51c3b4ab1316eaa92aec5ceb1e33ff7d",Conference Paper,Scopus,2-s2.0-84871965718
"Munir, A., Gordon-Ross, A., Ranka, S.","Parallelized benchmark-driven performance evaluation of SMPs and tiled multi-core architectures for embedded systems",2012,"2012 IEEE 31st International Performance Computing and Communications Conference, IPCCC 2012",,, 6407785,"416","423",,3,10.1109/PCCC.2012.6407785,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874304958&doi=10.1109%2fPCCC.2012.6407785&partnerID=40&md5=b90dad6282101be3af16792f2649d015",Conference Paper,Scopus,2-s2.0-84874304958
"Gordon-Ross, A., Vahid, F., Dutt, N.","Combining code reordering and cache configuration",2012,"Transactions on Embedded Computing Systems","11","4", 88,"","",,,10.1145/2362336.2399177,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872477079&doi=10.1145%2f2362336.2399177&partnerID=40&md5=e434acd76382cf035eb4857a4c3f84f5",Article,Scopus,2-s2.0-84872477079
"Adegbija, T., Gordon-Ross, A., Munir, A.","Dynamic phase-based tuning for embedded systems using phase distance mapping",2012,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6378653,"284","290",,3,10.1109/ICCD.2012.6378653,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872095324&doi=10.1109%2fICCD.2012.6378653&partnerID=40&md5=4ba17fb38e987f3e593891baf12c8966",Conference Paper,Scopus,2-s2.0-84872095324
"Jacobs, A., Cieslewski, G., George, A.D., Gordon-Ross, A., Lam, H.","Reconfigurable fault tolerance: A comprehensive framework for reliable and adaptive FPGA-based space computing",2012,"ACM Transactions on Reconfigurable Technology and Systems","5","4", 21,"","",,35,10.1145/2392616.2392619,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878560381&doi=10.1145%2f2392616.2392619&partnerID=40&md5=25cd8c2b4c6511ebd325287447e8c8f1",Article,Scopus,2-s2.0-84878560381
"Mauri, J.L., Manoharan, S., Segal, Z., Taniguchi, Y., Chang, R.-S., Frank, K., Mastroianni, C., Balandin, S., Lee, J.-S., Gordon-Ross, A., Ruta, M.","Forward",2012,"UBICOMM 2012 - 6th International Conference on Mobile Ubiquitous Computing, Systems, Services and Technologies",,,,"","",3,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881412204&partnerID=40&md5=e42571af9948b080a3ba55d2de1882bd",Editorial,Scopus,2-s2.0-84881412204
"Lizarraga, A., Ding, L., Hiner, J., Lysecky, R., Lysecky, S., Gordon-Ross, A.","ATLeS-SN: A modular simulator for wireless sensor networks",2012,"Design Automation for Embedded Systems","16","4",,"265","291",,,10.1007/s10617-013-9109-2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891829174&doi=10.1007%2fs10617-013-9109-2&partnerID=40&md5=b3ad7a5f47cafe7f18c99ce00d3c4970",Article,Scopus,2-s2.0-84891829174
"Wang, W., Mishra, P., Gordon-Ross, A.","Dynamic cache reconfiguration for soft real-time systems",2012,"Transactions on Embedded Computing Systems","11","2", 28,"","",,14,10.1145/2220336.2220340,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864703748&doi=10.1145%2f2220336.2220340&partnerID=40&md5=e2a599d5adb0d579bcecc008c6d2ef98",Article,Scopus,2-s2.0-84864703748
"Zang, W., Gordon-Ross, A.","A single-pass cache simulation methodology for two-level unified caches",2012,"ISPASS 2012 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 6189223,"168","177",,6,10.1109/ISPASS.2012.6189223,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862061990&doi=10.1109%2fISPASS.2012.6189223&partnerID=40&md5=4499049ba4232d70873978dab0c12aa5",Conference Paper,Scopus,2-s2.0-84862061990
"Wulf, N., George, A.D., Gordon-Ross, A.","A framework to analyze, compare, and optimize high-performance, on-board processing systems",2012,"IEEE Aerospace Conference Proceedings",,, 6187232,"","",,5,10.1109/AERO.2012.6187232,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861138845&doi=10.1109%2fAERO.2012.6187232&partnerID=40&md5=1de8399083040efc90404d5090601659",Conference Paper,Scopus,2-s2.0-84861138845
"Arnold, S.S., Nuzzaci, R., Gordon-Ross, A.","Energy budgeting for CubeSats with an integrated FPGA",2012,"IEEE Aerospace Conference Proceedings",,, 6187240,"","",,5,10.1109/AERO.2012.6187240,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861117940&doi=10.1109%2fAERO.2012.6187240&partnerID=40&md5=a71e0726abb429feff65262dc6091961",Conference Paper,Scopus,2-s2.0-84861117940
"Munir, A., Gordon-Ross, A., Lysecky, S., Lysecky, R.","Online algorithms for wireless sensor networks dynamic optimization",2012,"2012 IEEE Consumer Communications and Networking Conference, CCNC'2012",,, 6181082,"180","187",,,10.1109/CCNC.2012.6181082,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860674697&doi=10.1109%2fCCNC.2012.6181082&partnerID=40&md5=6ad96e7db2bd8e3a8e17529b922f61b4",Conference Paper,Scopus,2-s2.0-84860674697
"Rawlins, M., Gordon-Ross, A.","An application classification guided cache tuning heuristic for multi-core architectures",2012,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6164950,"23","28",,12,10.1109/ASPDAC.2012.6164950,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859937682&doi=10.1109%2fASPDAC.2012.6164950&partnerID=40&md5=134316dee0c878ac0a9870fa60712bf7",Conference Paper,Scopus,2-s2.0-84859937682
"Munir, A., Gordon-Ross, A.","An MDP-based dynamic optimization methodology for wireless sensor networks",2012,"IEEE Transactions on Parallel and Distributed Systems","23","4", 5963653,"616","625",,13,10.1109/TPDS.2011.208,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84858071931&doi=10.1109%2fTPDS.2011.208&partnerID=40&md5=566ae6a9c66b08c1ad5bc3c4e990de33",Article,Scopus,2-s2.0-84858071931
"Munir, A., Ranka, S., Gordon-Ross, A.","High-performance energy-efficient multicore embedded computing",2012,"IEEE Transactions on Parallel and Distributed Systems","23","4", 5963659,"684","700",,20,10.1109/TPDS.2011.214,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84858074116&doi=10.1109%2fTPDS.2011.214&partnerID=40&md5=5cd51ec73dc3ccc8a02efd724c64e8b3",Article,Scopus,2-s2.0-84858074116
"Rawlins, M., Gordon-Ross, A.","CPACT - The conditional parameter adjustment cache tuner for dual-core architectures",2011,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6081429,"396","403",,7,10.1109/ICCD.2011.6081429,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-83455219851&doi=10.1109%2fICCD.2011.6081429&partnerID=40&md5=69f5aebed9ac980bca84d75360ba589a",Conference Paper,Scopus,2-s2.0-83455219851
"Munir, A., Gordon-Ross, A., Ranka, S.","A queueing theoretic approach for performance evaluation of low-power multi-core embedded systems",2011,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6081397,"198","205",,2,10.1109/ICCD.2011.6081397,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-83455196205&doi=10.1109%2fICCD.2011.6081397&partnerID=40&md5=2bcdb9e6961ceb62facc6e007dd80332",Conference Paper,Scopus,2-s2.0-83455196205
"Jara-Berrocal, A., Gordon-Ross, A.","Hardware module reuse and runtime assembly for dynamic management of reconfigurable resources",2011,"2011 International Conference on Field-Programmable Technology, FPT 2011",,, 6132721,"","",,3,10.1109/FPT.2011.6132721,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84857209695&doi=10.1109%2fFPT.2011.6132721&partnerID=40&md5=4424b707d3d38397fdabdee8ea212500",Conference Paper,Scopus,2-s2.0-84857209695
"Abdel-Hafeez, S., Gordon-Ross, A.","A gigahertz digital CMOS divide-by-N frequency divider based on a state look-ahead structure",2011,"Circuits, Systems, and Signal Processing","30","6",,"1549","1572",,4,10.1007/s00034-011-9279-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80054908443&doi=10.1007%2fs00034-011-9279-8&partnerID=40&md5=151b6f8c54f29a33b607211588df616d",Article,Scopus,2-s2.0-80054908443
"Kumar, R., Gordon-Ross, A.","Formulation-level design space exploration for partially reconfigurable FPGAs",2011,"2011 International Conference on Field-Programmable Technology, FPT 2011",,, 6132699,"","",,3,10.1109/FPT.2011.6132699,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863399613&doi=10.1109%2fFPT.2011.6132699&partnerID=40&md5=e2765d7b9808db806a3a0f3e287a484a",Conference Paper,Scopus,2-s2.0-84863399613
"Yousuf, S., Jacobs, A., Gordon-Ross, A.","Partially reconfigurable system-on-chips for adaptive fault tolerance",2011,"2011 International Conference on Field-Programmable Technology, FPT 2011",,, 6132708,"","",,10,10.1109/FPT.2011.6132708,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84857223746&doi=10.1109%2fFPT.2011.6132708&partnerID=40&md5=be5cffae1bfe4b664dd35eed884fa3ad",Conference Paper,Scopus,2-s2.0-84857223746
"Muri, P., McNair, J., Antoon, J., Gordon-Ross, A., Cason, K., Fitz-Coy, N.","Topology design and performance analysis for networked earth observing small satellites",2011,"Proceedings - IEEE Military Communications Conference MILCOM",,, 6127599,"1940","1945",,11,10.1109/MILCOM.2011.6127599,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856971570&doi=10.1109%2fMILCOM.2011.6127599&partnerID=40&md5=4cf623f23a6171a602344c4cb306ddf6",Conference Paper,Scopus,2-s2.0-84856971570
"Jara-Berrocal, A., Gordon-Ross, A.","An integrated development toolset and implementation methodology for partially reconfigurable system-on-chips",2011,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 6043272,"219","222",,1,10.1109/ASAP.2011.6043272,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80055095481&doi=10.1109%2fASAP.2011.6043272&partnerID=40&md5=0df8f0ef4a678701dd6e3a04259eba76",Conference Paper,Scopus,2-s2.0-80055095481
"Munir, A., Gordon-Ross, A.","Markov modeling of fault-tolerant wireless sensor networks",2011,"Proceedings - International Conference on Computer Communications and Networks, ICCCN",,, 6005768,"","",,15,10.1109/ICCCN.2011.6005768,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053011669&doi=10.1109%2fICCCN.2011.6005768&partnerID=40&md5=528247f6ddf297ee7d6f39642583140f",Conference Paper,Scopus,2-s2.0-80053011669
"Abdel-Hafeez, S., Albosul, A., Shatnawi, A., Gordon-Ross, A., Harb, S.","A shadow dynamic finite state machine for branch prediction: An alternative for the 2-bit saturating counter",2011,"Informatica (Ljubljana)","35","2",,"211","219",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959556932&partnerID=40&md5=2b891eb62af9e07eb26a11d5a095e2f6",Article,Scopus,2-s2.0-79959556932
"Abdel-Hafeez, S., Gordon-Ross, A.","A digital CMOS parallel counter architecture based on state look-ahead logic",2011,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","19","6", 5443645,"1023","1033",,7,10.1109/TVLSI.2010.2044818,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84857369789&doi=10.1109%2fTVLSI.2010.2044818&partnerID=40&md5=9823239b55a05661e6db8bac27e6acb7",Article,Scopus,2-s2.0-84857369789
"Wulf, N., Cieslewski, G., Gordon-Ross, A., George, A.D.","SCIPS: An emulation methodology for fault injection in processor caches",2011,"IEEE Aerospace Conference Proceedings",,, 5747450,"","",,5,10.1109/AERO.2011.5747450,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955787626&doi=10.1109%2fAERO.2011.5747450&partnerID=40&md5=9b68e660a7556e950233ca4a0c645250",Conference Paper,Scopus,2-s2.0-79955787626
"Rawlins, M., Gordon-Ross, A.","On the interplay of loop caching, code compression, and cache configuration",2011,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5722191,"243","248",,7,10.1109/ASPDAC.2011.5722191,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952920045&doi=10.1109%2fASPDAC.2011.5722191&partnerID=40&md5=8dbf58217e5d7428eb3da5ef761e1f4d",Conference Paper,Scopus,2-s2.0-79952920045
"Zang, W., Gordon-Ross, A.","T-SPaCS - A two-level single-pass cache simulation methodology",2011,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5722226,"419","424",,5,10.1109/ASPDAC.2011.5722226,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952934788&doi=10.1109%2fASPDAC.2011.5722226&partnerID=40&md5=77acc831da6c405f6bbc7b0a9818e440",Conference Paper,Scopus,2-s2.0-79952934788
"Munir, A., Gordon-Ross, A., Lysecky, S., Lysecky, R.","A one-shot dynamic optimization methodology for wireless sensor networks",2010,"UBICOMM 2010 - 4th International Conference on Mobile Ubiquitous Computing, Systems, Services and Technologies",,,,"287","293",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881574881&partnerID=40&md5=4ef2a86109bb9b19a7b3fc9dbd305371",Conference Paper,Scopus,2-s2.0-84881574881
"Munir, A., Gordon-Ross, A., Lysecky, S., Lysecky, R.","A lightweight dynamic optimization methodology for wireless sensor networks",2010,"2010 IEEE 6th International Conference on Wireless and Mobile Computing, Networking and Communications, WiMob'2010",,, 5644982,"129","136",,5,10.1109/WIMOB.2010.5644982,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650744903&doi=10.1109%2fWIMOB.2010.5644982&partnerID=40&md5=20a6254d2521121356ac0729164958de",Conference Paper,Scopus,2-s2.0-78650744903
"Rawlins, M., Gordon-Ross, A.","Lightweight runtime control flow analysis for adaptive loop caching",2010,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"239","244",,4,10.1145/1785481.1785539,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954468450&doi=10.1145%2f1785481.1785539&partnerID=40&md5=2956896cb932f8fdcce69539f1977d01",Conference Paper,Scopus,2-s2.0-77954468450
"Jara-Berrocal, A., Gordon-Ross, A.","VAPRES: A virtual architecture for partially reconfigurable embedded systems",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5456934,"837","842",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953104020&partnerID=40&md5=efddc58b367cf044ec9137f35b42f32e",Conference Paper,Scopus,2-s2.0-77953104020
"Munir, A., Gordon-Ross, A.","SIP-based IMS signaling analysis for WiMax-3G interworking architectures",2010,"IEEE Transactions on Mobile Computing","9","5", 5383359,"733","750",,28,10.1109/TMC.2010.16,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77949784070&doi=10.1109%2fTMC.2010.16&partnerID=40&md5=a4c002109c1b501bd3a0cd131aaf7a50",Article,Scopus,2-s2.0-77949784070
"Shenoy, A., Hiner, J., Lysecky, S., Lysecky, R., Gordon-Ross, A.","Evaluation of dynamic profiling methodologies for optimization of sensor networks",2010,"IEEE Embedded Systems Letters","2","1", 5430950,"10","13",,7,10.1109/LES.2010.2045634,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955691828&doi=10.1109%2fLES.2010.2045634&partnerID=40&md5=b20d6c3ce00d1b5b887078cdc461cce8",Article,Scopus,2-s2.0-77955691828
"Munir, A., Gordon-Ross, A.","An MDP-based application oriented optimal policy for wireless sensor networks",2009,"Embedded Systems Week 2009 - 7th IEEE/ACM International Conference on Hardware/Software-Co-Design and System Synthesis, CODES+ISSS 2009",,,,"183","192",,19,10.1145/1629435.1629461,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-72149116681&doi=10.1145%2f1629435.1629461&partnerID=40&md5=48f2e4beac57475634421f6b56197abe",Conference Paper,Scopus,2-s2.0-72149116681
"Jara-Berrocal, A., Gordon-Ross, A.","Runtime temporal partitioning assembly to reduce FPGA reconfiguration time",2009,"ReConFig'09 - 2009 International Conference on ReConFigurable Computing and FPGAs",,, 5382091,"374","379",,6,10.1109/ReConFig.2009.61,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950485536&doi=10.1109%2fReConFig.2009.61&partnerID=40&md5=e906f165b0a8be1cebdc92b12321e357",Conference Paper,Scopus,2-s2.0-77950485536
"Garcia, R., Gordon-Ross, A., George, A.D.","Exploiting partially reconfigurable FPGAs for situation-based reconfiguration in wireless sensor networks",2009,"Proceedings - IEEE Symposium on Field Programmable Custom Computing Machines, FCCM 2009",,, 5290914,"243","246",,28,10.1109/FCCM.2009.45,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74349113586&doi=10.1109%2fFCCM.2009.45&partnerID=40&md5=2a57532ab1bf5c0386af159a05b0dcb2",Conference Paper,Scopus,2-s2.0-74349113586
"Kumar, R., Gordon-Ross, A.","MACS: A minimal adaptive routing circuit-switched architecture for scalable and parametric NoCs",2009,"FPL 09: 19th International Conference on Field Programmable Logic and Applications",,, 5272440,"525","529",,,10.1109/FPL.2009.5272440,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449930670&doi=10.1109%2fFPL.2009.5272440&partnerID=40&md5=e8658247678c68da6d5e79590d9e9e33",Conference Paper,Scopus,2-s2.0-70449930670
"Jara-Berrocal, A., Gordon-Ross, A.","SCORES: A scalable and parametric streams-based communication architecture for modular reconfigurable systems",2009,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5090669,"268","273",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350062094&partnerID=40&md5=743c946967ad05c479494206a4934bbc",Conference Paper,Scopus,2-s2.0-70350062094
"Flynn, A., Gordon-Ross, A., George, A.D.","Bitstream relocation with local clock domains for partially reconfigurable FPGAs",2009,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5090676,"300","303",,21,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350041897&partnerID=40&md5=2828b91e632387e862a7a59bf05029f6",Conference Paper,Scopus,2-s2.0-70350041897
"Munir, A., Gordon-Ross, A.","SIP-based IMS registration analysis for WiMax-3G interworking architectures",2009,"Proceedings of the 5th International Conference on Networking and Services, ICNS 2009",,, 4976798,"432","437",,3,10.1109/ICNS.2009.34,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650697500&doi=10.1109%2fICNS.2009.34&partnerID=40&md5=d5d4e159fca2e99501474c534877be03",Conference Paper,Scopus,2-s2.0-67650697500
"Wang, W., Mishra, P., Gordon-Ross, A.","SACR: Scheduling-Aware cache reconfiguration for real-time embedded systems",2009,"Proceedings: 22nd International Conference on VLSI Design - Held Jointly with 7th International Conference on Embedded Systems",,, 4749729,"547","552",,12,10.1109/VLSI.Design.2009.66,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-63149113450&doi=10.1109%2fVLSI.Design.2009.66&partnerID=40&md5=e60f2cd106bbce9a14174c7a8b1c1515",Conference Paper,Scopus,2-s2.0-63149113450
"Gordon-Ross, A., Vahid, F., Dutt, N.D.","Fast configurable-cache tuning with a unified second-level cache",2009,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","17","1", 4689316,"80","91",,24,10.1109/TVLSI.2008.2002459,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-58849133277&doi=10.1109%2fTVLSI.2008.2002459&partnerID=40&md5=743c7d0c054131f1ed3070e8c7db7928",Article,Scopus,2-s2.0-58849133277
"Zhang, B., Sabhanatarajan, K., Gordon-Ross, A., George, A.","Real-time performance analysis of adaptive link rate",2008,"Proceedings - Conference on Local Computer Networks, LCN",,, 4664181,"282","288",,37,10.1109/LCN.2008.4664181,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-58049103699&doi=10.1109%2fLCN.2008.4664181&partnerID=40&md5=ed4095bd4be1c8d176242baa147eee44",Conference Paper,Scopus,2-s2.0-58049103699
"Sabhanatarajan, K., Gordon-Ross, A.","A resource efficient content inspection system for next generation smart NICs",2008,"26th IEEE International Conference on Computer Design 2008, ICCD",,, 4751855,"156","163",,6,10.1109/ICCD.2008.4751855,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62349135497&doi=10.1109%2fICCD.2008.4751855&partnerID=40&md5=d402c95a25a706c9bbeed60a38f73665",Conference Paper,Scopus,2-s2.0-62349135497
"Conger, C., Gordon-Ross, A., George, A.D.","Design framework for partial run-time FPGA reconfiguration",2008,"Proceedings of the 2008 International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 2008",,,,"122","128",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62649122380&partnerID=40&md5=de459cb404d6fc0c19a5ed5a39f47bc0",Conference Paper,Scopus,2-s2.0-62649122380
"Gordon-Ross, A., Lau, J., Calder, B.","Phase-based cache reconfiguration for a highly-configurable two-level cache hierarchy",2008,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"379","382",,28,10.1145/1366110.1366200,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749100381&doi=10.1145%2f1366110.1366200&partnerID=40&md5=19cac5365f4fc5ec9d56dae780589048",Conference Paper,Scopus,2-s2.0-56749100381
"Viana, P., Barros, E., Gordon-Ross, A., Vahid, F.","A table-based method for single-pass cache optimization",2008,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"71","76",,16,10.1145/1366110.1366129,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749167850&doi=10.1145%2f1366110.1366129&partnerID=40&md5=82089c6888f5b571b63f52de74abf7ec",Conference Paper,Scopus,2-s2.0-56749167850
"Sabhanatarajan, K., Gordon-Ross, A., Oden, M., Navada, M., George, A.","Smart-NICs: Power proxying for reduced power consumption in network edge devices",2008,"Proceedings - IEEE Computer Society Annual Symposium on VLSI: Trends in VLSI Technology and Design, ISVLSI 2008",,, 4556773,"75","80",,15,10.1109/ISVLSI.2008.60,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51849095456&doi=10.1109%2fISVLSI.2008.60&partnerID=40&md5=28488ce0ab1fc5bcac908e5c8e3fee9a",Conference Paper,Scopus,2-s2.0-51849095456
"Gordon-Ross, A., Viana, P., Vahid, F., Najjar, W., Barros, E.","A one-shot configurable-cache tuner for improved energy and performance",2007,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4211891,"755","760",,20,10.1109/DATE.2007.364686,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548329435&doi=10.1109%2fDATE.2007.364686&partnerID=40&md5=93d92d3921439c25b4ea96ed976f90b9",Conference Paper,Scopus,2-s2.0-34548329435
"Gordon-Ross, A., Vahid, F.","A self-tuning configurable cache",2007,"Proceedings - Design Automation Conference",,, 4261178,"234","237",,47,10.1109/DAC.2007.375159,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547253216&doi=10.1109%2fDAC.2007.375159&partnerID=40&md5=1c3273e133efb687cd00c9f969670a22",Conference Paper,Scopus,2-s2.0-34547253216
"Viana, P., Gordon-Ross, A., Keogh, E., Barros, E., Vahid, F.","Configurable cache subsetting for fast cache tuning",2006,"Proceedings - Design Automation Conference",,,,"695","700",,17,10.1145/1146909.1147085,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547146101&doi=10.1145%2f1146909.1147085&partnerID=40&md5=6cb215396603c68954d64b03d90271f8",Conference Paper,Scopus,2-s2.0-34547146101
"Gordon-Ross, A., Vahid, F., Dutt, N.","A first look at the interplay of code reordering and configurable caches",2005,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, P2.22,"416","421",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29244463050&partnerID=40&md5=cdc9b69d487b056099f722d22278a4fd",Conference Paper,Scopus,2-s2.0-29244463050
"Gordon-Ross, A., Vahid, F., Dutt, N.","Fast configurable-cache tuning with a unified second-level cache",2005,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"323","326",,47,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444456069&partnerID=40&md5=97c4aa8d2cd7d70853c69431373174c8",Conference Paper,Scopus,2-s2.0-28444456069
"Gordon-Ross, A., Vahid, F.","Frequent loop detection using efficient nonintrusive on-chip hardware",2005,"IEEE Transactions on Computers","54","10",,"1203","1215",,17,10.1109/TC.2005.165,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27444447539&doi=10.1109%2fTC.2005.165&partnerID=40&md5=2693e29d61b335f431ac8b872fe0591e",Article,Scopus,2-s2.0-27444447539
"Gordon-Ross, A., Vahid, F., Dutt, N.","Automatic tuning of two-level caches to embedded applications",2004,"Proceedings - Design, Automation and Test in Europe Conference and Exhibition","1",,,"208","213",,72,10.1109/DATE.2004.1268850,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042558290&doi=10.1109%2fDATE.2004.1268850&partnerID=40&md5=dd1f1d6d9cc9635d884266c9a7c09f01",Conference Paper,Scopus,2-s2.0-3042558290
"Gordon-Ross, A., Vahid, F.","Frequent loop detection using efficient non-intrusive on-chip hardware",2003,"CASES 2003: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems",,,,"117","124",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18844367408&partnerID=40&md5=44139fc2cb3be28cff25753bb1ac9e0f",Conference Paper,Scopus,2-s2.0-18844367408
"Gordon-Ross, A., Cotterell, S., Vahid, F.","Tiny Instruction Caches For Low Power Embedded Systems",2003,"ACM Transactions on Embedded Computing Systems","2","4",,"449","481",,19,10.1145/950162.950163,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84966499492&doi=10.1145%2f950162.950163&partnerID=40&md5=7656571782a4e2f529dedd819a588846",Article,Scopus,2-s2.0-84966499492
"Gordon-Ross, A., Vahid, F.","Dynamic loop caching meets preloaded loop caching - A hybrid approach",2002,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"446","449",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036395515&partnerID=40&md5=82abf07e9c189cd2fbb4de4feb6b2d5c",Conference Paper,Scopus,2-s2.0-0036395515
"Gordon-Ross, A., Cotterell, S., Vahid*, F.","Exploiting fixed programs in embedded systems: A loop cache example",2002,"IEEE Computer Architecture Letters","1","1",,"2","",,,10.1109/L-CA.2002.4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85008006728&doi=10.1109%2fL-CA.2002.4&partnerID=40&md5=25d7de6dcd4a4156b8c9668e43d8f053",Article,Scopus,2-s2.0-85008006728
"Vahid, F., Gordon-Ross, A.","A self-optimizing embedded microprocessor using a loop table for low power",2001,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"219","224",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034863955&partnerID=40&md5=5823e77b7f69f0e41ca1d4772aeb4d16",Conference Paper,Scopus,2-s2.0-0034863955
