===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.6497 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2849 ( 13.9%)    0.2849 ( 17.3%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2354 ( 11.5%)    0.2354 ( 14.3%)    Parse modules
    0.0457 (  2.2%)    0.0457 (  2.8%)    Verify circuit
    1.5446 ( 75.3%)    1.1430 ( 69.3%)  'firrtl.circuit' Pipeline
    0.0448 (  2.2%)    0.0448 (  2.7%)    LowerFIRRTLAnnotations
    0.2285 ( 11.1%)    0.1248 (  7.6%)    'firrtl.module' Pipeline
    0.0820 (  4.0%)    0.0475 (  2.9%)      DropName
    0.1465 (  7.1%)    0.0772 (  4.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0092 (  0.4%)    0.0050 (  0.3%)    'firrtl.module' Pipeline
    0.0092 (  0.4%)    0.0050 (  0.3%)      LowerCHIRRTLPass
    0.0156 (  0.8%)    0.0156 (  0.9%)    InferWidths
    0.0420 (  2.0%)    0.0420 (  2.5%)    MemToRegOfVec
    0.0875 (  4.3%)    0.0875 (  5.3%)    InferResets
    0.0058 (  0.3%)    0.0058 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0121 (  0.6%)    0.0121 (  0.7%)    WireDFT
    0.0597 (  2.9%)    0.0324 (  2.0%)    'firrtl.module' Pipeline
    0.0597 (  2.9%)    0.0324 (  2.0%)      FlattenMemory
    0.0889 (  4.3%)    0.0889 (  5.4%)    LowerFIRRTLTypes
    0.1042 (  5.1%)    0.0625 (  3.8%)    'firrtl.module' Pipeline
    0.1018 (  5.0%)    0.0612 (  3.7%)      ExpandWhens
    0.0023 (  0.1%)    0.0013 (  0.1%)      SFCCompat
    0.0373 (  1.8%)    0.0373 (  2.3%)    Inliner
    0.0253 (  1.2%)    0.0253 (  1.5%)    'firrtl.module' Pipeline
    0.0253 (  1.2%)    0.0253 (  1.5%)      RandomizeRegisterInit
    0.0135 (  0.7%)    0.0135 (  0.8%)    CheckCombCycles
    0.0017 (  0.1%)    0.0017 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.2290 ( 11.2%)    0.2290 ( 13.9%)    'firrtl.module' Pipeline
    0.2184 ( 10.6%)    0.2184 ( 13.2%)      Canonicalizer
    0.0106 (  0.5%)    0.0106 (  0.6%)      InferReadWrite
    0.0064 (  0.3%)    0.0064 (  0.4%)    PrefixModules
    0.0012 (  0.1%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0371 (  1.8%)    0.0371 (  2.3%)    IMConstProp
    0.0012 (  0.1%)    0.0012 (  0.1%)    AddSeqMemPorts
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0135 (  0.7%)    0.0135 (  0.8%)    CreateSiFiveMetadata
    0.0005 (  0.0%)    0.0005 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0011 (  0.1%)    0.0011 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.0174 (  0.8%)    0.0174 (  1.1%)    SymbolDCE
    0.0011 (  0.1%)    0.0011 (  0.1%)    BlackBoxReader
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1492 (  7.3%)    0.1492 (  9.0%)    'firrtl.module' Pipeline
    0.0107 (  0.5%)    0.0107 (  0.6%)      DropName
    0.1384 (  6.7%)    0.1384 (  8.4%)      Canonicalizer
    0.0205 (  1.0%)    0.0205 (  1.2%)    IMDeadCodeElim
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0019 (  0.1%)    0.0019 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0083 (  0.4%)    0.0083 (  0.5%)    LowerXMR
    0.0008 (  0.0%)    0.0008 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0373 (  1.8%)    0.0373 (  2.3%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0572 (  2.8%)    0.0572 (  3.5%)  'hw.module' Pipeline
    0.0104 (  0.5%)    0.0104 (  0.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0196 (  1.0%)    0.0196 (  1.2%)    Canonicalizer
    0.0073 (  0.4%)    0.0073 (  0.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0200 (  1.0%)    0.0200 (  1.2%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0467 (  2.3%)    0.0467 (  2.8%)  'hw.module' Pipeline
    0.0160 (  0.8%)    0.0160 (  1.0%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0149 (  0.7%)    0.0149 (  0.9%)    Canonicalizer
    0.0098 (  0.5%)    0.0098 (  0.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0061 (  0.3%)    0.0061 (  0.4%)    HWCleanup
    0.0096 (  0.5%)    0.0096 (  0.6%)  'hw.module' Pipeline
    0.0003 (  0.0%)    0.0003 (  0.0%)    HWLegalizeModules
    0.0093 (  0.5%)    0.0093 (  0.6%)    PrettifyVerilog
    0.0074 (  0.4%)    0.0074 (  0.5%)  StripDebugInfoWithPred
    0.0589 (  2.9%)    0.0589 (  3.6%)  ExportVerilog
    0.0190 (  0.9%)    0.0190 (  1.2%)  'builtin.module' Pipeline
    0.0174 (  0.8%)    0.0174 (  1.1%)    'hw.module' Pipeline
    0.0173 (  0.8%)    0.0173 (  1.1%)      PrepareForEmission
   -0.0176 ( -0.9%)   -0.0176 ( -1.1%)  Rest
    2.0513 (100.0%)    1.6497 (100.0%)  Total

{
  totalTime: 1.662,
  maxMemory: 72081408
}
