00:25:46 INFO  : Platform repository initialization has completed.
00:25:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\dev\fpga_proj\_review_matbi\_practice\axi4lite_fsm_vitis\temp_xsdb_launch_script.tcl
00:25:46 INFO  : Registering command handlers for Vitis TCF services
00:25:48 INFO  : XSCT server has started successfully.
00:25:49 INFO  : plnx-install-location is set to ''
00:25:49 INFO  : Successfully done setting XSCT server connection channel  
00:25:49 INFO  : Successfully done query RDI_DATADIR 
00:25:49 INFO  : Successfully done setting workspace for the tool. 
00:26:39 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:26:39 INFO  : Result from executing command 'getPlatforms': 
00:26:39 WARN  : An unexpected exception occurred in the module 'platform project logging'
00:26:40 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:26:46 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:27:36 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:27:36 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
00:27:36 INFO  : Checking for BSP changes to sync application flags for project 'axi4lite_fsm_app'...
00:32:56 INFO  : Checking for BSP changes to sync application flags for project 'axi4lite_fsm_app'...
00:33:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF7DA' is selected.
00:33:07 INFO  : 'jtag frequency' command is executed.
00:33:07 INFO  : Context for 'APU' is selected.
00:33:07 INFO  : System reset is completed.
00:33:10 INFO  : 'after 3000' command is executed.
00:33:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}' command is executed.
00:33:12 ERROR : 'fpga -file C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/_ide/bitstream/design_1_wrapper.bit' is cancelled.
00:33:12 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/_ide/bitstream/design_1_wrapper.bit' is cancelled.
00:33:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

00:33:12 ERROR : 'fpga -file C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/_ide/bitstream/design_1_wrapper.bit' is cancelled.
00:33:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF7DA' is selected.
00:33:22 INFO  : 'jtag frequency' command is executed.
00:33:22 INFO  : Context for 'APU' is selected.
00:33:22 INFO  : System reset is completed.
00:33:25 INFO  : 'after 3000' command is executed.
00:33:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}' command is executed.
00:33:28 INFO  : Device configured successfully with "C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/_ide/bitstream/design_1_wrapper.bit"
00:33:28 INFO  : Context for 'APU' is selected.
00:33:28 INFO  : Hardware design and registers information is loaded from 'C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:33:28 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:28 INFO  : Context for 'APU' is selected.
00:33:28 INFO  : Sourcing of 'C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/_ide/psinit/ps7_init.tcl' is done.
00:33:28 INFO  : 'ps7_init' command is executed.
00:33:28 INFO  : 'ps7_post_config' command is executed.
00:33:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:29 INFO  : The application 'C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/Debug/axi4lite_fsm_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}
fpga -file C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/Debug/axi4lite_fsm_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:29 INFO  : 'con' command is executed.
00:33:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:33:29 INFO  : Launch script is exported to file 'C:\dev\fpga_proj\_review_matbi\_practice\axi4lite_fsm_vitis\axi4lite_fsm_app_system\_ide\scripts\debugger_axi4lite_fsm_app-default.tcl'
19:57:18 INFO  : Checking for BSP changes to sync application flags for project 'axi4lite_fsm_app'...
19:57:53 INFO  : Checking for BSP changes to sync application flags for project 'axi4lite_fsm_app'...
19:58:01 INFO  : Disconnected from the channel tcfchan#2.
19:58:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF7DA' is selected.
19:58:02 INFO  : 'jtag frequency' command is executed.
19:58:04 INFO  : Context for 'APU' is selected.
19:58:04 INFO  : System reset is completed.
19:58:07 INFO  : 'after 3000' command is executed.
19:58:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}' command is executed.
19:58:10 INFO  : Device configured successfully with "C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/_ide/bitstream/design_1_wrapper.bit"
19:58:10 INFO  : Context for 'APU' is selected.
19:58:10 INFO  : Hardware design and registers information is loaded from 'C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:58:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:10 INFO  : Context for 'APU' is selected.
19:58:10 INFO  : Sourcing of 'C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/_ide/psinit/ps7_init.tcl' is done.
19:58:11 INFO  : 'ps7_init' command is executed.
19:58:11 INFO  : 'ps7_post_config' command is executed.
19:58:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:11 INFO  : The application 'C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/Debug/axi4lite_fsm_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}
fpga -file C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/Debug/axi4lite_fsm_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:12 INFO  : 'con' command is executed.
19:58:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:58:12 INFO  : Launch script is exported to file 'C:\dev\fpga_proj\_review_matbi\_practice\axi4lite_fsm_vitis\axi4lite_fsm_app_system\_ide\scripts\debugger_axi4lite_fsm_app-default.tcl'
19:58:49 INFO  : Checking for BSP changes to sync application flags for project 'axi4lite_fsm_app'...
19:58:54 INFO  : Disconnected from the channel tcfchan#3.
19:58:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF7DA' is selected.
19:58:55 INFO  : 'jtag frequency' command is executed.
19:58:57 INFO  : Context for 'APU' is selected.
19:58:58 INFO  : System reset is completed.
19:59:01 INFO  : 'after 3000' command is executed.
19:59:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}' command is executed.
19:59:03 INFO  : Device configured successfully with "C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/_ide/bitstream/design_1_wrapper.bit"
19:59:03 INFO  : Context for 'APU' is selected.
19:59:03 INFO  : Hardware design and registers information is loaded from 'C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:59:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:03 INFO  : Context for 'APU' is selected.
19:59:03 INFO  : Sourcing of 'C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/_ide/psinit/ps7_init.tcl' is done.
19:59:04 INFO  : 'ps7_init' command is executed.
19:59:04 INFO  : 'ps7_post_config' command is executed.
19:59:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:04 INFO  : The application 'C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/Debug/axi4lite_fsm_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}
fpga -file C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/Debug/axi4lite_fsm_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:05 INFO  : 'con' command is executed.
19:59:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:59:05 INFO  : Launch script is exported to file 'C:\dev\fpga_proj\_review_matbi\_practice\axi4lite_fsm_vitis\axi4lite_fsm_app_system\_ide\scripts\debugger_axi4lite_fsm_app-default.tcl'
20:03:13 INFO  : Checking for BSP changes to sync application flags for project 'axi4lite_fsm_app'...
20:03:19 INFO  : Disconnected from the channel tcfchan#4.
20:03:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF7DA' is selected.
20:03:20 INFO  : 'jtag frequency' command is executed.
20:03:20 INFO  : Context for 'APU' is selected.
20:03:20 INFO  : System reset is completed.
20:03:23 INFO  : 'after 3000' command is executed.
20:03:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}' command is executed.
20:03:25 INFO  : Device configured successfully with "C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/_ide/bitstream/design_1_wrapper.bit"
20:03:25 INFO  : Context for 'APU' is selected.
20:03:25 INFO  : Hardware design and registers information is loaded from 'C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:03:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:25 INFO  : Context for 'APU' is selected.
20:03:25 INFO  : Sourcing of 'C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/_ide/psinit/ps7_init.tcl' is done.
20:03:26 INFO  : 'ps7_init' command is executed.
20:03:26 INFO  : 'ps7_post_config' command is executed.
20:03:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:27 INFO  : The application 'C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/Debug/axi4lite_fsm_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}
fpga -file C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/dev/fpga_proj/_review_matbi/_practice/axi4lite_fsm_vitis/axi4lite_fsm_app/Debug/axi4lite_fsm_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:27 INFO  : 'con' command is executed.
20:03:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:03:27 INFO  : Launch script is exported to file 'C:\dev\fpga_proj\_review_matbi\_practice\axi4lite_fsm_vitis\axi4lite_fsm_app_system\_ide\scripts\debugger_axi4lite_fsm_app-default.tcl'
20:17:32 INFO  : Disconnected from the channel tcfchan#5.
