Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri May 27 16:57:31 2022
| Host         : rslpt42.rapidsilicon.local running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -hierarchical -file digilent_arty_utilization_hierarchical_place.rpt
| Design       : digilent_arty
| Device       : 7a100tcsg324-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
|          Instance          |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
| digilent_arty              |            (top) |       4748 |       4602 |     144 |    2 | 3641 |     41 |     25 |            4 |
|   (digilent_arty)          |            (top) |       1983 |       1837 |     144 |    2 | 2320 |     24 |     17 |            0 |
|   VexRiscv                 |         VexRiscv |       2714 |       2714 |       0 |    0 | 1284 |      1 |      8 |            4 |
|     (VexRiscv)             |         VexRiscv |        906 |        906 |       0 |    0 | 1113 |      0 |      2 |            4 |
|     IBusCachedPlugin_cache | InstructionCache |       1322 |       1322 |       0 |    0 |  106 |      1 |      1 |            0 |
|     dataCache_1            |        DataCache |        488 |        488 |       0 |    0 |   65 |      0 |      5 |            0 |
|   axi_ram                  |          axi_ram |         51 |         51 |       0 |    0 |   37 |     16 |      0 |            0 |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


