ASIC TECHNOLOGY
ABSOLUTE
ADDITIONAL FEATURE
ADDITIONAL TYPE
ADJACENT
ALTERNATIVE EMBODIMENT
ARCHITECTURAL EXPLORATION
ASSIGNMENT OPERATION
ASSIGNMENT OPERATION
BASIC SIF STATEMENT
C-STEP
C. PRESENTATION
PSEUDO-OPERATION ICON C. PRESENTATION
COMPACT DISK READ ONLY MEMORY
CONTROL/DATA FLOW GRAPH
CONTROL/DATA FLOW GRAPH
CONTROL/DATA FLOW GRAPH
CONTROL/DATA FLOW GRAPH
COMPUTER-EXECUTABLE INSTRUCTION
PROGRAM MODULE COMPUTER-EXECUTABLE INSTRUCTION
COMPUTER-READABLE MEDIUM
CONSTRAINT DESCRIPTION
CONTROL OPERATION
CONTROL FLOW
D. RTL CODE GENERATION
DIGITAL VERSATILE DISKS
DESIGNER-PROVIDED CONSTRAINT
DESIGNER-PROVIDED CONSTRAINT
DIFFERENT MODE
FIXED
FLOW OPERATION
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GUTBERLET
HARDWARE DESCRIPTION LANGUAGE
HDL CODE
HDL CODE
HDL CODE
HDL CODE
HDL CODE
HDL CODE
HIERARCHICAL GANTT CHART
HIERARCHICAL LIST
SCHEDULED OPERATION HIERARCHICAL LIST
HIERARCHICAL PRESENTATION
HIERARCHICAL PRESENTATION
HIERARCHICAL PRESENTATION
OPERATION LABEL HIERARCHICAL PRESENTATION
HIERARCHICAL PRESENTATION TECHNIQUE
INPUT/OUTPUT
INPUT/OUTPUT
INPUT/OUTPUT
INPUT/OUTPUT
INPUT/OUTPUT
INPUT/OUTPUT
INPUT/OUTPUT
INPUT/OUTPUT
INPUT/OUTPUT
INPUT/OUTPUT
INPUT/OUTPUT
INPUT/OUTPUT
INPUT/OUTPUT
I/O OPERATION
INVOLVING SIGNAL I/O OPERATION
SCHEDULING MODE INPUT/OUTPUT
I/O ASSIGNMENT
I/O OPERATION
I/O OPERATION
I/O OPERATION
I/O OPERATION
I/O OPERATION
I/O OPERATION
I/O OPERATION
I/O SCHEDULING MODE
I/O SCHEDULING MODE
I/O TIMING CONSTRAINT
I/O TIMING REQUIREMENT
I/O TIMING REQUIREMENT
KLUWER ACADEMIC PUBLISHER
LESSTHAN OPERATION
LOOP LOOP28
LOOP LOOP28
LOOP LOOP33
LOOP LOOP33
MONET
MUL OPERATION
MODE DESCRIPTION
N RELATIVE
N RELATIVE
NUMEROUS SCHEDULING ALGORITHM
PIPELINING
PSEUDO-OPERATION ICON
RADIO FREQUENCY
RTL CODE
RTL CODE
RTL CODE GENERATION COMPONENT
RTL CODE GENERATION COMPONENT
RTL CODE GENERATION COMPONENT
RTL CODE GENERATION COMPONENT
RTL LANGUAGE
RTL NETLIST
RTL NETLIST
RTL NETLIST
RTL SIMULATION
RTL SYNTHESIS TOOL
RESOURCE ALLOCATION
SEQUENTIAL MAIN
SYNTHESIS INTERMEDIATE FORMAT
SYNTHESIS INTERMEDIATE FORMAT
SIF CODE
SIF REPRESENTATION
SIF REPRESENTATION
SIF REPRESENTATION
SIF REPRESENTATION
SIF REPRESENTATION
SIF REPRESENTATION
SIF REPRESENTATION
SIF REPRESENTATION
SIF REPRESENTATION
SIF REPRESENTATION
SIF STATEMENT
SCHEDULE BLOCK
SCHEDULED OPERATION
SCHEDULING MODE
TYPE DESCRIPTION
UNDERSTANDING BEHAVIORAL SYNTHESIS
VERILOG
VHDL
VHDL
VHDL LISTING
VHDL LISTING
VHDL LISTING
VHDL LISTING
REAL-WORLD APPLICATION VHDL LISTING
VARIOUS TYPE
WILSONVILLE
ABSTRACTION
ADDITION
ADDITION
ADDITION
ALGORITHM
ALGORITHM
ALGORITHM
ALGORITHM
ALGORITHM
ALTERNATIVE EMBODIMENT
ALTERNATIVE EMBODIMENT
ALTERNATIVE EMBODIMENT
ALTERNATIVE EMBODIMENT
ARCHITECTURAL CHOICE
ARCHITECTURAL EXPLORATION
ARCHITECTURAL EXPLORATION
ARCHITECTURAL EXPLORATION
ARCHITECTURAL EXPLORATION COMPONENT
ARCHITECTURAL EXPLORATION COMPONENT
ARCHITECTURAL EXPLORATION COMPONENT
ARCHITECTURAL EXPLORATION COMPONENT
ARCHITECTURAL EXPLORATION COMPONENT
ARCHITECTURAL EXPLORATION COMPONENT
ARCHITECTURAL EXPLORATION COMPONENT
ARCHITECTURAL EXPLORATION COMPONENT
ARCHITECTURAL EXPLORATION COMPONENT
ARCHITECTURAL EXPLORATION COMPONENT
ARCHITECTURAL EXPLORATION COMPONENT OUTPUTS CODE
TARGET TECHNOLOGY ARCHITECTURAL EXPLORATION
ARCHITECTURE
ARCHITECTURE-SPECIFIC IMPLEMENTATION
TARGET FPGA ARCHITECTURE-SPECIFIC IMPLEMENTATION
ARCHITECTUTE
AREA/PERFORMANCE TRADEOFF
AREA/PERFORMANCE TRADEOFF
ASPECT
ASPECT
ASPECT
ASSIGNMENT OPERATION
ASSIGNMENT OPERATION
ASSIGNMENT OPERATION
AUTOMATED EXPLORATION
BEHAVIORAL SYNTHESIS
BEHAVIORAL SYNTHESIS TOOL
BEHAVIORAL SYNTHESIS TOOL
BEHAVIORAL SYNTHESIS TOOL
BEHAVIORAL SYNTHESIS TOOL
BEHAVIORAL SYNTHESIS TOOL
BLOCK ICON
BLOCK ICON
BLOCK ICON
BLOCK ICON
BLOCK ICON
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP BRANCH
C-STEP NUMBERED
C-STEP NUMBERING
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
C-STEP
CARRIER
CASE STATEMENT
CHARACTER IDENTIFIER
CHARACTER LABEL
CIRCULAR ICON
CIRCULAR PSEUDO-OPERATION ICON
CLOCK CYCLE
CLOCK CYCLE
CLOCK CYCLE
CLOCK CYCLE
CLOCK CYCLE
CLOCK CYCLE
CLOCK CYCLE
CLOCK CYCLE
C-STEP CLOCK CYCLE
CLOCK FREQUENCY/PERIOD
COLLAPSED PRESENTATION
COLLAPSED PRESENTATION
COLLAPSES PRESENTATION
COLLAPSES PRESENTATION
COLLAPSES PRESENTATION
COLLAPSING BLOCK
COLLAPSING PRESENTATION
COLOR ICON
COMBINATION
COMMON-SUB-EXPRESSION ELIMINATION
COMMUNICATION
COMMUNICATION CONNECTION
COMMUNICATION CONNECTION
COMMUNICATION CONNECTION
COMMUNICATION MEDIUM
COMMUNICATION MEDIUM
COMMUNICATION MEDIUM
COMPARISON OPERATION
COMPONENT TYPE
COMPUTER APPARATUS
COMPUTER APPARATUS
COMPUTER-EXECUTABLE INSTRUCTION
COMPUTER-EXECUTABLE INSTRUCTION
COMPUTER-IMPLEMENTED OPERATION
COMPUTER-READABLE MEDIUM
COMPUTER-READABLE MEDIUM
COMPUTER-READABLE MEDIUM
COMPUTER-READABLE MEDIUM
COMPUTER-READABLE MEDIUM
STORING COMPUTER-EXECUTABLE INSTRUCTION COMPUTER-READABLE MEDIUM
STORING COMPUTER-EXECUTABLE INSTRUCTION COMPUTER-READABLE MEDIUM
STORING COMPUTER-EXECUTABLE INSTRUCTION COMPUTER-READABLE MEDIUM
CONDITIONAL
CONFIGURATION
CONNECTION LOGIC
CONSIDERED I/O
CONTROL FLOW
CONTROL FLOW
CONTROL FLOW LOGIC
CONTROL FLOW OPERATION
CONTROL FLOW OPERATION
CONTROL FLOW OPERATION
CONTROL STATEMENT
CONTROL STATE
CONTROL STEP
CONTROL STEP
CONTROL STEP LABEL
CONTROL STEP TIMING
CONTROL STEP
CONTROL STEP
CONTROL STEP
CONTROL STEP
CONTROL STEP
SUB-BLOCK CONTROL STEP
CONTROL STRUCTURE
CONDITIONAL CONTROL STRUCTURE
CONTROL/DATA FLOW GRAPH
CONTROLLER STATE
CONTROLLER STATE
CONTROLLER STATE
CONTROLLER STATE
COST GOAL
CYCLE
CYCLE
CYCLE CONSTRAINT
CYCLE CONSTRAINT
CYCLE-BY-CYCLE BEHAVIOR
DATAFLOW MODE
DEAD-CODE ELIMINATION
DECREMENT
DECREMENT
DEEMPHASIZING BLOCK
DEEMPHASIZING OTHER
DEPENDENCY ARC
DESIGNER FOCUS
DESIGNER INPUT
DESIGNER-PROVIDED CONSTRAINT
DESIGNER-PROVIDED CONSTRAINT
DESIGNER-PROVIDED CONSTRAINT
DESIGNER-PROVIDED CONSTRAINT
DESIGNER-PROVIDED CONSTRAINT
DESIGNER-PROVIDED CONSTRAINT
DIVERSE GENERAL-PURPOSE
ELECTRONIC CIRCUIT
ELECTRONIC CIRCUIT
ELECTRONIC CIRCUIT
ELECTRONIC CIRCUIT
ELECTRONIC CIRCUIT
ELECTRONIC CIRCUIT
ELECTRONIC CIRCUIT
ELECTRONIC CIRCUIT
ELECTRONIC CIRCUIT
ELECTRONIC CIRCUIT
ELECTRONIC CIRCUIT
EMPHASIZING PRESENTATION
END OPERATION
END OPERATION
EXCLUSIVE BRANCH
EXIT
EXIT/NEXT STATEMENT
EXPANDED PRESENTATION
EXTERNAL BEHAVIOR
EXTERNAL BEHAVIOR
EXTERNAL CYCLE-BY-CYCLE BEHAVIOR
FIXED
FLOW CHART
FLOW GRAPH
FORMULATION
FUNCTIONAL UNIT
FUNCTIONALITY
FUNCTIONALITY
PROGRAM MODULE FUNCTIONALITY
GLUE LOGIC GENERATION
GRAPHICAL SPECIFICATION
GRAPHICAL USER INTERFACE
GRAPHICS SERVICE
HARDWARE DESCRIPTION LANGUAGE
HARDWARE DETAIL
HARDWARE IMPLEMENTATION
HEURISTIC ALGORITHM
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL GANTT CHART
HIERARCHICAL LIST
HIERARCHICAL LIST
HIERARCHICAL LIST
HIERARCHICAL LIST
HIERARCHICAL LIST
HIERARCHICAL LIST
HIERARCHICAL LIST
HIERARCHICAL LIST
HIERARCHICAL LIST
HIERARCHICAL LIST
HIERARCHICAL LIST
HIERARCHICAL LIST
HIERARCHICAL LIST
HIERARCHICAL LIST
HIERARCHICAL LIST
HIERARCHICAL LIST
HIERARCHICAL OPERATION LIST
HIERARCHICAL PRESENTATION
HIERARCHICAL PRESENTATION
HIERARCHICAL RELATIONSHIP
HIERARCHICAL RELATIONSHIP
HIERARCHICAL TEXTUAL LIST
OPERATION LABEL HIERARCHICAL TEXTUAL LIST
ICON
ICON
ICON
ICON
ICON
ICON
ICON
ICON
ICON
ICON
ICON
ICON
ICON
ICON
ICON
ICON
ICON
ICON
ICON
LESSTHAN OPERATION ICON
MUL OPERATION ICON
TOP-LEVEL LOOP ICON
ICON WIDTH
ICON WIDTH
INDICATING DELAY ICON WIDTH
IDENTIFYING LOOP
IF/THEN
IF/THEN STATEMENT
IF/THEN STATEMENT
IMPLEMENTATION
IMPLEMENTATION
IMPLEMENTATION
IMPLEMENTATION
IMPLEMENTATION
INCLUDING COMPUTING ENVIRONMENT
INCLUDING INPUT
INCLUDING LOOP STATEMENT
INCLUDING LOOP
INCLUDING SCHEDULING
INCREMENTAL HEURISTIC ALGORITHM
INDICATING DELAY
INDICATING DELAY
INFORMATION NEST
INITIATION INTERVAL
INITIATION INTERVAL
INITIATION INTERVAL
INITIATION INTERVAL CONSTRAINT
INPUT DEVICE
INPUT
INPUT
INPUT/OUTPUT SERVICE
INPUT/OUTPUT TIMING REQUIREMENT
INTERACTIVE FEEDBACK LOOP
INTERACTIVE LOOP HANDLING
INTERACTIVE MEMORY ALLOCATION
INTERACTIVE SETTING
SCHEDULING CONSTRAINT INTERACTIVE SETTING
INTERCONNECTION MECHANISM
INVOLVING SIGNAL
ITERATION FINISH
ITERATIVE NATURE
ITERATIVE NATURE
LABEL LOOP LOOP1
LATENCY
LATENCY
LATENCY
LATENCY
LATENCY
LATENCY
LATENCY
LATENCY
LATENCY CONSTRAINT
LATENCY CONSTRAINT
LATENCY CONSTRAINT
LATENCY CONSTRAINT
LEFTMOST COLUMN
LENGTH BRANCH
IF/THEN STATEMENT LENGTH BRANCH
LIBRARY
LIBRARY COMPONENT
LIST ALGORITHM
LOGIC
LOOP OPERATION ICON
LOOP OPTIMIZATION
LOOP PIPELINING
LOW-LEVEL CDFG
LOW-LEVEL CDFG
LOW-LEVEL SPECIFICATION
LOWER-LEVEL LANGUAGE
LOWER-LEVEL SPECIFICATION
MAGNETIC DISK
MAGNETIC TAPE
MAXIMUM
MAXIMUM
MEMORY
MEMORY/REGISTER/ARRAY POSSIBILITY
MODEL CYCLE-BY-CYCLE
MULTI-CYCLE
MULTI-CYCLE OPERATION
MULTI-CYCLE OPERATION
MULTIPLEXER INTERCONNECTION STRUCTURE
MULTIPLEXER OPERATION
MULTIPLEXER OPTIMIZATION
MULTIPLEXER
MULTIPLEXER
MULTIPLICATION OPERATION
MULTIPLICATION
MULTIPLICATION
NON-SIF REPRESENTATION
NON-REMOVABLE
NUMBERS INFLUENCE
NUMEROUS OTHER KIND
PRESENTATION INPUT NUMEROUS OTHER KIND
OBJECT
OPERAND
OPERATING SYSTEM SOFTWARE
OPERATING SYSTEM SOFTWARE
OPERATION COMPONENT
OPERATION DELAY
OPERATION ICON
OPERATION ICON
OPERATION ICON
OPERATION ICON
OPERATION ICON
OPERATION ICON
OPERATION ICON
OPERATION ICON
OPERATION ICON
OPERATION ICON
OPERATION ICON
OPERATION ICON
OPERATION ICON
OPERATION ICON
OPERATION LABEL
OPERATION LABEL
OPERATION LABEL
OPERATION LABEL
OPERATION LABEL
OPERATION LEVEL
OPERATION LIST
OPERATION LIST
OPERATION TYPE
OPTIMIZATION
OPTIMIZATION
OPTIMIZES MEMORY ALLOCATION
ORIGINAL CLOCK SYNCHRONIZATION
ORIGINAL CONTROL STATE
ORIGINAL ORDER
OUTPUT
OUTPUT DEVICE
OUTPUT OPERATION
OUTPUT
OUTPUT
OUTPUT
OUTPUT
SCHEDULED SYNTHESIS OUTPUT
PARALLEL
PIPELINED LOOP
PIPELINED LOOP
PIPELINED LOOP
PIPELINING
PLURAL ALTERNATIVE BRANCH
PLURAL ALTERNATIVE BRANCH
PLURAL NESTED SCHEDULE
PLURAL NESTED SCHEDULE
PLURAL NESTED SCHEDULE
PLURAL NESTED SCHEDULE
PLURAL NESTED SCHEDULE
PLURAL NESTED SCHEDULE
POTENTIAL CHANGE
PRESENTATION
PRESENTATION
PRESENTATION
PRESENTATION
PRESENTATION
PRESENTATION
PRESENTATION
PRESENTATION
PRESENTATION
PRESENTATION
PRESENTATION
PRESENTATION
PRESENTATION
PRESENTATION
PRESENTATION
PRESENTATION
PRESENTATION
PRESENTATION INPUT
PRESENTATION INPUT
PRESENTATION INPUT
PRESENTATION INPUT
PRESENTATION INPUT
PRESENTATION INPUT
PRESENTATION INPUT
HIERARCHICAL GANTT CHART PRESENTATION
PRESENTATION TECHNIQUE
PRESENTATION TECHNIQUE
PRESENTATION TECHNIQUE
PRESENTING LABEL
PRESENTING LABEL
PRESENTING SCHEDULING RESULT
PROCESSING OPERATION
PROCESSING OPERATION
PROGRAM MODULE
PROGRAM MODULE
PROGRAM MODULE
PROGRAM MODULE
PROGRAM MODULE
PROGRAMMING INTERFACE
PROGRAMMING TECHNIQUE
PSEUDO-OPERATION
PSEUDO-OPERATION ICON
PSEUDO-OPERATION ICON
PSEUDO-OPERATION ICON
PSEUDO-OPERATION ICON
PSEUDO-OPERATION ICON
PSEUDO-OPERATION ICON
PSEUDO-OPERATION ICON
PSEUDO-OPERATION ICON
PSEUDO-OPERATION ICON
PSEUDO-OPERATION ICON
PSEUDO-OPERATION ICON
PSEUDO-OPERATION ICON
PSEUDO-OPERATION ICON
PSEUDO-OPERATION ICON
QUADRATIC ALGORITHM
READSLICE
REAL-WORLD APPLICATION
RECALCULATE SCHEDULE
RECALCULATE SCHEDULING RESULT
RECTANGULAR ICON
RECTANGULAR ICON
RECTANGULAR ICON
RECTANGULAR ICON
RECTANGULAR ICON
RECTANGULAR OUTLINE
RECTANGULAR OUTLINE
RECTANGULAR OUTLINE
REINVOKE SCHEDULING
RELATIONSHIP
RELATIVE POSITION
RELATIVE POSITION
RELATIVE TIMING
RELATIVE TIMING
RELATIVE TIMING CONSTRAINT
RELATIVE TIMING CONSTRAINT
RELATIVE TIMING CONSTRAINT
REPRESENTATION
REPRESENTATION
REQUIRED I/O
SCHEDULING MODE REQUIRED I/O
RESOURCE ASSIGNMENT
RESOURCE ASSIGNMENT
RESOURCE ASSIGNMENT
RESOURCE ASSIGNMENT
RESOURCE CONSTRAINT
RESOURCE CONSTRAINT
RESOURCE SHARING
RESOURCE SHARING
RESOURCE SHARING CONSTRAINT
RESOURCE SHARING CONSTRAINT
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE BLOCK
SCHEDULE DETAIL
SCHEDULE INFORMATION
SCHEDULE INFORMATION
SCHEDULE INFORMATION
SCHEDULED SIF CODE
SCHEDULED SIF CODE
SCHEDULED SIF CODE
SCHEDULED OPERATION
SCHEDULED OPERATION
SCHEDULED OPERATION
SCHEDULED OPERATION
SCHEDULED OPERATION
SCHEDULED OPERATION
SCHEDULED OPERATION
SCHEDULED OPERATION
SCHEDULED SYNTHESIS
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER
SCHEDULER DIFFERENT DEGREE
SCHEDULER NUMBER
C-STEP SCHEDULER NUMBER
SCHEDULER OUTPUT
SCHEDULED SIF CODE SCHEDULER OUTPUT
SCHEDULER WORK
SCHEDULING CONSTRAINT
SCHEDULING CONSTRAINT
SCHEDULING DELAY
SCHEDULING INFORMATION
SCHEDULING INFORMATION
SCHEDULING INFORMATION
SCHEDULING INFORMATION
SCHEDULING INFORMATION
SCHEDULING INFORMATION
SCHEDULING INFORMATION
SCHEDULING INFORMATION
SCHEDULING INFORMATION
SCHEDULING INFORMATION
SCHEDULING INFORMATION
SCHEDULING MODE
SCHEDULING MODE
SCHEDULING RESULT
SCHEDULING RESULT
SCHEDULING RULE
SEQUENTIAL STATEMENT
SHOW LOOP
SPECIAL-PURPOSE COMPUTING ENVIRONMENT
SPECIFICATION
SPECIFICATION
SPECIFICATION
SPECIFICATION
SPECIFICATION
SPECIFICATION
START OPERATION
STATE MACHINE OPTIMIZATION
STATE MACHINE
STATE MODE
STATIC SCHEDULING RESULT
STORES INSTRUCTION
STORING COMPUTER-EXECUTABLE INSTRUCTION
STORING COMPUTER-EXECUTABLE INSTRUCTION
STORING COMPUTER-EXECUTABLE INSTRUCTION
STRUCTURAL COMPONENT
STRUCTURAL COMPONENT
STRUCTURAL COMPONENT
STRUCTURAL COUNTERPART
STRUCTURAL DETAIL
SUB-BLOCK
SUB-BLOCK
SUB-BLOCK
SUB-BLOCK
SUB-BLOCK
SUB-BLOCK
SUB-BLOCK
SUB-BLOCK
SUB-BLOCK
SUB-BLOCK
SUB-BLOCK
SUB-BLOCK
SUB-BLOCK
SUB-BLOCK NESTED
SUB-BLOCK OPERATION LABEL
SUB-BLOCK SCHEDULE
SUB-BLOCK SCHEDULE
SUB-BLOCK SCHEDULE
SUB-BLOCK
SUB-BLOCK
SUB-BLOCK
SUB-BLOCK
SUB-LIST
SUB-LIST
SUB-LIST
SUB-LOOP
SUB-LOOP
SUB-SUB-BLOCK
SUB-SUB-BLOCK
SUB-SUB-BLOCK
SUBSET
SUBTRACTION
SUBTRACTION
SUPPORT LIBRARY
SYNCHRONIZATION
SYNCHRONIZATION
SYNTAX TREE
SYNTHESIS TOOL
TARGET FPGA
TARGET ARCHITECTURE
TARGET TECHNOLOGY
TEXTUAL LIST
TEXTUAL LIST
TEXTUAL SPECIFICATION
THROUGHPUT
TOOL COMPONENT
TOOL COMPONENT
TOOL COMPONENT
TOOL DISPLAY
TOOL DISPLAY
TOOL DISPLAY
SCHEDULING INFORMATION TOOL DISPLAY
TOOL FUNCTION
TOOL HIDE
TOOL INDENTS LABEL
TOOL SOFTWARE
TOOL SOFTWARE
TOOL SOFTWARE
TOP-LEVEL LIST
TOP-LEVEL LIST
TOP-LEVEL LIST
TOP-LEVEL LIST
TOP-LEVEL LIST
TOP-LEVEL LOOP
TOP-LEVEL LOOP
TOP-LEVEL SCHEDULE
TOP-LEVEL SCHEDULE
TOP-LEVEL SCHEDULE
TOP-LEVEL SCHEDULE
TOP-LEVEL SCHEDULE
TOP-LEVEL SCHEDULE
TRADEOFF
TRADEOFF
TRANSFORMATION
TRANSFORMATION
USER PRAGMA
VERIFICATION
VICE VERSA
VICE VERSA
VIRTUAL PROCESSOR
WIDTH
WIDTH
WIDTH
WIDTH
WIDTH
INDICATING DELAY WIDTH
RECTANGULAR ICON WIDTH
WRITESLICE
ZOOM
ZOOM FIT
HDL
SYNTHESIS INTERMEDIATE FORMAT
SIF
CDFG
AS SOON AS POSSIBLE
ASAP
AS LATE AS POSSIBLE
ALAP
EXPLORATION
ASSIGNMENT
ASSIGNMENT
BASIC SIF
SIF
PRESENTATION
CONSTRAINT
DESCRIPTION
CONTROL
CONTROL
FLOW
RTL CODE GENERATION
CODE GENERATION
RTL
FLOW
CHART
CHART
CHART
CHART
CHART
CHART
CHART
CHART
CHART
CHART
CHART
CHART
CODE
CODE
CODE
CODE
CODE
CODE
GANTT CHART
LIST
PRESENTATION
PRESENTATION
PRESENTATION
HIERARCHICAL PRESENTATION
OPERATION
OPERATION
LOOP28
LOOP28
LOOP33
LOOP33
OPERATION
DESCRIPTION
NUMEROUS SCHEDULING
CODE
CODE
RTL CODE GENERATION
RTL CODE
RTL CODE GENERATION
RTL CODE
RTL CODE GENERATION
RTL CODE
RTL CODE GENERATION
RTL CODE
LANGUAGE
NETLIST
NETLIST
SIMULATION
RESOURCE
ALLOCATION
CODE
REPRESENTATION
REPRESENTATION
REPRESENTATION
REPRESENTATION
REPRESENTATION
REPRESENTATION
REPRESENTATION
REPRESENTATION
REPRESENTATION
REPRESENTATION
SCHEDULE
DESCRIPTION
BEHAVIORAL SYNTHESIS
LISTING
LISTING
LISTING
LISTING
EXPLORATION
EXPLORATION
EXPLORATION
ARCHITECTURAL EXPLORATION
ARCHITECTURAL EXPLORATION
ARCHITECTURAL EXPLORATION
ARCHITECTURAL EXPLORATION
ARCHITECTURAL EXPLORATION
ARCHITECTURAL EXPLORATION
ARCHITECTURAL EXPLORATION
ARCHITECTURAL EXPLORATION
ARCHITECTURAL EXPLORATION
ARCHITECTURAL EXPLORATION
ARCHITECTURAL EXPLORATION
EXPLORATION COMPONENT OUTPUTS CODE
COMPONENT OUTPUTS CODE
IMPLEMENTATION
TRADEOFF
TRADEOFF
ASSIGNMENT
OPERATION
ASSIGNMENT
ASSIGNMENT
EXPLORATION
SYNTHESIS
BEHAVIORAL SYNTHESIS
BEHAVIORAL SYNTHESIS
BEHAVIORAL SYNTHESIS
BEHAVIORAL SYNTHESIS
BEHAVIORAL SYNTHESIS
STATEMENT
LABEL
CIRCULAR PSEUDO-OPERATION
FREQUENCY/PERIOD
PRESENTATION
PRESENTATION
PRESENTATION
PRESENTATION
PRESENTATION
PRESENTATION
ELIMINATION
COMMUNICATION
COMMUNICATION
COMMUNICATION
COMMUNICATION
COMMUNICATION
COMMUNICATION
OPERATION
COMPUTER
COMPUTER
CONNECTION
I/O
CONTROL
FLOW
CONTROL
FLOW
CONTROL FLOW
CONTROL
CONTROL FLOW
CONTROL
CONTROL FLOW
CONTROL
CONTROL FLOW
CONTROL
CONTROL
CONTROL
CONTROL
STEP
CONTROL
STEP
CONTROL STEP
CONTROL
CONTROL STEP
CONTROL
CONTROL
CONTROL
CONTROL
CONTROL
CONTROL
CONTROL
CONTROLLER
CONTROLLER
COST
CONSTRAINT
BEHAVIOR
ELIMINATION
DEPENDENCY
DESIGNER
FOCUS
DESIGNER
INPUT
CIRCUIT
CIRCUIT
CIRCUIT
CIRCUIT
CIRCUIT
CIRCUIT
CIRCUIT
CIRCUIT
CIRCUIT
CIRCUIT
CIRCUIT
PRESENTATION
END
OPERATION
END
STATEMENT
PRESENTATION
BEHAVIOR
BEHAVIOR
CYCLE-BY-CYCLE BEHAVIOR
FLOW
CHART
FLOW
LOGIC GENERATION
DESCRIPTION LANGUAGE
IMPLEMENTATION
ALGORITHM
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
GANTT CHART
LIST
LIST
LIST
LIST
LIST
LIST
LIST
LIST
LIST
LIST
LIST
LIST
LIST
LIST
LIST
LIST
HIERARCHICAL OPERATION
PRESENTATION
PRESENTATION
TEXTUAL LIST
IF/THEN
STATEMENT
IF/THEN
STATEMENT
HEURISTIC ALGORITHM
DELAY
DELAY
INFORMATION
INPUT
INPUT/OUTPUT
INPUT/OUTPUT
MEMORY ALLOCATION
INTERCONNECTION
ITERATION
LABEL
LOOP LOOP1
CONSTRAINT
CONSTRAINT
LIST
ALGORITHM
OPTIMIZATION
PIPELINING
CDFG
CDFG
LANGUAGE
SPECIFICATION
TAPE
MEMORY/REGISTER/ARRAY
MULTI-CYCLE
OPERATION
MULTI-CYCLE
OPTIMIZATION
MULTIPLICATION
OPERATION
REPRESENTATION
NUMBERS
OPERATION
OPERATION
DELAY
OPERATION
OPERATION
OPERATION
OPERATION
OPERATION
OPERATION
OPERATION
OPERATION
OPERATION
OPERATION
OPERATION
OPERATION
OPERATION
OPERATION
OPERATION
OPERATION
OPERATION
OPERATION
OPERATION
OPERATION
OPERATION
LIST
OPERATION
LIST
OPERATION
MEMORY ALLOCATION
ORIGINAL CLOCK
ORDER
OUTPUT
OUTPUT
PLURAL ALTERNATIVE
PLURAL ALTERNATIVE
PRESENTATION
INPUT
PRESENTATION
INPUT
PRESENTATION
INPUT
PRESENTATION
INPUT
PRESENTATION
INPUT
PRESENTATION
INPUT
PRESENTATION
INPUT
PRESENTATION
PRESENTATION
PRESENTATION
OPERATION
OPERATION
PROGRAMMING
PROGRAMMING
APPLICATION
SCHEDULE
RECALCULATE SCHEDULING
OUTLINE
OUTLINE
POSITION
RELATIVE TIMING
TIMING CONSTRAINT
RELATIVE TIMING
TIMING CONSTRAINT
RELATIVE TIMING
TIMING CONSTRAINT
I/O
RESOURCE
ASSIGNMENT
RESOURCE
ASSIGNMENT
RESOURCE
RESOURCE
RESOURCE
CONSTRAINT
RESOURCE
RESOURCE
RESOURCE
RESOURCE
SHARING CONSTRAINT
RESOURCE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
INFORMATION
SCHEDULE
INFORMATION
SCHEDULE
INFORMATION
SIF CODE
SIF
SIF CODE
SIF
SIF CODE
SIF
SYNTHESIS
NUMBERS
OUTPUTS
DELAY
INFORMATION
INFORMATION
INFORMATION
INFORMATION
INFORMATION
INFORMATION
INFORMATION
INFORMATION
INFORMATION
INFORMATION
INFORMATION
STATEMENT
SHOW
OPERATION
STATE MACHINE
MACHINE OPTIMIZATION
STATIC SCHEDULING
STORES
COUNTERPART
SUB-BLOCK OPERATION
SCHEDULE
SCHEDULE
SCHEDULE
SUPPORT
SYNTHESIS
TARGET
FPGA
TARGET
TARGET
LIST
LIST
LIST
LIST
LIST
LIST
LIST
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
SCHEDULE
USER
VERSA
VERSA
PROCESSOR
FIT
