

================================================================
== Vitis HLS Report for 'aes_invRound'
================================================================
* Date:           Wed Apr 17 16:02:04 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.982 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       81|      117|  0.810 us|  1.170 us|   81|  117|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_515_1  |        8|       44|    2 ~ 11|          -|          -|     4|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 7 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_loc = alloca i64 1"   --->   Operation 14 'alloca' 'tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_loc4 = alloca i64 1"   --->   Operation 15 'alloca' 'p_loc4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_loc3 = alloca i64 1"   --->   Operation 16 'alloca' 'p_loc3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 17 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln515 = store i3 0, i3 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 18 'store' 'store_ln515' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln515 = br void %for.inc.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 19 'br' 'br_ln515' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_16 = load i3 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 20 'load' 'i_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln515 = trunc i3 %i_16" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 21 'trunc' 'trunc_ln515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.13ns)   --->   "%icmp_ln515 = icmp_eq  i3 %i_16, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 22 'icmp' 'icmp_ln515' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.65ns)   --->   "%i_17 = add i3 %i_16, i3 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 24 'add' 'i_17' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln515 = br i1 %icmp_ln515, void %for.inc.i.split, void %for.inc.i5.preheader" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 25 'br' 'br_ln515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln513 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:513]   --->   Operation 26 'specloopname' 'specloopname_ln513' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln515, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 27 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln516 = zext i4 %shl_ln" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 28 'zext' 'zext_ln516' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%state_addr_12 = getelementptr i8 %state, i64 0, i64 %zext_ln516" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 29 'getelementptr' 'state_addr_12' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%add_ptr_i_sum14 = or i4 %shl_ln, i4 3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 30 'or' 'add_ptr_i_sum14' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%add_ptr_i_sum14_cast = zext i4 %add_ptr_i_sum14" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 31 'zext' 'add_ptr_i_sum14_cast' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 %add_ptr_i_sum14_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 32 'getelementptr' 'state_addr' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.95ns)   --->   "%icmp_ln525 = icmp_eq  i2 %trunc_ln515, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 33 'icmp' 'icmp_ln525' <Predicate = (!icmp_ln515)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln525 = br i1 %icmp_ln525, void %for.body.lr.ph.i.i, void %_Z11invShiftRowPhh.exit.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 34 'br' 'br_ln525' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln530 = or i4 %shl_ln, i4 2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 35 'or' 'or_ln530' <Predicate = (!icmp_ln515 & !icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln530 = zext i4 %or_ln530" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 36 'zext' 'zext_ln530' <Predicate = (!icmp_ln515 & !icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%state_addr_13 = getelementptr i8 %state, i64 0, i64 %zext_ln530" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 37 'getelementptr' 'state_addr_13' <Predicate = (!icmp_ln515 & !icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528]   --->   Operation 38 'load' 'state_load' <Predicate = (!icmp_ln515 & !icmp_ln525)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 39 [2/2] (2.32ns)   --->   "%state_load_11 = load i4 %state_addr_13" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 39 'load' 'state_load_11' <Predicate = (!icmp_ln515 & !icmp_ln525)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_invRound_Pipeline_VITIS_LOOP_507_1, i8 %state, i8 %rsbox"   --->   Operation 40 'call' 'call_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%add_ptr_i_sum2316 = or i4 %shl_ln, i4 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 41 'or' 'add_ptr_i_sum2316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%add_ptr_i_sum2316_cast = zext i4 %add_ptr_i_sum2316" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 42 'zext' 'add_ptr_i_sum2316_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%state_addr_14 = getelementptr i8 %state, i64 0, i64 %add_ptr_i_sum2316_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516]   --->   Operation 43 'getelementptr' 'state_addr_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528]   --->   Operation 44 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 45 [1/2] (2.32ns)   --->   "%state_load_11 = load i4 %state_addr_13" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 45 'load' 'state_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 46 [2/2] (2.32ns)   --->   "%state_load_12 = load i4 %state_addr_14" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 46 'load' 'state_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 47 [2/2] (2.32ns)   --->   "%state_load_13 = load i4 %state_addr_12" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 47 'load' 'state_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 3.91>
ST_4 : Operation 48 [1/2] (2.32ns)   --->   "%state_load_12 = load i4 %state_addr_14" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 48 'load' 'state_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 49 [1/2] (2.32ns)   --->   "%state_load_13 = load i4 %state_addr_12" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 49 'load' 'state_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 50 [2/2] (1.58ns)   --->   "%call_ln530 = call void @aes_invRound_Pipeline_invShiftRowLoop, i8 %state_load_13, i8 %state_load_12, i8 %state_load_11, i8 %state_load, i2 %trunc_ln515, i8 %p_loc, i8 %p_loc3, i8 %p_loc4, i8 %tmp_loc" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 50 'call' 'call_ln530' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.95>
ST_5 : Operation 51 [1/2] (0.95ns)   --->   "%call_ln530 = call void @aes_invRound_Pipeline_invShiftRowLoop, i8 %state_load_13, i8 %state_load_12, i8 %state_load_11, i8 %state_load, i2 %trunc_ln515, i8 %p_loc, i8 %p_loc3, i8 %p_loc4, i8 %tmp_loc" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 51 'call' 'call_ln530' <Predicate = true> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%p_loc4_load = load i8 %p_loc4"   --->   Operation 52 'load' 'p_loc4_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_loc_load = load i8 %tmp_loc"   --->   Operation 53 'load' 'tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln528 = store i8 %tmp_loc_load, i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528]   --->   Operation 54 'store' 'store_ln528' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln530 = store i8 %p_loc4_load, i4 %state_addr_13" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 55 'store' 'store_ln530' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%p_loc_load = load i8 %p_loc"   --->   Operation 56 'load' 'p_loc_load' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%p_loc3_load = load i8 %p_loc3"   --->   Operation 57 'load' 'p_loc3_load' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (2.32ns)   --->   "%store_ln530 = store i8 %p_loc3_load, i4 %state_addr_14" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 58 'store' 'store_ln530' <Predicate = (!icmp_ln525)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln530 = store i8 %p_loc_load, i4 %state_addr_12" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530]   --->   Operation 59 'store' 'store_ln530' <Predicate = (!icmp_ln525)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln533 = br void %_Z11invShiftRowPhh.exit.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:533]   --->   Operation 60 'br' 'br_ln533' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln515 = store i3 %i_17, i3 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 61 'store' 'store_ln515' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln515 = br void %for.inc.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515]   --->   Operation 62 'br' 'br_ln515' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_invRound_Pipeline_VITIS_LOOP_507_1, i8 %state, i8 %rsbox"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_invRound_Pipeline_VITIS_LOOP_308_1, i8 %state, i8 %roundKey"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_invRound_Pipeline_VITIS_LOOP_308_1, i8 %state, i8 %roundKey"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_invRound_Pipeline_invMixColumnsLoop, i8 %state"   --->   Operation 66 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_invRound_Pipeline_invMixColumnsLoop, i8 %state"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln594 = ret" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:594]   --->   Operation 68 'ret' 'ret_ln594' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'store' operation ('store_ln515', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515) of constant 0 on local variable 'i' [9]  (1.59 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('i', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515) on local variable 'i' [12]  (0 ns)
	'or' operation ('add_ptr_i_sum14', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516) [23]  (0 ns)
	'getelementptr' operation ('state_addr', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:516) [25]  (0 ns)
	'load' operation ('state_load', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528) on array 'state' [35]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('state_load', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528) on array 'state' [35]  (2.32 ns)

 <State 4>: 3.91ns
The critical path consists of the following:
	'load' operation ('state_load_12', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530) on array 'state' [37]  (2.32 ns)
	'call' operation ('call_ln530', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530) to 'aes_invRound_Pipeline_invShiftRowLoop' [39]  (1.59 ns)

 <State 5>: 0.959ns
The critical path consists of the following:
	'call' operation ('call_ln530', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530) to 'aes_invRound_Pipeline_invShiftRowLoop' [39]  (0.959 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'load' operation ('tmp_loc_load') on local variable 'tmp_loc' [43]  (0 ns)
	'store' operation ('store_ln528', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528) of variable 'tmp_loc_load' on array 'state' [44]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'load' operation ('p_loc3_load') on local variable 'p_loc3' [41]  (0 ns)
	'store' operation ('store_ln530', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530) of variable 'p_loc3_load' on array 'state' [46]  (2.32 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
