
*** Running vivado
    with args -log au_plus_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_plus_top_0.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_plus_top_0.tcl -notrace
Command: synth_design -top au_plus_top_0 -part xc7a100tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20312
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2495.020 ; gain = 0.000 ; free physical = 2641 ; free virtual = 11287
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_plus_top_0' [/home/spencer/processor-design/Spencer/W2C1HW/work/vivado/W2C1HW/W2C1HW.srcs/sources_1/imports/verilog/au_plus_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [/home/spencer/processor-design/Spencer/W2C1HW/work/vivado/W2C1HW/W2C1HW.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [/home/spencer/processor-design/Spencer/W2C1HW/work/vivado/W2C1HW/W2C1HW.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [/home/spencer/processor-design/Spencer/W2C1HW/work/vivado/W2C1HW/W2C1HW.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_5' [/home/spencer/processor-design/Spencer/W2C1HW/work/vivado/W2C1HW/W2C1HW.srcs/sources_1/imports/verilog/pipeline_5.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_5' (2#1) [/home/spencer/processor-design/Spencer/W2C1HW/work/vivado/W2C1HW/W2C1HW.srcs/sources_1/imports/verilog/pipeline_5.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (3#1) [/home/spencer/processor-design/Spencer/W2C1HW/work/vivado/W2C1HW/W2C1HW.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [/home/spencer/processor-design/Spencer/W2C1HW/work/vivado/W2C1HW/W2C1HW.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (4#1) [/home/spencer/processor-design/Spencer/W2C1HW/work/vivado/W2C1HW/W2C1HW.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_4' [/home/spencer/processor-design/Spencer/W2C1HW/work/vivado/W2C1HW/W2C1HW.srcs/sources_1/imports/verilog/multi_seven_seg_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_6' [/home/spencer/processor-design/Spencer/W2C1HW/work/vivado/W2C1HW/W2C1HW.srcs/sources_1/imports/verilog/counter_6.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_6' (5#1) [/home/spencer/processor-design/Spencer/W2C1HW/work/vivado/W2C1HW/W2C1HW.srcs/sources_1/imports/verilog/counter_6.v:14]
INFO: [Synth 8-6157] synthesizing module 'hex_digit_lut_7' [/home/spencer/processor-design/Spencer/W2C1HW/work/vivado/W2C1HW/W2C1HW.srcs/sources_1/imports/verilog/hex_digit_lut_7.v:7]
INFO: [Synth 8-226] default block is never used [/home/spencer/processor-design/Spencer/W2C1HW/work/vivado/W2C1HW/W2C1HW.srcs/sources_1/imports/verilog/hex_digit_lut_7.v:16]
INFO: [Synth 8-6155] done synthesizing module 'hex_digit_lut_7' (6#1) [/home/spencer/processor-design/Spencer/W2C1HW/work/vivado/W2C1HW/W2C1HW.srcs/sources_1/imports/verilog/hex_digit_lut_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_8' [/home/spencer/processor-design/Spencer/W2C1HW/work/vivado/W2C1HW/W2C1HW.srcs/sources_1/imports/verilog/decoder_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'decoder_8' (7#1) [/home/spencer/processor-design/Spencer/W2C1HW/work/vivado/W2C1HW/W2C1HW.srcs/sources_1/imports/verilog/decoder_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_4' (8#1) [/home/spencer/processor-design/Spencer/W2C1HW/work/vivado/W2C1HW/W2C1HW.srcs/sources_1/imports/verilog/multi_seven_seg_4.v:12]
INFO: [Synth 8-6155] done synthesizing module 'au_plus_top_0' (9#1) [/home/spencer/processor-design/Spencer/W2C1HW/work/vivado/W2C1HW/W2C1HW.srcs/sources_1/imports/verilog/au_plus_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2495.020 ; gain = 0.000 ; free physical = 2119 ; free virtual = 10772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2495.020 ; gain = 0.000 ; free physical = 2113 ; free virtual = 10767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2495.020 ; gain = 0.000 ; free physical = 2113 ; free virtual = 10767
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.020 ; gain = 0.000 ; free physical = 2106 ; free virtual = 10759
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/spencer/processor-design/Spencer/W2C1HW/work/constraint/alchitry.xdc]
Finished Parsing XDC File [/home/spencer/processor-design/Spencer/W2C1HW/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/spencer/processor-design/Spencer/W2C1HW/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_plus_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_plus_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/spencer/processor-design/Spencer/W2C1HW/work/constraint/io.xdc]
Finished Parsing XDC File [/home/spencer/processor-design/Spencer/W2C1HW/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/spencer/processor-design/Spencer/W2C1HW/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_plus_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_plus_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/spencer/Downloads/alchitry-labs-1.2.5/library/components/au.xdc]
Finished Parsing XDC File [/home/spencer/Downloads/alchitry-labs-1.2.5/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.906 ; gain = 0.000 ; free physical = 2824 ; free virtual = 11491
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.906 ; gain = 0.000 ; free physical = 2824 ; free virtual = 11491
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2558.906 ; gain = 63.887 ; free physical = 2893 ; free virtual = 11561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2558.906 ; gain = 63.887 ; free physical = 2893 ; free virtual = 11561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2558.906 ; gain = 63.887 ; free physical = 2893 ; free virtual = 11561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2558.906 ; gain = 63.887 ; free physical = 2882 ; free virtual = 11553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP M_tally_d0, operation Mode is: A2*B.
DSP Report: register M_tally_q_reg is absorbed into DSP M_tally_d0.
DSP Report: operator M_tally_d0 is absorbed into DSP M_tally_d0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2558.906 ; gain = 63.887 ; free physical = 2863 ; free virtual = 11541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|au_plus_top_0 | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2558.906 ; gain = 63.887 ; free physical = 2720 ; free virtual = 11405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2558.906 ; gain = 63.887 ; free physical = 2715 ; free virtual = 11401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2558.906 ; gain = 63.887 ; free physical = 2714 ; free virtual = 11400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2558.906 ; gain = 63.887 ; free physical = 2714 ; free virtual = 11399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2558.906 ; gain = 63.887 ; free physical = 2714 ; free virtual = 11399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2558.906 ; gain = 63.887 ; free physical = 2714 ; free virtual = 11399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2558.906 ; gain = 63.887 ; free physical = 2714 ; free virtual = 11399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2558.906 ; gain = 63.887 ; free physical = 2714 ; free virtual = 11399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2558.906 ; gain = 63.887 ; free physical = 2714 ; free virtual = 11399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    32|
|3     |DSP48E1 |     1|
|4     |LUT1    |     8|
|5     |LUT2    |    35|
|6     |LUT4    |    25|
|7     |LUT5    |    25|
|8     |LUT6    |    38|
|9     |FDRE    |   103|
|10    |FDSE    |     4|
|11    |IBUF    |    22|
|12    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2558.906 ; gain = 63.887 ; free physical = 2714 ; free virtual = 11399
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2558.906 ; gain = 0.000 ; free physical = 2786 ; free virtual = 11472
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2558.906 ; gain = 63.887 ; free physical = 2786 ; free virtual = 11472
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2558.906 ; gain = 0.000 ; free physical = 2780 ; free virtual = 11466
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.906 ; gain = 0.000 ; free physical = 2809 ; free virtual = 11495
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1a998916
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2558.906 ; gain = 64.031 ; free physical = 2961 ; free virtual = 11647
INFO: [Common 17-1381] The checkpoint '/home/spencer/processor-design/Spencer/W2C1HW/work/vivado/W2C1HW/W2C1HW.runs/synth_1/au_plus_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_plus_top_0_utilization_synth.rpt -pb au_plus_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 27 21:58:08 2021...
