Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Dec 13 15:09:02 2019
| Host         : LAPTOP-T0EITVUA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file showCPU_control_sets_placed.rpt
| Design       : showCPU
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    38 |
| Minimum Number of register sites lost to control set restrictions |     7 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              67 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             256 |          188 |
| Yes          | No                    | Yes                    |              14 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+------------------------------------------------+---------------------------------------+------------------+----------------+
|                 Clock Signal                |                  Enable Signal                 |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+---------------------------------------------+------------------------------------------------+---------------------------------------+------------------+----------------+
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/ControlUnit/E[0]           | SingleCycleCPUBasys/pc/curPC_reg[1]_0 |                3 |              7 |
|  CpuCLK_BUFG                                | InsMemRW                                       | SingleCycleCPUBasys/pc/curPC_reg[1]_0 |                7 |              7 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[9][7]_0[0]  |                                       |                8 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[8][7][0]    |                                       |                8 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[7][7][0]    |                                       |                4 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[6][7][0]    |                                       |                8 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[5][7][0]    |                                       |                8 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[4][7][0]    |                                       |                6 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[3][7][0]    |                                       |                5 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[30][7]_9[0] |                                       |                7 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[2][7][0]    |                                       |                6 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[29][7][0]   |                                       |                5 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[28][7]_1[0] |                                       |                6 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[27][7][0]   |                                       |                4 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[26][7][0]   |                                       |                6 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[25][7]_0[0] |                                       |                5 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[24][7][0]   |                                       |                5 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[21][7][0]   |                                       |                5 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[22][7][0]   |                                       |                8 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[20][7][0]   |                                       |                6 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[1][7][0]    |                                       |                7 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[19][7]_1[0] |                                       |                7 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[18][7][0]   |                                       |                6 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[17][7][0]   |                                       |                4 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[16][7][0]   |                                       |                3 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[15][7][0]   |                                       |                2 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[14][7][0]   |                                       |                8 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[13][7][0]   |                                       |                7 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[12][7][0]   |                                       |                6 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[11][7][0]   |                                       |                5 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[10][7][0]   |                                       |                7 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[0][7][0]    |                                       |                7 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/E[0]                |                                       |                4 |              8 |
| ~CpuCLK_BUFG                                | SingleCycleCPUBasys/InsMEM/ram_reg[23][7][0]   |                                       |                5 |              8 |
|  SingleCycleCPUBasys/InsMEM/nextPC_reg[7]_0 |                                                |                                       |                5 |             11 |
|  clock_100Mhz_IBUF_BUFG                     |                                                |                                       |                8 |             24 |
|  InsMemRW                                   |                                                |                                       |               14 |             32 |
|  Debounce_n_1_BUFG                          | SingleCycleCPUBasys/InsMEM/p_0_in              |                                       |               12 |             96 |
+---------------------------------------------+------------------------------------------------+---------------------------------------+------------------+----------------+


