Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue May 23 00:29:43 2023
| Host         : CSE-P07-2165-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Scanner_timing_summary_routed.rpt -pb Scanner_timing_summary_routed.pb -rpx Scanner_timing_summary_routed.rpx -warn_on_violation
| Design       : Scanner
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  260         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (260)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (469)
5. checking no_input_delay (20)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (260)
--------------------------
 There are 238 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: btn1/c/clk_out_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: btn2/c/clk_out_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: btn3/c/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider_200Hz/clk_out_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mlp/btn/c/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (469)
--------------------------------------------------
 There are 469 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  496          inf        0.000                      0                  496           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           496 Endpoints
Min Delay           496 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mr[7]
                            (input port)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.566ns  (logic 5.437ns (47.013%)  route 6.128ns (52.987%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  mr[7] (IN)
                         net (fo=0)                   0.000     0.000    mr[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  mr_IBUF[7]_inst/O
                         net (fo=8, routed)           3.627     5.086    m4/mr_IBUF[0]
    SLICE_X64Y21         LUT5 (Prop_lut5_I1_O)        0.124     5.210 f  m4/segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.436     5.646    nolabel_line99/segments[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.120     5.766 r  nolabel_line99/segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.065     7.831    segments_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    11.566 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.566    segments[6]
    U7                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mr[7]
                            (input port)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.458ns  (logic 5.455ns (47.607%)  route 6.003ns (52.393%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  mr[7] (IN)
                         net (fo=0)                   0.000     0.000    mr[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  mr_IBUF[7]_inst/O
                         net (fo=8, routed)           3.627     5.086    m4/mr_IBUF[0]
    SLICE_X64Y21         LUT5 (Prop_lut5_I1_O)        0.124     5.210 f  m4/segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.517     5.727    nolabel_line99/segments[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.150     5.877 r  nolabel_line99/segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.859     7.736    segments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722    11.458 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.458    segments[4]
    U5                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mr[7]
                            (input port)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.457ns  (logic 5.447ns (47.547%)  route 6.009ns (52.453%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  mr[7] (IN)
                         net (fo=0)                   0.000     0.000    mr[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  mr_IBUF[7]_inst/O
                         net (fo=8, routed)           3.627     5.086    m4/mr_IBUF[0]
    SLICE_X64Y21         LUT5 (Prop_lut5_I1_O)        0.124     5.210 f  m4/segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.522     5.732    nolabel_line99/segments[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.152     5.884 r  nolabel_line99/segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.861     7.744    segments_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    11.457 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.457    segments[5]
    V5                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mr[7]
                            (input port)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.277ns  (logic 5.218ns (46.269%)  route 6.059ns (53.731%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  mr[7] (IN)
                         net (fo=0)                   0.000     0.000    mr[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  mr_IBUF[7]_inst/O
                         net (fo=8, routed)           3.627     5.086    m4/mr_IBUF[0]
    SLICE_X64Y21         LUT5 (Prop_lut5_I1_O)        0.124     5.210 r  m4/segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.517     5.727    nolabel_line99/segments[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     5.851 r  nolabel_line99/segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.915     7.766    segments_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.277 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.277    segments[0]
    W7                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mr[7]
                            (input port)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.138ns  (logic 5.242ns (47.066%)  route 5.896ns (52.934%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  mr[7] (IN)
                         net (fo=0)                   0.000     0.000    mr[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  mr_IBUF[7]_inst/O
                         net (fo=8, routed)           3.627     5.086    m4/mr_IBUF[0]
    SLICE_X64Y21         LUT5 (Prop_lut5_I1_O)        0.124     5.210 r  m4/segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.606     5.816    nolabel_line99/segments[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     5.940 r  nolabel_line99/segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.663     7.602    segments_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.138 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.138    segments[2]
    U8                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mr[7]
                            (input port)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.053ns  (logic 5.236ns (47.373%)  route 5.817ns (52.627%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  mr[7] (IN)
                         net (fo=0)                   0.000     0.000    mr[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  mr_IBUF[7]_inst/O
                         net (fo=8, routed)           3.627     5.086    m4/mr_IBUF[0]
    SLICE_X64Y21         LUT5 (Prop_lut5_I1_O)        0.124     5.210 r  m4/segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.522     5.732    nolabel_line99/segments[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124     5.856 r  nolabel_line99/segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     7.524    segments_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.053 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.053    segments[1]
    W6                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mr[7]
                            (input port)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.966ns  (logic 5.242ns (47.807%)  route 5.723ns (52.193%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  mr[7] (IN)
                         net (fo=0)                   0.000     0.000    mr[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  mr_IBUF[7]_inst/O
                         net (fo=8, routed)           3.627     5.086    m4/mr_IBUF[0]
    SLICE_X64Y21         LUT5 (Prop_lut5_I1_O)        0.124     5.210 r  m4/segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.436     5.646    nolabel_line99/segments[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     5.770 r  nolabel_line99/segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.661     7.430    segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.966 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.966    segments[3]
    V8                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/product_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line99/allout_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.291ns  (logic 1.324ns (14.251%)  route 7.967ns (85.749%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE                         0.000     0.000 r  mlp/product_reg[13]/C
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mlp/product_reg[13]/Q
                         net (fo=15, routed)          1.100     1.556    mlp/product_OBUF[13]
    SLICE_X64Y28         LUT5 (Prop_lut5_I1_O)        0.124     1.680 r  mlp/allout[18]_i_23/O
                         net (fo=2, routed)           1.149     2.829    mlp/allout[18]_i_23_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.124     2.953 r  mlp/allout[18]_i_14/O
                         net (fo=11, routed)          1.465     4.418    mlp/allout[18]_i_14_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.542 r  mlp/allout[18]_i_15/O
                         net (fo=8, routed)           1.015     5.557    mlp/allout[18]_i_15_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     5.681 r  mlp/allout[14]_i_9/O
                         net (fo=6, routed)           1.133     6.814    mlp/allout[14]_i_9_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.938 r  mlp/allout[14]_i_2/O
                         net (fo=6, routed)           1.089     8.027    mlp/allout[14]_i_2_n_0
    SLICE_X64Y25         LUT3 (Prop_lut3_I2_O)        0.124     8.151 r  mlp/allout[12]_i_6/O
                         net (fo=4, routed)           1.016     9.167    mlp/allout[12]_i_6_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  mlp/allout[12]_i_1/O
                         net (fo=1, routed)           0.000     9.291    nolabel_line99/D[8]
    SLICE_X62Y22         FDRE                                         r  nolabel_line99/allout_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/product_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line99/allout_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.276ns  (logic 1.324ns (14.274%)  route 7.952ns (85.726%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE                         0.000     0.000 r  mlp/product_reg[13]/C
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mlp/product_reg[13]/Q
                         net (fo=15, routed)          1.100     1.556    mlp/product_OBUF[13]
    SLICE_X64Y28         LUT5 (Prop_lut5_I1_O)        0.124     1.680 r  mlp/allout[18]_i_23/O
                         net (fo=2, routed)           1.149     2.829    mlp/allout[18]_i_23_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.124     2.953 r  mlp/allout[18]_i_14/O
                         net (fo=11, routed)          1.465     4.418    mlp/allout[18]_i_14_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.542 r  mlp/allout[18]_i_15/O
                         net (fo=8, routed)           1.015     5.557    mlp/allout[18]_i_15_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     5.681 r  mlp/allout[14]_i_9/O
                         net (fo=6, routed)           1.133     6.814    mlp/allout[14]_i_9_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.938 r  mlp/allout[14]_i_2/O
                         net (fo=6, routed)           1.089     8.027    mlp/allout[14]_i_2_n_0
    SLICE_X64Y25         LUT3 (Prop_lut3_I2_O)        0.124     8.151 r  mlp/allout[12]_i_6/O
                         net (fo=4, routed)           1.001     9.152    mlp/allout[12]_i_6_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.276 r  mlp/allout[9]_i_1/O
                         net (fo=1, routed)           0.000     9.276    nolabel_line99/D[5]
    SLICE_X62Y23         FDRE                                         r  nolabel_line99/allout_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/product_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line99/allout_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.168ns  (logic 1.324ns (14.441%)  route 7.844ns (85.559%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE                         0.000     0.000 r  mlp/product_reg[13]/C
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mlp/product_reg[13]/Q
                         net (fo=15, routed)          1.100     1.556    mlp/product_OBUF[13]
    SLICE_X64Y28         LUT5 (Prop_lut5_I1_O)        0.124     1.680 r  mlp/allout[18]_i_23/O
                         net (fo=2, routed)           1.149     2.829    mlp/allout[18]_i_23_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.124     2.953 r  mlp/allout[18]_i_14/O
                         net (fo=11, routed)          1.465     4.418    mlp/allout[18]_i_14_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.124     4.542 r  mlp/allout[18]_i_15/O
                         net (fo=8, routed)           1.015     5.557    mlp/allout[18]_i_15_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     5.681 r  mlp/allout[14]_i_9/O
                         net (fo=6, routed)           1.133     6.814    mlp/allout[14]_i_9_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.938 r  mlp/allout[14]_i_2/O
                         net (fo=6, routed)           1.089     8.027    mlp/allout[14]_i_2_n_0
    SLICE_X64Y25         LUT3 (Prop_lut3_I2_O)        0.124     8.151 r  mlp/allout[12]_i_6/O
                         net (fo=4, routed)           0.893     9.044    mlp/allout[12]_i_6_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.168 r  mlp/allout[11]_i_1/O
                         net (fo=1, routed)           0.000     9.168    nolabel_line99/D[7]
    SLICE_X62Y24         FDRE                                         r  nolabel_line99/allout_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn1/a/m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn1/a/sigi_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE                         0.000     0.000 r  btn1/a/m_reg/C
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  btn1/a/m_reg/Q
                         net (fo=1, routed)           0.056     0.197    btn1/a/m
    SLICE_X11Y18         FDRE                                         r  btn1/a/sigi_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn3/a/m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn3/a/sigi_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE                         0.000     0.000 r  btn3/a/m_reg/C
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  btn3/a/m_reg/Q
                         net (fo=1, routed)           0.056     0.197    btn3/a/m
    SLICE_X11Y17         FDRE                                         r  btn3/a/sigi_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/btn/d/q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mlp/btn/d/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE                         0.000     0.000 r  mlp/btn/d/q1_reg/C
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  mlp/btn/d/q1_reg/Q
                         net (fo=2, routed)           0.134     0.282    mlp/btn/d/q1
    SLICE_X2Y13          FDRE                                         r  mlp/btn/d/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/shifted_mr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mlp/shifted_mr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  mlp/shifted_mr_reg[1]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mlp/shifted_mr_reg[1]/Q
                         net (fo=1, routed)           0.082     0.246    mlp/btn/r/Q[0]
    SLICE_X3Y12          LUT3 (Prop_lut3_I2_O)        0.045     0.291 r  mlp/btn/r/shifted_mr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.291    mlp/p_1_in[0]
    SLICE_X3Y12          FDRE                                         r  mlp/shifted_mr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn2/d/q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn2/a/m_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE                         0.000     0.000 r  btn2/d/q1_reg/C
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  btn2/d/q1_reg/Q
                         net (fo=2, routed)           0.069     0.197    btn2/d/q1
    SLICE_X13Y18         LUT3 (Prop_lut3_I0_O)        0.099     0.296 r  btn2/d/m_i_1__1/O
                         net (fo=1, routed)           0.000     0.296    btn2/a/seg
    SLICE_X13Y18         FDRE                                         r  btn2/a/m_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/shifted_mr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mlp/shifted_mr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.922%)  route 0.114ns (38.078%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE                         0.000     0.000 r  mlp/shifted_mr_reg[6]/C
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mlp/shifted_mr_reg[6]/Q
                         net (fo=1, routed)           0.114     0.255    mlp/btn/r/Q[5]
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.045     0.300 r  mlp/btn/r/shifted_mr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.300    mlp/p_1_in[5]
    SLICE_X2Y11          FDRE                                         r  mlp/shifted_mr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/btn/d/q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mlp/btn/a/m_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE                         0.000     0.000 r  mlp/btn/d/q1_reg/C
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  mlp/btn/d/q1_reg/Q
                         net (fo=2, routed)           0.073     0.221    mlp/btn/d/q1
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.098     0.319 r  mlp/btn/d/m_i_1/O
                         net (fo=1, routed)           0.000     0.319    mlp/btn/a/m_reg_0
    SLICE_X2Y13          FDRE                                         r  mlp/btn/a/m_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn2/d/q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn2/d/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.128ns (39.741%)  route 0.194ns (60.259%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE                         0.000     0.000 r  btn2/d/q1_reg/C
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  btn2/d/q1_reg/Q
                         net (fo=2, routed)           0.194     0.322    btn2/d/q1
    SLICE_X13Y18         FDRE                                         r  btn2/d/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/tff1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mlp/shifted_md_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.128ns (39.638%)  route 0.195ns (60.362%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE                         0.000     0.000 r  mlp/tff1/Q_reg/C
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  mlp/tff1/Q_reg/Q
                         net (fo=12, routed)          0.195     0.323    mlp/iterator
    SLICE_X61Y29         FDRE                                         r  mlp/shifted_md_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/shifted_md_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mlp/shifted_md_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE                         0.000     0.000 r  mlp/shifted_md_reg[8]/C
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mlp/shifted_md_reg[8]/Q
                         net (fo=3, routed)           0.182     0.323    mlp/shifted_md[8]
    SLICE_X63Y28         FDRE                                         r  mlp/shifted_md_reg[9]/D
  -------------------------------------------------------------------    -------------------





