 
****************************************
Report : clock timing
        -type summary
Design : input_reorder
Version: T-2022.03-SP3
Date   : Mon Nov 18 21:12:36 2024
****************************************

  Clock: core_clk
----------------------------------------------------------------------------
  Maximum setup launch latency:
      output_array_reg_3__r__31_/CLK                         0.10      wr-+

  Minimum setup capture latency:
      output_array_reg_3__r__31_/CLK                         0.10      wr-+

  Minimum hold launch latency:
      output_array_reg_3__r__31_/CLK                         0.10      br-+

  Maximum hold capture latency:
      output_array_reg_3__r__31_/CLK                         0.10      br-+

  Maximum active transition:
      output_array_reg_3__r__31_/CLK                         0.08      wr-+

  Minimum active transition:
      output_array_reg_3__r__31_/CLK                         0.08      wr-+

  No local skews.
----------------------------------------------------------------------------

1
