Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Reading design: Reloj24Completo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Reloj24Completo.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Reloj24Completo"
Output Format                      : NGC
Target Device                      : xc3s250e-5-cp132

---- Source Options
Top Module Name                    : Reloj24Completo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/Reloj24Hrs-20250304T131011Z-00111/Reloj24HrsEvaluacion/funPackage.vhd" in Library work.
Architecture funpackage of Entity funpackage is up to date.
Compiling vhdl file "/home/ise/Reloj24Hrs-20250304T131011Z-00111/Reloj24HrsEvaluacion/compPackage.vhd" in Library work.
Architecture comppackage of Entity comppackage is up to date.
Compiling vhdl file "/home/ise/Reloj24Hrs-20250304T131011Z-00111/Reloj24HrsEvaluacion/contGen.vhd" in Library work.
Architecture behavioral of Entity contgen is up to date.
Compiling vhdl file "/home/ise/Reloj24Hrs-20250304T131011Z-00111/Reloj24HrsEvaluacion/dec7seg.vhd" in Library work.
Architecture behavioral of Entity dec7seg is up to date.
Compiling vhdl file "/home/ise/Reloj24Hrs-20250304T131011Z-00111/Reloj24HrsEvaluacion/Prescaler.vhd" in Library work.
Architecture behavioral of Entity prescaler is up to date.
Compiling vhdl file "/home/ise/Reloj24Hrs-20250304T131011Z-00111/Reloj24HrsEvaluacion/Reloj24.vhd" in Library work.
Architecture behavioral of Entity reloj24 is up to date.
Compiling vhdl file "/home/ise/Reloj24Hrs-20250304T131011Z-00111/Reloj24HrsEvaluacion/display4dig.vhd" in Library work.
Architecture behavioral of Entity display4dig is up to date.
Compiling vhdl file "/home/ise/Reloj24Hrs-20250304T131011Z-00111/Reloj24HrsEvaluacion/Reloj24Completo.vhd" in Library work.
Architecture behavioral of Entity reloj24completo is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Reloj24Completo> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Prescaler> in library <work> (architecture <Behavioral>) with generics.
	DIVISOR = 25000000

Analyzing hierarchy for entity <Prescaler> in library <work> (architecture <Behavioral>) with generics.
	DIVISOR = 50000

Analyzing hierarchy for entity <Reloj24> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <display4dig> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ContGen> in library <work> (architecture <behavioral>) with generics.
	cuentaFinal = 9

Analyzing hierarchy for entity <ContGen> in library <work> (architecture <behavioral>) with generics.
	cuentaFinal = 5

Analyzing hierarchy for entity <ContGen> in library <work> (architecture <behavioral>) with generics.
	cuentaFinal = 2

Analyzing hierarchy for entity <ContGen> in library <work> (architecture <behavioral>) with generics.
	cuentaFinal = 3

Analyzing hierarchy for entity <dec7seg> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Reloj24Completo> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/ise/Reloj24Hrs-20250304T131011Z-00111/Reloj24HrsEvaluacion/Reloj24Completo.vhd" line 51: Unconnected output port 'CEO' of component 'Reloj24'.
Entity <Reloj24Completo> analyzed. Unit <Reloj24Completo> generated.

Analyzing generic Entity <Prescaler.1> in library <work> (Architecture <Behavioral>).
	DIVISOR = 25000000
Entity <Prescaler.1> analyzed. Unit <Prescaler.1> generated.

Analyzing generic Entity <Prescaler.2> in library <work> (Architecture <Behavioral>).
	DIVISOR = 50000
Entity <Prescaler.2> analyzed. Unit <Prescaler.2> generated.

Analyzing Entity <Reloj24> in library <work> (Architecture <Behavioral>).
Entity <Reloj24> analyzed. Unit <Reloj24> generated.

Analyzing generic Entity <ContGen.1> in library <work> (Architecture <behavioral>).
	cuentaFinal = 9
Entity <ContGen.1> analyzed. Unit <ContGen.1> generated.

Analyzing generic Entity <ContGen.2> in library <work> (Architecture <behavioral>).
	cuentaFinal = 5
Entity <ContGen.2> analyzed. Unit <ContGen.2> generated.

Analyzing generic Entity <ContGen.3> in library <work> (Architecture <behavioral>).
	cuentaFinal = 2
Entity <ContGen.3> analyzed. Unit <ContGen.3> generated.

Analyzing Entity <display4dig> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "/home/ise/Reloj24Hrs-20250304T131011Z-00111/Reloj24HrsEvaluacion/display4dig.vhd" line 31: Unconnected output port 'CEO' of component 'ContGen'.
Entity <display4dig> analyzed. Unit <display4dig> generated.

Analyzing generic Entity <ContGen.4> in library <work> (Architecture <behavioral>).
	cuentaFinal = 3
Entity <ContGen.4> analyzed. Unit <ContGen.4> generated.

Analyzing Entity <dec7seg> in library <work> (Architecture <behavioral>).
Entity <dec7seg> analyzed. Unit <dec7seg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Prescaler_1>.
    Related source file is "/home/ise/Reloj24Hrs-20250304T131011Z-00111/Reloj24HrsEvaluacion/Prescaler.vhd".
    Found 1-bit register for signal <CE_out>.
    Found 25-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Prescaler_1> synthesized.


Synthesizing Unit <Prescaler_2>.
    Related source file is "/home/ise/Reloj24Hrs-20250304T131011Z-00111/Reloj24HrsEvaluacion/Prescaler.vhd".
    Found 1-bit register for signal <CE_out>.
    Found 16-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Prescaler_2> synthesized.


Synthesizing Unit <ContGen_1>.
    Related source file is "/home/ise/Reloj24Hrs-20250304T131011Z-00111/Reloj24HrsEvaluacion/contGen.vhd".
    Found 4-bit up counter for signal <countaux>.
    Summary:
	inferred   1 Counter(s).
Unit <ContGen_1> synthesized.


Synthesizing Unit <ContGen_2>.
    Related source file is "/home/ise/Reloj24Hrs-20250304T131011Z-00111/Reloj24HrsEvaluacion/contGen.vhd".
    Found 3-bit up counter for signal <countaux>.
    Summary:
	inferred   1 Counter(s).
Unit <ContGen_2> synthesized.


Synthesizing Unit <ContGen_3>.
    Related source file is "/home/ise/Reloj24Hrs-20250304T131011Z-00111/Reloj24HrsEvaluacion/contGen.vhd".
    Found 2-bit up counter for signal <countaux>.
    Summary:
	inferred   1 Counter(s).
Unit <ContGen_3> synthesized.


Synthesizing Unit <ContGen_4>.
    Related source file is "/home/ise/Reloj24Hrs-20250304T131011Z-00111/Reloj24HrsEvaluacion/contGen.vhd".
    Found 2-bit up counter for signal <countaux>.
    Summary:
	inferred   1 Counter(s).
Unit <ContGen_4> synthesized.


Synthesizing Unit <dec7seg>.
    Related source file is "/home/ise/Reloj24Hrs-20250304T131011Z-00111/Reloj24HrsEvaluacion/dec7seg.vhd".
    Found 16x7-bit ROM for signal <seg>.
    Found 1-of-4 decoder for signal <an>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Decoder(s).
Unit <dec7seg> synthesized.


Synthesizing Unit <Reloj24>.
    Related source file is "/home/ise/Reloj24Hrs-20250304T131011Z-00111/Reloj24HrsEvaluacion/Reloj24.vhd".
Unit <Reloj24> synthesized.


Synthesizing Unit <display4dig>.
    Related source file is "/home/ise/Reloj24Hrs-20250304T131011Z-00111/Reloj24HrsEvaluacion/display4dig.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <digito>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <display4dig> synthesized.


Synthesizing Unit <Reloj24Completo>.
    Related source file is "/home/ise/Reloj24Hrs-20250304T131011Z-00111/Reloj24HrsEvaluacion/Reloj24Completo.vhd".
WARNING:Xst:1306 - Output <UnidadesHr> is never assigned.
WARNING:Xst:1306 - Output <DecenasHr> is never assigned.
WARNING:Xst:1306 - Output <UnidadesMin> is never assigned.
WARNING:Xst:1306 - Output <DecenasMin> is never assigned.
Unit <Reloj24Completo> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 7
 16-bit up counter                                     : 1
 2-bit up counter                                      : 2
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 2
# Registers                                            : 2
 1-bit register                                        : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 7
 16-bit up counter                                     : 1
 2-bit up counter                                      : 2
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 2
# Registers                                            : 2
 Flip-Flops                                            : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Reloj24Completo> ...

Optimizing unit <Reloj24> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Reloj24Completo, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 58
 Flip-Flops                                            : 58

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Reloj24Completo.ngr
Top Level Output File Name         : Reloj24Completo
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 234
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 40
#      LUT2                        : 54
#      LUT2_D                      : 1
#      LUT3                        : 7
#      LUT3_L                      : 1
#      LUT4                        : 31
#      LUT4_D                      : 1
#      MUXCY                       : 46
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 41
# FlipFlops/Latches                : 58
#      FDC                         : 43
#      FDRE                        : 15
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-5 

 Number of Slices:                       76  out of   2448     3%  
 Number of Slice Flip Flops:             58  out of   4896     1%  
 Number of 4 input LUTs:                142  out of   4896     2%  
 Number of IOs:                          27
 Number of bonded IOBs:                  14  out of     92    15%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | BUFGP                  | 58    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 43    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.520ns (Maximum Frequency: 153.365MHz)
   Minimum input arrival time before clock: 5.121ns
   Maximum output required time after clock: 7.298ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 6.520ns (frequency: 153.365MHz)
  Total number of paths / destination ports: 1758 / 88
-------------------------------------------------------------------------
Delay:               6.520ns (Levels of Logic = 4)
  Source:            U_prescaler_2Hz/CE_out (FF)
  Destination:       U_reloj24/cont_uni_hr/countaux_3 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: U_prescaler_2Hz/CE_out to U_reloj24/cont_uni_hr/countaux_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.514   0.690  U_prescaler_2Hz/CE_out (U_prescaler_2Hz/CE_out)
     LUT2_D:I0->O          1   0.612   0.360  U_reloj24/cont_uni_min/CEO_and0000_SW0 (N4)
     LUT4:I3->O            8   0.612   0.646  U_reloj24/cont_dec_min/CEO_and00001 (U_reloj24/CEO_dec_min)
     LUT4:I3->O            4   0.612   0.568  U_reloj24/cont_uni_hr/CEO_and0000 (U_reloj24/CEO_uni_hr)
     LUT2:I1->O            4   0.612   0.499  U_reloj24/cont_uni_hr/countaux_or00001 (U_reloj24/cont_uni_hr/countaux_or0000)
     FDRE:R                    0.795          U_reloj24/cont_uni_hr/countaux_0
    ----------------------------------------
    Total                      6.520ns (3.757ns logic, 2.763ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              5.121ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       U_reloj24/cont_dec_hr/countaux_1 (FF)
  Destination Clock: clk_in rising

  Data Path: rst to U_reloj24/cont_dec_hr/countaux_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            47   1.106   1.229  rst_IBUF (rst_IBUF)
     LUT4_D:I0->O          1   0.612   0.387  U_reloj24/reset_all34 (U_reloj24/reset_all)
     LUT4:I2->O            2   0.612   0.380  U_reloj24/cont_dec_hr/countaux_or00001 (U_reloj24/cont_dec_hr/countaux_or0000)
     FDRE:R                    0.795          U_reloj24/cont_dec_hr/countaux_0
    ----------------------------------------
    Total                      5.121ns (3.125ns logic, 1.996ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 197 / 11
-------------------------------------------------------------------------
Offset:              7.298ns (Levels of Logic = 4)
  Source:            U_display/cont_mod4/countaux_0 (FF)
  Destination:       seg<1> (PAD)
  Source Clock:      clk_in rising

  Data Path: U_display/cont_mod4/countaux_0 to seg<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            14   0.514   1.002  U_display/cont_mod4/countaux_0 (U_display/cont_mod4/countaux_0)
     LUT3:I0->O            1   0.612   0.000  U_display/Mmux_digito_31 (U_display/Mmux_digito_31)
     MUXF5:I1->O           7   0.278   0.754  U_display/Mmux_digito_2_f5_0 (U_display/digito<1>)
     LUT4:I0->O            1   0.612   0.357  U_display/dec7segm/Mrom_seg41 (seg_3_OBUF)
     OBUF:I->O                 3.169          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      7.298ns (5.185ns logic, 2.113ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 1.11 secs
 
--> 


Total memory usage is 612904 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

