<stg><name>pull_tensor1d</name>


<trans_list>

<trans id="146" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_35, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_36, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_37, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_38, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_39, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_40, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_41, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_42, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_43, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_35, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_36, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_37, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_38, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_39, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_40, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_41, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_42, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_43, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:34 %store_ln18 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
entry:35 %br_ln18 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_3 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i:1 %add_ln18 = add i10 %i_3, i10 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i:2 %icmp_ln18 = icmp_eq  i10 %i_3, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:3 %br_ln18 = br i1 %icmp_ln18, void %for.inc.split.i, void %pull_tensor1d.exit

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="10">
<![CDATA[
for.inc.split.i:0 %trunc_ln18 = trunc i10 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split.i:4 %lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i_3, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.inc.split.i:25 %switch_ln20 = switch i4 %trunc_ln18, void %arrayidx1.case.15.i, i4 0, void %arrayidx1.case.0.i, i4 1, void %arrayidx1.case.1.i, i4 2, void %arrayidx1.case.2.i, i4 3, void %arrayidx1.case.3.i, i4 4, void %arrayidx1.case.4.i, i4 5, void %arrayidx1.case.5.i, i4 6, void %arrayidx1.case.6.i, i4 7, void %arrayidx1.case.7.i, i4 8, void %arrayidx1.case.8.i, i4 9, void %arrayidx1.case.9.i, i4 10, void %arrayidx1.case.10.i, i4 11, void %arrayidx1.case.11.i, i4 12, void %arrayidx1.case.12.i, i4 13, void %arrayidx1.case.13.i, i4 14, void %arrayidx1.case.14.i

]]></Node>
<StgValue><ssdm name="switch_ln20"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1.exit.i:0 %store_ln18 = store i10 %add_ln18, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.exit.i:1 %br_ln18 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0">
<![CDATA[
pull_tensor1d.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split.i:1 %specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107

]]></Node>
<StgValue><ssdm name="specpipeline_ln19"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split.i:2 %speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln18"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split.i:3 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split.i:5 %zext_ln18 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32">
<![CDATA[
for.inc.split.i:6 %muxLogicFIFOCE_to_res_strm_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_res_strm_read"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc.split.i:7 %res_strm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %res_strm

]]></Node>
<StgValue><ssdm name="res_strm_read"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split.i:8 %bitcast_ln20 = bitcast i32 %res_strm_read

]]></Node>
<StgValue><ssdm name="bitcast_ln20"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i:9 %norm_output_addr = getelementptr i32 %norm_output, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="norm_output_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i:10 %norm_output_35_addr = getelementptr i32 %norm_output_35, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="norm_output_35_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i:11 %norm_output_36_addr = getelementptr i32 %norm_output_36, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="norm_output_36_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i:12 %norm_output_37_addr = getelementptr i32 %norm_output_37, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="norm_output_37_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i:13 %norm_output_38_addr = getelementptr i32 %norm_output_38, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="norm_output_38_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i:14 %norm_output_39_addr = getelementptr i32 %norm_output_39, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="norm_output_39_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i:15 %norm_output_40_addr = getelementptr i32 %norm_output_40, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="norm_output_40_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i:16 %norm_output_41_addr = getelementptr i32 %norm_output_41, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="norm_output_41_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i:17 %norm_output_42_addr = getelementptr i32 %norm_output_42, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="norm_output_42_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i:18 %norm_output_43_addr = getelementptr i32 %norm_output_43, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="norm_output_43_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i:19 %p_ZZ11llama_layerE11norm_output_10_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_10, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i:20 %p_ZZ11llama_layerE11norm_output_11_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_11, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_11_addr"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i:21 %p_ZZ11llama_layerE11norm_output_12_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_12, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_12_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i:22 %p_ZZ11llama_layerE11norm_output_13_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_13, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_13_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i:23 %p_ZZ11llama_layerE11norm_output_14_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_14, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_14_addr"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i:24 %llama_layer_norm_output = getelementptr i32 %p_ZZ11llama_layerE11norm_output_15, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.14.i:0 %muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln20"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.14.i:1 %muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_14_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln20"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.14.i:2 %store_ln20 = store i32 %bitcast_ln20, i6 %p_ZZ11llama_layerE11norm_output_14_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.14.i:3 %br_ln20 = br void %arrayidx1.exit.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.13.i:0 %muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln20"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.13.i:1 %muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_13_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln20"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.13.i:2 %store_ln20 = store i32 %bitcast_ln20, i6 %p_ZZ11llama_layerE11norm_output_13_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.13.i:3 %br_ln20 = br void %arrayidx1.exit.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.12.i:0 %muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln20"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.12.i:1 %muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_12_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln20"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.12.i:2 %store_ln20 = store i32 %bitcast_ln20, i6 %p_ZZ11llama_layerE11norm_output_12_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.12.i:3 %br_ln20 = br void %arrayidx1.exit.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.11.i:0 %muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln20"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.11.i:1 %muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln20"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.11.i:2 %store_ln20 = store i32 %bitcast_ln20, i6 %p_ZZ11llama_layerE11norm_output_11_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.11.i:3 %br_ln20 = br void %arrayidx1.exit.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.10.i:0 %muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln20"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.10.i:1 %muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln20"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.10.i:2 %store_ln20 = store i32 %bitcast_ln20, i6 %p_ZZ11llama_layerE11norm_output_10_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.10.i:3 %br_ln20 = br void %arrayidx1.exit.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.9.i:0 %muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln20"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.9.i:1 %muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %norm_output_43_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln20"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.9.i:2 %store_ln20 = store i32 %bitcast_ln20, i6 %norm_output_43_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.9.i:3 %br_ln20 = br void %arrayidx1.exit.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.8.i:0 %muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln20"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.8.i:1 %muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %norm_output_42_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln20"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.8.i:2 %store_ln20 = store i32 %bitcast_ln20, i6 %norm_output_42_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.8.i:3 %br_ln20 = br void %arrayidx1.exit.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.7.i:0 %muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln20"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.7.i:1 %muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %norm_output_41_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln20"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.7.i:2 %store_ln20 = store i32 %bitcast_ln20, i6 %norm_output_41_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.7.i:3 %br_ln20 = br void %arrayidx1.exit.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.6.i:0 %muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln20"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.6.i:1 %muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %norm_output_40_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln20"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.6.i:2 %store_ln20 = store i32 %bitcast_ln20, i6 %norm_output_40_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.6.i:3 %br_ln20 = br void %arrayidx1.exit.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.5.i:0 %muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln20"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.5.i:1 %muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %norm_output_39_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln20"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.5.i:2 %store_ln20 = store i32 %bitcast_ln20, i6 %norm_output_39_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.5.i:3 %br_ln20 = br void %arrayidx1.exit.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.4.i:0 %muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln20"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.4.i:1 %muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %norm_output_38_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln20"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.4.i:2 %store_ln20 = store i32 %bitcast_ln20, i6 %norm_output_38_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.4.i:3 %br_ln20 = br void %arrayidx1.exit.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.3.i:0 %muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln20"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.3.i:1 %muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %norm_output_37_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln20"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.3.i:2 %store_ln20 = store i32 %bitcast_ln20, i6 %norm_output_37_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.3.i:3 %br_ln20 = br void %arrayidx1.exit.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.2.i:0 %muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln20"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.2.i:1 %muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %norm_output_36_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln20"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.2.i:2 %store_ln20 = store i32 %bitcast_ln20, i6 %norm_output_36_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.2.i:3 %br_ln20 = br void %arrayidx1.exit.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.1.i:0 %muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln20"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.1.i:1 %muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %norm_output_35_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln20"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.1.i:2 %store_ln20 = store i32 %bitcast_ln20, i6 %norm_output_35_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.1.i:3 %br_ln20 = br void %arrayidx1.exit.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.0.i:0 %muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln20"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.i:1 %muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %norm_output_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln20"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.0.i:2 %store_ln20 = store i32 %bitcast_ln20, i6 %norm_output_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.0.i:3 %br_ln20 = br void %arrayidx1.exit.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.15.i:0 %muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln20"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="6">
<![CDATA[
arrayidx1.case.15.i:1 %muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %llama_layer_norm_output

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln20"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1.case.15.i:2 %store_ln20 = store i32 %bitcast_ln20, i6 %llama_layer_norm_output

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln18" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.15.i:3 %br_ln20 = br void %arrayidx1.exit.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="147" name="res_strm" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="res_strm"/></StgValue>
</port>
<port id="148" name="p_ZZ11llama_layerE11norm_output_10" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="149" name="p_ZZ11llama_layerE11norm_output_11" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="150" name="p_ZZ11llama_layerE11norm_output_12" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="151" name="p_ZZ11llama_layerE11norm_output_13" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="152" name="p_ZZ11llama_layerE11norm_output_14" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="153" name="p_ZZ11llama_layerE11norm_output_15" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="154" name="norm_output" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="155" name="norm_output_35" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_35"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="156" name="norm_output_36" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_36"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="157" name="norm_output_37" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_37"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="158" name="norm_output_38" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_38"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="159" name="norm_output_39" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_39"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="160" name="norm_output_40" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_40"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="161" name="norm_output_41" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_41"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="162" name="norm_output_42" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_42"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="163" name="norm_output_43" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_43"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="165" from="StgValue_164" to="i" fromId="164" toId="5">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="6">
</dataflow>
<dataflow id="168" from="norm_output" to="specmemcore_ln0" fromId="154" toId="6">
</dataflow>
<dataflow id="170" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="6">
</dataflow>
<dataflow id="172" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="6">
</dataflow>
<dataflow id="174" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="6">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="7">
</dataflow>
<dataflow id="176" from="norm_output_35" to="specmemcore_ln0" fromId="155" toId="7">
</dataflow>
<dataflow id="177" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="7">
</dataflow>
<dataflow id="178" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="7">
</dataflow>
<dataflow id="179" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="7">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="8">
</dataflow>
<dataflow id="181" from="norm_output_36" to="specmemcore_ln0" fromId="156" toId="8">
</dataflow>
<dataflow id="182" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="8">
</dataflow>
<dataflow id="183" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="8">
</dataflow>
<dataflow id="184" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="8">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="9">
</dataflow>
<dataflow id="186" from="norm_output_37" to="specmemcore_ln0" fromId="157" toId="9">
</dataflow>
<dataflow id="187" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="9">
</dataflow>
<dataflow id="188" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="9">
</dataflow>
<dataflow id="189" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="9">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="10">
</dataflow>
<dataflow id="191" from="norm_output_38" to="specmemcore_ln0" fromId="158" toId="10">
</dataflow>
<dataflow id="192" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="10">
</dataflow>
<dataflow id="193" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="10">
</dataflow>
<dataflow id="194" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="10">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="11">
</dataflow>
<dataflow id="196" from="norm_output_39" to="specmemcore_ln0" fromId="159" toId="11">
</dataflow>
<dataflow id="197" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="11">
</dataflow>
<dataflow id="198" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="11">
</dataflow>
<dataflow id="199" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="11">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="12">
</dataflow>
<dataflow id="201" from="norm_output_40" to="specmemcore_ln0" fromId="160" toId="12">
</dataflow>
<dataflow id="202" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="12">
</dataflow>
<dataflow id="203" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="12">
</dataflow>
<dataflow id="204" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="12">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="13">
</dataflow>
<dataflow id="206" from="norm_output_41" to="specmemcore_ln0" fromId="161" toId="13">
</dataflow>
<dataflow id="207" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="13">
</dataflow>
<dataflow id="208" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="13">
</dataflow>
<dataflow id="209" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="13">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="14">
</dataflow>
<dataflow id="211" from="norm_output_42" to="specmemcore_ln0" fromId="162" toId="14">
</dataflow>
<dataflow id="212" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="14">
</dataflow>
<dataflow id="213" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="14">
</dataflow>
<dataflow id="214" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="14">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="15">
</dataflow>
<dataflow id="216" from="norm_output_43" to="specmemcore_ln0" fromId="163" toId="15">
</dataflow>
<dataflow id="217" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="15">
</dataflow>
<dataflow id="218" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="15">
</dataflow>
<dataflow id="219" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="15">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="16">
</dataflow>
<dataflow id="221" from="p_ZZ11llama_layerE11norm_output_10" to="specmemcore_ln0" fromId="148" toId="16">
</dataflow>
<dataflow id="222" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="16">
</dataflow>
<dataflow id="223" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="16">
</dataflow>
<dataflow id="224" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="16">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="17">
</dataflow>
<dataflow id="226" from="p_ZZ11llama_layerE11norm_output_11" to="specmemcore_ln0" fromId="149" toId="17">
</dataflow>
<dataflow id="227" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="17">
</dataflow>
<dataflow id="228" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="17">
</dataflow>
<dataflow id="229" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="17">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="18">
</dataflow>
<dataflow id="231" from="p_ZZ11llama_layerE11norm_output_12" to="specmemcore_ln0" fromId="150" toId="18">
</dataflow>
<dataflow id="232" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="18">
</dataflow>
<dataflow id="233" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="18">
</dataflow>
<dataflow id="234" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="18">
</dataflow>
<dataflow id="235" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="19">
</dataflow>
<dataflow id="236" from="p_ZZ11llama_layerE11norm_output_13" to="specmemcore_ln0" fromId="151" toId="19">
</dataflow>
<dataflow id="237" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="19">
</dataflow>
<dataflow id="238" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="19">
</dataflow>
<dataflow id="239" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="19">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="20">
</dataflow>
<dataflow id="241" from="p_ZZ11llama_layerE11norm_output_14" to="specmemcore_ln0" fromId="152" toId="20">
</dataflow>
<dataflow id="242" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="20">
</dataflow>
<dataflow id="243" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="20">
</dataflow>
<dataflow id="244" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="20">
</dataflow>
<dataflow id="245" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="21">
</dataflow>
<dataflow id="246" from="p_ZZ11llama_layerE11norm_output_15" to="specmemcore_ln0" fromId="153" toId="21">
</dataflow>
<dataflow id="247" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="21">
</dataflow>
<dataflow id="248" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="21">
</dataflow>
<dataflow id="249" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="21">
</dataflow>
<dataflow id="250" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="22">
</dataflow>
<dataflow id="252" from="norm_output" to="specmemcore_ln0" fromId="251" toId="22">
</dataflow>
<dataflow id="253" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="22">
</dataflow>
<dataflow id="254" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="22">
</dataflow>
<dataflow id="255" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="22">
</dataflow>
<dataflow id="256" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="23">
</dataflow>
<dataflow id="258" from="norm_output_35" to="specmemcore_ln0" fromId="257" toId="23">
</dataflow>
<dataflow id="259" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="23">
</dataflow>
<dataflow id="260" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="23">
</dataflow>
<dataflow id="261" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="23">
</dataflow>
<dataflow id="262" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="24">
</dataflow>
<dataflow id="264" from="norm_output_36" to="specmemcore_ln0" fromId="263" toId="24">
</dataflow>
<dataflow id="265" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="24">
</dataflow>
<dataflow id="266" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="24">
</dataflow>
<dataflow id="267" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="24">
</dataflow>
<dataflow id="268" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="25">
</dataflow>
<dataflow id="270" from="norm_output_37" to="specmemcore_ln0" fromId="269" toId="25">
</dataflow>
<dataflow id="271" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="25">
</dataflow>
<dataflow id="272" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="25">
</dataflow>
<dataflow id="273" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="25">
</dataflow>
<dataflow id="274" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="26">
</dataflow>
<dataflow id="276" from="norm_output_38" to="specmemcore_ln0" fromId="275" toId="26">
</dataflow>
<dataflow id="277" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="26">
</dataflow>
<dataflow id="278" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="26">
</dataflow>
<dataflow id="279" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="26">
</dataflow>
<dataflow id="280" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="27">
</dataflow>
<dataflow id="282" from="norm_output_39" to="specmemcore_ln0" fromId="281" toId="27">
</dataflow>
<dataflow id="283" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="27">
</dataflow>
<dataflow id="284" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="27">
</dataflow>
<dataflow id="285" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="27">
</dataflow>
<dataflow id="286" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="28">
</dataflow>
<dataflow id="288" from="norm_output_40" to="specmemcore_ln0" fromId="287" toId="28">
</dataflow>
<dataflow id="289" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="28">
</dataflow>
<dataflow id="290" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="28">
</dataflow>
<dataflow id="291" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="28">
</dataflow>
<dataflow id="292" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="29">
</dataflow>
<dataflow id="294" from="norm_output_41" to="specmemcore_ln0" fromId="293" toId="29">
</dataflow>
<dataflow id="295" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="29">
</dataflow>
<dataflow id="296" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="29">
</dataflow>
<dataflow id="297" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="29">
</dataflow>
<dataflow id="298" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="30">
</dataflow>
<dataflow id="300" from="norm_output_42" to="specmemcore_ln0" fromId="299" toId="30">
</dataflow>
<dataflow id="301" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="30">
</dataflow>
<dataflow id="302" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="30">
</dataflow>
<dataflow id="303" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="30">
</dataflow>
<dataflow id="304" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="31">
</dataflow>
<dataflow id="306" from="norm_output_43" to="specmemcore_ln0" fromId="305" toId="31">
</dataflow>
<dataflow id="307" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="31">
</dataflow>
<dataflow id="308" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="31">
</dataflow>
<dataflow id="309" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="31">
</dataflow>
<dataflow id="310" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="32">
</dataflow>
<dataflow id="312" from="p_ZZ11llama_layerE11norm_output_10" to="specmemcore_ln0" fromId="311" toId="32">
</dataflow>
<dataflow id="313" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="32">
</dataflow>
<dataflow id="314" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="32">
</dataflow>
<dataflow id="315" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="32">
</dataflow>
<dataflow id="316" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="33">
</dataflow>
<dataflow id="318" from="p_ZZ11llama_layerE11norm_output_11" to="specmemcore_ln0" fromId="317" toId="33">
</dataflow>
<dataflow id="319" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="33">
</dataflow>
<dataflow id="320" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="33">
</dataflow>
<dataflow id="321" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="33">
</dataflow>
<dataflow id="322" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="34">
</dataflow>
<dataflow id="324" from="p_ZZ11llama_layerE11norm_output_12" to="specmemcore_ln0" fromId="323" toId="34">
</dataflow>
<dataflow id="325" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="34">
</dataflow>
<dataflow id="326" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="34">
</dataflow>
<dataflow id="327" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="34">
</dataflow>
<dataflow id="328" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="35">
</dataflow>
<dataflow id="330" from="p_ZZ11llama_layerE11norm_output_13" to="specmemcore_ln0" fromId="329" toId="35">
</dataflow>
<dataflow id="331" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="35">
</dataflow>
<dataflow id="332" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="35">
</dataflow>
<dataflow id="333" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="35">
</dataflow>
<dataflow id="334" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="36">
</dataflow>
<dataflow id="336" from="p_ZZ11llama_layerE11norm_output_14" to="specmemcore_ln0" fromId="335" toId="36">
</dataflow>
<dataflow id="337" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="36">
</dataflow>
<dataflow id="338" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="36">
</dataflow>
<dataflow id="339" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="36">
</dataflow>
<dataflow id="340" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="166" toId="37">
</dataflow>
<dataflow id="342" from="p_ZZ11llama_layerE11norm_output_15" to="specmemcore_ln0" fromId="341" toId="37">
</dataflow>
<dataflow id="343" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="37">
</dataflow>
<dataflow id="344" from="StgValue_171" to="specmemcore_ln0" fromId="171" toId="37">
</dataflow>
<dataflow id="345" from="StgValue_173" to="specmemcore_ln0" fromId="173" toId="37">
</dataflow>
<dataflow id="347" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="346" toId="38">
</dataflow>
<dataflow id="348" from="res_strm" to="specinterface_ln0" fromId="147" toId="38">
</dataflow>
<dataflow id="350" from="empty_69" to="specinterface_ln0" fromId="349" toId="38">
</dataflow>
<dataflow id="352" from="StgValue_351" to="specinterface_ln0" fromId="351" toId="38">
</dataflow>
<dataflow id="353" from="StgValue_351" to="specinterface_ln0" fromId="351" toId="38">
</dataflow>
<dataflow id="355" from="empty_107" to="specinterface_ln0" fromId="354" toId="38">
</dataflow>
<dataflow id="356" from="StgValue_351" to="specinterface_ln0" fromId="351" toId="38">
</dataflow>
<dataflow id="357" from="StgValue_351" to="specinterface_ln0" fromId="351" toId="38">
</dataflow>
<dataflow id="358" from="empty_107" to="specinterface_ln0" fromId="354" toId="38">
</dataflow>
<dataflow id="359" from="empty_107" to="specinterface_ln0" fromId="354" toId="38">
</dataflow>
<dataflow id="360" from="empty_107" to="specinterface_ln0" fromId="354" toId="38">
</dataflow>
<dataflow id="361" from="StgValue_351" to="specinterface_ln0" fromId="351" toId="38">
</dataflow>
<dataflow id="362" from="StgValue_351" to="specinterface_ln0" fromId="351" toId="38">
</dataflow>
<dataflow id="363" from="StgValue_351" to="specinterface_ln0" fromId="351" toId="38">
</dataflow>
<dataflow id="364" from="StgValue_351" to="specinterface_ln0" fromId="351" toId="38">
</dataflow>
<dataflow id="365" from="empty_107" to="specinterface_ln0" fromId="354" toId="38">
</dataflow>
<dataflow id="366" from="empty_107" to="specinterface_ln0" fromId="354" toId="38">
</dataflow>
<dataflow id="368" from="StgValue_367" to="specinterface_ln0" fromId="367" toId="38">
</dataflow>
<dataflow id="369" from="StgValue_351" to="specinterface_ln0" fromId="351" toId="38">
</dataflow>
<dataflow id="370" from="StgValue_351" to="specinterface_ln0" fromId="351" toId="38">
</dataflow>
<dataflow id="372" from="StgValue_371" to="store_ln18" fromId="371" toId="39">
</dataflow>
<dataflow id="373" from="i" to="store_ln18" fromId="5" toId="39">
</dataflow>
<dataflow id="374" from="i" to="i_3" fromId="5" toId="41">
</dataflow>
<dataflow id="375" from="i_3" to="add_ln18" fromId="41" toId="42">
</dataflow>
<dataflow id="377" from="StgValue_376" to="add_ln18" fromId="376" toId="42">
</dataflow>
<dataflow id="378" from="i_3" to="icmp_ln18" fromId="41" toId="43">
</dataflow>
<dataflow id="380" from="StgValue_379" to="icmp_ln18" fromId="379" toId="43">
</dataflow>
<dataflow id="381" from="icmp_ln18" to="br_ln18" fromId="43" toId="44">
</dataflow>
<dataflow id="382" from="i_3" to="trunc_ln18" fromId="41" toId="45">
</dataflow>
<dataflow id="384" from="_ssdm_op_PartSelect.i6.i10.i32.i32" to="lshr_ln" fromId="383" toId="46">
</dataflow>
<dataflow id="385" from="i_3" to="lshr_ln" fromId="41" toId="46">
</dataflow>
<dataflow id="387" from="StgValue_386" to="lshr_ln" fromId="386" toId="46">
</dataflow>
<dataflow id="389" from="StgValue_388" to="lshr_ln" fromId="388" toId="46">
</dataflow>
<dataflow id="390" from="trunc_ln18" to="switch_ln20" fromId="45" toId="47">
</dataflow>
<dataflow id="392" from="StgValue_391" to="switch_ln20" fromId="391" toId="47">
</dataflow>
<dataflow id="394" from="StgValue_393" to="switch_ln20" fromId="393" toId="47">
</dataflow>
<dataflow id="396" from="StgValue_395" to="switch_ln20" fromId="395" toId="47">
</dataflow>
<dataflow id="398" from="StgValue_397" to="switch_ln20" fromId="397" toId="47">
</dataflow>
<dataflow id="400" from="StgValue_399" to="switch_ln20" fromId="399" toId="47">
</dataflow>
<dataflow id="402" from="StgValue_401" to="switch_ln20" fromId="401" toId="47">
</dataflow>
<dataflow id="404" from="StgValue_403" to="switch_ln20" fromId="403" toId="47">
</dataflow>
<dataflow id="406" from="StgValue_405" to="switch_ln20" fromId="405" toId="47">
</dataflow>
<dataflow id="408" from="StgValue_407" to="switch_ln20" fromId="407" toId="47">
</dataflow>
<dataflow id="410" from="StgValue_409" to="switch_ln20" fromId="409" toId="47">
</dataflow>
<dataflow id="412" from="StgValue_411" to="switch_ln20" fromId="411" toId="47">
</dataflow>
<dataflow id="414" from="StgValue_413" to="switch_ln20" fromId="413" toId="47">
</dataflow>
<dataflow id="416" from="StgValue_415" to="switch_ln20" fromId="415" toId="47">
</dataflow>
<dataflow id="418" from="StgValue_417" to="switch_ln20" fromId="417" toId="47">
</dataflow>
<dataflow id="420" from="StgValue_419" to="switch_ln20" fromId="419" toId="47">
</dataflow>
<dataflow id="421" from="add_ln18" to="store_ln18" fromId="42" toId="48">
</dataflow>
<dataflow id="422" from="i" to="store_ln18" fromId="5" toId="48">
</dataflow>
<dataflow id="424" from="_ssdm_op_SpecPipeline" to="specpipeline_ln19" fromId="423" toId="50">
</dataflow>
<dataflow id="425" from="StgValue_164" to="specpipeline_ln19" fromId="164" toId="50">
</dataflow>
<dataflow id="426" from="StgValue_351" to="specpipeline_ln19" fromId="351" toId="50">
</dataflow>
<dataflow id="427" from="StgValue_351" to="specpipeline_ln19" fromId="351" toId="50">
</dataflow>
<dataflow id="428" from="StgValue_351" to="specpipeline_ln19" fromId="351" toId="50">
</dataflow>
<dataflow id="429" from="empty_107" to="specpipeline_ln19" fromId="354" toId="50">
</dataflow>
<dataflow id="431" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln18" fromId="430" toId="51">
</dataflow>
<dataflow id="433" from="StgValue_432" to="speclooptripcount_ln18" fromId="432" toId="51">
</dataflow>
<dataflow id="434" from="StgValue_432" to="speclooptripcount_ln18" fromId="432" toId="51">
</dataflow>
<dataflow id="435" from="StgValue_432" to="speclooptripcount_ln18" fromId="432" toId="51">
</dataflow>
<dataflow id="437" from="_ssdm_op_SpecLoopName" to="specloopname_ln18" fromId="436" toId="52">
</dataflow>
<dataflow id="439" from="empty_15" to="specloopname_ln18" fromId="438" toId="52">
</dataflow>
<dataflow id="440" from="lshr_ln" to="zext_ln18" fromId="46" toId="53">
</dataflow>
<dataflow id="442" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="res_strm_read" fromId="441" toId="55">
</dataflow>
<dataflow id="443" from="res_strm" to="res_strm_read" fromId="147" toId="55">
</dataflow>
<dataflow id="444" from="res_strm_read" to="bitcast_ln20" fromId="55" toId="56">
</dataflow>
<dataflow id="445" from="norm_output" to="norm_output_addr" fromId="154" toId="57">
</dataflow>
<dataflow id="447" from="StgValue_446" to="norm_output_addr" fromId="446" toId="57">
</dataflow>
<dataflow id="448" from="zext_ln18" to="norm_output_addr" fromId="53" toId="57">
</dataflow>
<dataflow id="449" from="norm_output_35" to="norm_output_35_addr" fromId="155" toId="58">
</dataflow>
<dataflow id="450" from="StgValue_446" to="norm_output_35_addr" fromId="446" toId="58">
</dataflow>
<dataflow id="451" from="zext_ln18" to="norm_output_35_addr" fromId="53" toId="58">
</dataflow>
<dataflow id="452" from="norm_output_36" to="norm_output_36_addr" fromId="156" toId="59">
</dataflow>
<dataflow id="453" from="StgValue_446" to="norm_output_36_addr" fromId="446" toId="59">
</dataflow>
<dataflow id="454" from="zext_ln18" to="norm_output_36_addr" fromId="53" toId="59">
</dataflow>
<dataflow id="455" from="norm_output_37" to="norm_output_37_addr" fromId="157" toId="60">
</dataflow>
<dataflow id="456" from="StgValue_446" to="norm_output_37_addr" fromId="446" toId="60">
</dataflow>
<dataflow id="457" from="zext_ln18" to="norm_output_37_addr" fromId="53" toId="60">
</dataflow>
<dataflow id="458" from="norm_output_38" to="norm_output_38_addr" fromId="158" toId="61">
</dataflow>
<dataflow id="459" from="StgValue_446" to="norm_output_38_addr" fromId="446" toId="61">
</dataflow>
<dataflow id="460" from="zext_ln18" to="norm_output_38_addr" fromId="53" toId="61">
</dataflow>
<dataflow id="461" from="norm_output_39" to="norm_output_39_addr" fromId="159" toId="62">
</dataflow>
<dataflow id="462" from="StgValue_446" to="norm_output_39_addr" fromId="446" toId="62">
</dataflow>
<dataflow id="463" from="zext_ln18" to="norm_output_39_addr" fromId="53" toId="62">
</dataflow>
<dataflow id="464" from="norm_output_40" to="norm_output_40_addr" fromId="160" toId="63">
</dataflow>
<dataflow id="465" from="StgValue_446" to="norm_output_40_addr" fromId="446" toId="63">
</dataflow>
<dataflow id="466" from="zext_ln18" to="norm_output_40_addr" fromId="53" toId="63">
</dataflow>
<dataflow id="467" from="norm_output_41" to="norm_output_41_addr" fromId="161" toId="64">
</dataflow>
<dataflow id="468" from="StgValue_446" to="norm_output_41_addr" fromId="446" toId="64">
</dataflow>
<dataflow id="469" from="zext_ln18" to="norm_output_41_addr" fromId="53" toId="64">
</dataflow>
<dataflow id="470" from="norm_output_42" to="norm_output_42_addr" fromId="162" toId="65">
</dataflow>
<dataflow id="471" from="StgValue_446" to="norm_output_42_addr" fromId="446" toId="65">
</dataflow>
<dataflow id="472" from="zext_ln18" to="norm_output_42_addr" fromId="53" toId="65">
</dataflow>
<dataflow id="473" from="norm_output_43" to="norm_output_43_addr" fromId="163" toId="66">
</dataflow>
<dataflow id="474" from="StgValue_446" to="norm_output_43_addr" fromId="446" toId="66">
</dataflow>
<dataflow id="475" from="zext_ln18" to="norm_output_43_addr" fromId="53" toId="66">
</dataflow>
<dataflow id="476" from="p_ZZ11llama_layerE11norm_output_10" to="p_ZZ11llama_layerE11norm_output_10_addr" fromId="148" toId="67">
</dataflow>
<dataflow id="477" from="StgValue_446" to="p_ZZ11llama_layerE11norm_output_10_addr" fromId="446" toId="67">
</dataflow>
<dataflow id="478" from="zext_ln18" to="p_ZZ11llama_layerE11norm_output_10_addr" fromId="53" toId="67">
</dataflow>
<dataflow id="479" from="p_ZZ11llama_layerE11norm_output_11" to="p_ZZ11llama_layerE11norm_output_11_addr" fromId="149" toId="68">
</dataflow>
<dataflow id="480" from="StgValue_446" to="p_ZZ11llama_layerE11norm_output_11_addr" fromId="446" toId="68">
</dataflow>
<dataflow id="481" from="zext_ln18" to="p_ZZ11llama_layerE11norm_output_11_addr" fromId="53" toId="68">
</dataflow>
<dataflow id="482" from="p_ZZ11llama_layerE11norm_output_12" to="p_ZZ11llama_layerE11norm_output_12_addr" fromId="150" toId="69">
</dataflow>
<dataflow id="483" from="StgValue_446" to="p_ZZ11llama_layerE11norm_output_12_addr" fromId="446" toId="69">
</dataflow>
<dataflow id="484" from="zext_ln18" to="p_ZZ11llama_layerE11norm_output_12_addr" fromId="53" toId="69">
</dataflow>
<dataflow id="485" from="p_ZZ11llama_layerE11norm_output_13" to="p_ZZ11llama_layerE11norm_output_13_addr" fromId="151" toId="70">
</dataflow>
<dataflow id="486" from="StgValue_446" to="p_ZZ11llama_layerE11norm_output_13_addr" fromId="446" toId="70">
</dataflow>
<dataflow id="487" from="zext_ln18" to="p_ZZ11llama_layerE11norm_output_13_addr" fromId="53" toId="70">
</dataflow>
<dataflow id="488" from="p_ZZ11llama_layerE11norm_output_14" to="p_ZZ11llama_layerE11norm_output_14_addr" fromId="152" toId="71">
</dataflow>
<dataflow id="489" from="StgValue_446" to="p_ZZ11llama_layerE11norm_output_14_addr" fromId="446" toId="71">
</dataflow>
<dataflow id="490" from="zext_ln18" to="p_ZZ11llama_layerE11norm_output_14_addr" fromId="53" toId="71">
</dataflow>
<dataflow id="491" from="p_ZZ11llama_layerE11norm_output_15" to="llama_layer_norm_output" fromId="153" toId="72">
</dataflow>
<dataflow id="492" from="StgValue_446" to="llama_layer_norm_output" fromId="446" toId="72">
</dataflow>
<dataflow id="493" from="zext_ln18" to="llama_layer_norm_output" fromId="53" toId="72">
</dataflow>
<dataflow id="494" from="bitcast_ln20" to="muxLogicRAMData_to_store_ln20" fromId="56" toId="73">
</dataflow>
<dataflow id="495" from="p_ZZ11llama_layerE11norm_output_14_addr" to="muxLogicRAMAddr_to_store_ln20" fromId="71" toId="74">
</dataflow>
<dataflow id="496" from="bitcast_ln20" to="store_ln20" fromId="56" toId="75">
</dataflow>
<dataflow id="497" from="p_ZZ11llama_layerE11norm_output_14_addr" to="store_ln20" fromId="71" toId="75">
</dataflow>
<dataflow id="498" from="bitcast_ln20" to="muxLogicRAMData_to_store_ln20" fromId="56" toId="77">
</dataflow>
<dataflow id="499" from="p_ZZ11llama_layerE11norm_output_13_addr" to="muxLogicRAMAddr_to_store_ln20" fromId="70" toId="78">
</dataflow>
<dataflow id="500" from="bitcast_ln20" to="store_ln20" fromId="56" toId="79">
</dataflow>
<dataflow id="501" from="p_ZZ11llama_layerE11norm_output_13_addr" to="store_ln20" fromId="70" toId="79">
</dataflow>
<dataflow id="502" from="bitcast_ln20" to="muxLogicRAMData_to_store_ln20" fromId="56" toId="81">
</dataflow>
<dataflow id="503" from="p_ZZ11llama_layerE11norm_output_12_addr" to="muxLogicRAMAddr_to_store_ln20" fromId="69" toId="82">
</dataflow>
<dataflow id="504" from="bitcast_ln20" to="store_ln20" fromId="56" toId="83">
</dataflow>
<dataflow id="505" from="p_ZZ11llama_layerE11norm_output_12_addr" to="store_ln20" fromId="69" toId="83">
</dataflow>
<dataflow id="506" from="bitcast_ln20" to="muxLogicRAMData_to_store_ln20" fromId="56" toId="85">
</dataflow>
<dataflow id="507" from="p_ZZ11llama_layerE11norm_output_11_addr" to="muxLogicRAMAddr_to_store_ln20" fromId="68" toId="86">
</dataflow>
<dataflow id="508" from="bitcast_ln20" to="store_ln20" fromId="56" toId="87">
</dataflow>
<dataflow id="509" from="p_ZZ11llama_layerE11norm_output_11_addr" to="store_ln20" fromId="68" toId="87">
</dataflow>
<dataflow id="510" from="bitcast_ln20" to="muxLogicRAMData_to_store_ln20" fromId="56" toId="89">
</dataflow>
<dataflow id="511" from="p_ZZ11llama_layerE11norm_output_10_addr" to="muxLogicRAMAddr_to_store_ln20" fromId="67" toId="90">
</dataflow>
<dataflow id="512" from="bitcast_ln20" to="store_ln20" fromId="56" toId="91">
</dataflow>
<dataflow id="513" from="p_ZZ11llama_layerE11norm_output_10_addr" to="store_ln20" fromId="67" toId="91">
</dataflow>
<dataflow id="514" from="bitcast_ln20" to="muxLogicRAMData_to_store_ln20" fromId="56" toId="93">
</dataflow>
<dataflow id="515" from="norm_output_43_addr" to="muxLogicRAMAddr_to_store_ln20" fromId="66" toId="94">
</dataflow>
<dataflow id="516" from="bitcast_ln20" to="store_ln20" fromId="56" toId="95">
</dataflow>
<dataflow id="517" from="norm_output_43_addr" to="store_ln20" fromId="66" toId="95">
</dataflow>
<dataflow id="518" from="bitcast_ln20" to="muxLogicRAMData_to_store_ln20" fromId="56" toId="97">
</dataflow>
<dataflow id="519" from="norm_output_42_addr" to="muxLogicRAMAddr_to_store_ln20" fromId="65" toId="98">
</dataflow>
<dataflow id="520" from="bitcast_ln20" to="store_ln20" fromId="56" toId="99">
</dataflow>
<dataflow id="521" from="norm_output_42_addr" to="store_ln20" fromId="65" toId="99">
</dataflow>
<dataflow id="522" from="bitcast_ln20" to="muxLogicRAMData_to_store_ln20" fromId="56" toId="101">
</dataflow>
<dataflow id="523" from="norm_output_41_addr" to="muxLogicRAMAddr_to_store_ln20" fromId="64" toId="102">
</dataflow>
<dataflow id="524" from="bitcast_ln20" to="store_ln20" fromId="56" toId="103">
</dataflow>
<dataflow id="525" from="norm_output_41_addr" to="store_ln20" fromId="64" toId="103">
</dataflow>
<dataflow id="526" from="bitcast_ln20" to="muxLogicRAMData_to_store_ln20" fromId="56" toId="105">
</dataflow>
<dataflow id="527" from="norm_output_40_addr" to="muxLogicRAMAddr_to_store_ln20" fromId="63" toId="106">
</dataflow>
<dataflow id="528" from="bitcast_ln20" to="store_ln20" fromId="56" toId="107">
</dataflow>
<dataflow id="529" from="norm_output_40_addr" to="store_ln20" fromId="63" toId="107">
</dataflow>
<dataflow id="530" from="bitcast_ln20" to="muxLogicRAMData_to_store_ln20" fromId="56" toId="109">
</dataflow>
<dataflow id="531" from="norm_output_39_addr" to="muxLogicRAMAddr_to_store_ln20" fromId="62" toId="110">
</dataflow>
<dataflow id="532" from="bitcast_ln20" to="store_ln20" fromId="56" toId="111">
</dataflow>
<dataflow id="533" from="norm_output_39_addr" to="store_ln20" fromId="62" toId="111">
</dataflow>
<dataflow id="534" from="bitcast_ln20" to="muxLogicRAMData_to_store_ln20" fromId="56" toId="113">
</dataflow>
<dataflow id="535" from="norm_output_38_addr" to="muxLogicRAMAddr_to_store_ln20" fromId="61" toId="114">
</dataflow>
<dataflow id="536" from="bitcast_ln20" to="store_ln20" fromId="56" toId="115">
</dataflow>
<dataflow id="537" from="norm_output_38_addr" to="store_ln20" fromId="61" toId="115">
</dataflow>
<dataflow id="538" from="bitcast_ln20" to="muxLogicRAMData_to_store_ln20" fromId="56" toId="117">
</dataflow>
<dataflow id="539" from="norm_output_37_addr" to="muxLogicRAMAddr_to_store_ln20" fromId="60" toId="118">
</dataflow>
<dataflow id="540" from="bitcast_ln20" to="store_ln20" fromId="56" toId="119">
</dataflow>
<dataflow id="541" from="norm_output_37_addr" to="store_ln20" fromId="60" toId="119">
</dataflow>
<dataflow id="542" from="bitcast_ln20" to="muxLogicRAMData_to_store_ln20" fromId="56" toId="121">
</dataflow>
<dataflow id="543" from="norm_output_36_addr" to="muxLogicRAMAddr_to_store_ln20" fromId="59" toId="122">
</dataflow>
<dataflow id="544" from="bitcast_ln20" to="store_ln20" fromId="56" toId="123">
</dataflow>
<dataflow id="545" from="norm_output_36_addr" to="store_ln20" fromId="59" toId="123">
</dataflow>
<dataflow id="546" from="bitcast_ln20" to="muxLogicRAMData_to_store_ln20" fromId="56" toId="125">
</dataflow>
<dataflow id="547" from="norm_output_35_addr" to="muxLogicRAMAddr_to_store_ln20" fromId="58" toId="126">
</dataflow>
<dataflow id="548" from="bitcast_ln20" to="store_ln20" fromId="56" toId="127">
</dataflow>
<dataflow id="549" from="norm_output_35_addr" to="store_ln20" fromId="58" toId="127">
</dataflow>
<dataflow id="550" from="bitcast_ln20" to="muxLogicRAMData_to_store_ln20" fromId="56" toId="129">
</dataflow>
<dataflow id="551" from="norm_output_addr" to="muxLogicRAMAddr_to_store_ln20" fromId="57" toId="130">
</dataflow>
<dataflow id="552" from="bitcast_ln20" to="store_ln20" fromId="56" toId="131">
</dataflow>
<dataflow id="553" from="norm_output_addr" to="store_ln20" fromId="57" toId="131">
</dataflow>
<dataflow id="554" from="bitcast_ln20" to="muxLogicRAMData_to_store_ln20" fromId="56" toId="133">
</dataflow>
<dataflow id="555" from="llama_layer_norm_output" to="muxLogicRAMAddr_to_store_ln20" fromId="72" toId="134">
</dataflow>
<dataflow id="556" from="bitcast_ln20" to="store_ln20" fromId="56" toId="135">
</dataflow>
<dataflow id="557" from="llama_layer_norm_output" to="store_ln20" fromId="72" toId="135">
</dataflow>
<dataflow id="558" from="icmp_ln18" to="StgValue_2" fromId="43" toId="2">
</dataflow>
<dataflow id="559" from="trunc_ln18" to="StgValue_3" fromId="45" toId="3">
</dataflow>
</dataflows>


</stg>
