#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* Red */
#define Red__0__DM__MASK 0x38000u
#define Red__0__DM__SHIFT 15
#define Red__0__DR CYREG_PRT1_DR
#define Red__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Red__0__HSIOM_MASK 0x00F00000u
#define Red__0__HSIOM_SHIFT 20u
#define Red__0__INTCFG CYREG_PRT1_INTCFG
#define Red__0__INTSTAT CYREG_PRT1_INTSTAT
#define Red__0__MASK 0x20u
#define Red__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Red__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Red__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Red__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Red__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Red__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Red__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Red__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Red__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Red__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Red__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Red__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Red__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Red__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Red__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Red__0__PC CYREG_PRT1_PC
#define Red__0__PC2 CYREG_PRT1_PC2
#define Red__0__PORT 1u
#define Red__0__PS CYREG_PRT1_PS
#define Red__0__SHIFT 5
#define Red__DR CYREG_PRT1_DR
#define Red__INTCFG CYREG_PRT1_INTCFG
#define Red__INTSTAT CYREG_PRT1_INTSTAT
#define Red__MASK 0x20u
#define Red__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Red__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Red__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Red__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Red__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Red__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Red__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Red__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Red__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Red__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Red__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Red__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Red__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Red__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Red__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Red__PC CYREG_PRT1_PC
#define Red__PC2 CYREG_PRT1_PC2
#define Red__PORT 1u
#define Red__PS CYREG_PRT1_PS
#define Red__SHIFT 5

/* Green */
#define Green__0__DM__MASK 0x7000u
#define Green__0__DM__SHIFT 12
#define Green__0__DR CYREG_PRT1_DR
#define Green__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Green__0__HSIOM_MASK 0x000F0000u
#define Green__0__HSIOM_SHIFT 16u
#define Green__0__INTCFG CYREG_PRT1_INTCFG
#define Green__0__INTSTAT CYREG_PRT1_INTSTAT
#define Green__0__MASK 0x10u
#define Green__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Green__0__OUT_SEL_SHIFT 8u
#define Green__0__OUT_SEL_VAL 0u
#define Green__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Green__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Green__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Green__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Green__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Green__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Green__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Green__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Green__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Green__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Green__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Green__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Green__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Green__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Green__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Green__0__PC CYREG_PRT1_PC
#define Green__0__PC2 CYREG_PRT1_PC2
#define Green__0__PORT 1u
#define Green__0__PS CYREG_PRT1_PS
#define Green__0__SHIFT 4
#define Green__DR CYREG_PRT1_DR
#define Green__INTCFG CYREG_PRT1_INTCFG
#define Green__INTSTAT CYREG_PRT1_INTSTAT
#define Green__MASK 0x10u
#define Green__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Green__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Green__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Green__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Green__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Green__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Green__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Green__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Green__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Green__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Green__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Green__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Green__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Green__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Green__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Green__PC CYREG_PRT1_PC
#define Green__PC2 CYREG_PRT1_PC2
#define Green__PORT 1u
#define Green__PS CYREG_PRT1_PS
#define Green__SHIFT 4

/* Yellow */
#define Yellow__0__DM__MASK 0x1C0000u
#define Yellow__0__DM__SHIFT 18
#define Yellow__0__DR CYREG_PRT1_DR
#define Yellow__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Yellow__0__HSIOM_MASK 0x0F000000u
#define Yellow__0__HSIOM_SHIFT 24u
#define Yellow__0__INTCFG CYREG_PRT1_INTCFG
#define Yellow__0__INTSTAT CYREG_PRT1_INTSTAT
#define Yellow__0__MASK 0x40u
#define Yellow__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Yellow__0__OUT_SEL_SHIFT 12u
#define Yellow__0__OUT_SEL_VAL 3u
#define Yellow__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Yellow__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Yellow__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Yellow__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Yellow__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Yellow__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Yellow__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Yellow__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Yellow__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Yellow__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Yellow__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Yellow__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Yellow__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Yellow__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Yellow__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Yellow__0__PC CYREG_PRT1_PC
#define Yellow__0__PC2 CYREG_PRT1_PC2
#define Yellow__0__PORT 1u
#define Yellow__0__PS CYREG_PRT1_PS
#define Yellow__0__SHIFT 6
#define Yellow__DR CYREG_PRT1_DR
#define Yellow__INTCFG CYREG_PRT1_INTCFG
#define Yellow__INTSTAT CYREG_PRT1_INTSTAT
#define Yellow__MASK 0x40u
#define Yellow__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Yellow__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Yellow__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Yellow__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Yellow__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Yellow__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Yellow__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Yellow__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Yellow__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Yellow__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Yellow__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Yellow__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Yellow__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Yellow__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Yellow__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Yellow__PC CYREG_PRT1_PC
#define Yellow__PC2 CYREG_PRT1_PC2
#define Yellow__PORT 1u
#define Yellow__PS CYREG_PRT1_PS
#define Yellow__SHIFT 6

/* FPGA_EN */
#define FPGA_EN__0__DM__MASK 0xE00u
#define FPGA_EN__0__DM__SHIFT 9
#define FPGA_EN__0__DR CYREG_PRT1_DR
#define FPGA_EN__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define FPGA_EN__0__HSIOM_MASK 0x0000F000u
#define FPGA_EN__0__HSIOM_SHIFT 12u
#define FPGA_EN__0__INTCFG CYREG_PRT1_INTCFG
#define FPGA_EN__0__INTSTAT CYREG_PRT1_INTSTAT
#define FPGA_EN__0__MASK 0x08u
#define FPGA_EN__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define FPGA_EN__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define FPGA_EN__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define FPGA_EN__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define FPGA_EN__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define FPGA_EN__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define FPGA_EN__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define FPGA_EN__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define FPGA_EN__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define FPGA_EN__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define FPGA_EN__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define FPGA_EN__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define FPGA_EN__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define FPGA_EN__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define FPGA_EN__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define FPGA_EN__0__PC CYREG_PRT1_PC
#define FPGA_EN__0__PC2 CYREG_PRT1_PC2
#define FPGA_EN__0__PORT 1u
#define FPGA_EN__0__PS CYREG_PRT1_PS
#define FPGA_EN__0__SHIFT 3
#define FPGA_EN__DR CYREG_PRT1_DR
#define FPGA_EN__INTCFG CYREG_PRT1_INTCFG
#define FPGA_EN__INTSTAT CYREG_PRT1_INTSTAT
#define FPGA_EN__MASK 0x08u
#define FPGA_EN__PA__CFG0 CYREG_UDB_PA1_CFG0
#define FPGA_EN__PA__CFG1 CYREG_UDB_PA1_CFG1
#define FPGA_EN__PA__CFG10 CYREG_UDB_PA1_CFG10
#define FPGA_EN__PA__CFG11 CYREG_UDB_PA1_CFG11
#define FPGA_EN__PA__CFG12 CYREG_UDB_PA1_CFG12
#define FPGA_EN__PA__CFG13 CYREG_UDB_PA1_CFG13
#define FPGA_EN__PA__CFG14 CYREG_UDB_PA1_CFG14
#define FPGA_EN__PA__CFG2 CYREG_UDB_PA1_CFG2
#define FPGA_EN__PA__CFG3 CYREG_UDB_PA1_CFG3
#define FPGA_EN__PA__CFG4 CYREG_UDB_PA1_CFG4
#define FPGA_EN__PA__CFG5 CYREG_UDB_PA1_CFG5
#define FPGA_EN__PA__CFG6 CYREG_UDB_PA1_CFG6
#define FPGA_EN__PA__CFG7 CYREG_UDB_PA1_CFG7
#define FPGA_EN__PA__CFG8 CYREG_UDB_PA1_CFG8
#define FPGA_EN__PA__CFG9 CYREG_UDB_PA1_CFG9
#define FPGA_EN__PC CYREG_PRT1_PC
#define FPGA_EN__PC2 CYREG_PRT1_PC2
#define FPGA_EN__PORT 1u
#define FPGA_EN__PS CYREG_PRT1_PS
#define FPGA_EN__SHIFT 3

/* PCComms_rx */
#define PCComms_rx__0__DM__MASK 0x07u
#define PCComms_rx__0__DM__SHIFT 0
#define PCComms_rx__0__DR CYREG_PRT4_DR
#define PCComms_rx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define PCComms_rx__0__HSIOM_MASK 0x0000000Fu
#define PCComms_rx__0__HSIOM_SHIFT 0u
#define PCComms_rx__0__INTCFG CYREG_PRT4_INTCFG
#define PCComms_rx__0__INTSTAT CYREG_PRT4_INTSTAT
#define PCComms_rx__0__MASK 0x01u
#define PCComms_rx__0__PC CYREG_PRT4_PC
#define PCComms_rx__0__PC2 CYREG_PRT4_PC2
#define PCComms_rx__0__PORT 4u
#define PCComms_rx__0__PS CYREG_PRT4_PS
#define PCComms_rx__0__SHIFT 0
#define PCComms_rx__DR CYREG_PRT4_DR
#define PCComms_rx__INTCFG CYREG_PRT4_INTCFG
#define PCComms_rx__INTSTAT CYREG_PRT4_INTSTAT
#define PCComms_rx__MASK 0x01u
#define PCComms_rx__PC CYREG_PRT4_PC
#define PCComms_rx__PC2 CYREG_PRT4_PC2
#define PCComms_rx__PORT 4u
#define PCComms_rx__PS CYREG_PRT4_PS
#define PCComms_rx__SHIFT 0

/* PCComms_SCB */
#define PCComms_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define PCComms_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define PCComms_SCB__CTRL CYREG_SCB0_CTRL
#define PCComms_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define PCComms_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define PCComms_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define PCComms_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define PCComms_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define PCComms_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define PCComms_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define PCComms_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define PCComms_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define PCComms_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define PCComms_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define PCComms_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define PCComms_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define PCComms_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define PCComms_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define PCComms_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define PCComms_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define PCComms_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define PCComms_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define PCComms_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define PCComms_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define PCComms_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define PCComms_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define PCComms_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define PCComms_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define PCComms_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define PCComms_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define PCComms_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define PCComms_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define PCComms_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define PCComms_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define PCComms_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define PCComms_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define PCComms_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define PCComms_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define PCComms_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define PCComms_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define PCComms_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define PCComms_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define PCComms_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define PCComms_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define PCComms_SCB__INTR_M CYREG_SCB0_INTR_M
#define PCComms_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define PCComms_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define PCComms_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define PCComms_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define PCComms_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define PCComms_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define PCComms_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define PCComms_SCB__INTR_S CYREG_SCB0_INTR_S
#define PCComms_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define PCComms_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define PCComms_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define PCComms_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define PCComms_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define PCComms_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define PCComms_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define PCComms_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define PCComms_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define PCComms_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define PCComms_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define PCComms_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define PCComms_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define PCComms_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define PCComms_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define PCComms_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define PCComms_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define PCComms_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define PCComms_SCB__SS0_POSISTION 0u
#define PCComms_SCB__SS1_POSISTION 1u
#define PCComms_SCB__SS2_POSISTION 2u
#define PCComms_SCB__SS3_POSISTION 3u
#define PCComms_SCB__STATUS CYREG_SCB0_STATUS
#define PCComms_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define PCComms_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define PCComms_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define PCComms_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define PCComms_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define PCComms_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define PCComms_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define PCComms_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* PCComms_SCB_IRQ */
#define PCComms_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define PCComms_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define PCComms_SCB_IRQ__INTC_MASK 0x400u
#define PCComms_SCB_IRQ__INTC_NUMBER 10u
#define PCComms_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define PCComms_SCB_IRQ__INTC_PRIOR_NUM 3u
#define PCComms_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define PCComms_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define PCComms_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* PCComms_SCBCLK */
#define PCComms_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define PCComms_SCBCLK__ENABLE CYREG_CLK_DIVIDER_A00
#define PCComms_SCBCLK__ENABLE_MASK 0x80000000u
#define PCComms_SCBCLK__MASK 0x80000000u
#define PCComms_SCBCLK__REGISTER CYREG_CLK_DIVIDER_A00

/* PCComms_tx */
#define PCComms_tx__0__DM__MASK 0x38u
#define PCComms_tx__0__DM__SHIFT 3
#define PCComms_tx__0__DR CYREG_PRT4_DR
#define PCComms_tx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define PCComms_tx__0__HSIOM_MASK 0x000000F0u
#define PCComms_tx__0__HSIOM_SHIFT 4u
#define PCComms_tx__0__INTCFG CYREG_PRT4_INTCFG
#define PCComms_tx__0__INTSTAT CYREG_PRT4_INTSTAT
#define PCComms_tx__0__MASK 0x02u
#define PCComms_tx__0__PC CYREG_PRT4_PC
#define PCComms_tx__0__PC2 CYREG_PRT4_PC2
#define PCComms_tx__0__PORT 4u
#define PCComms_tx__0__PS CYREG_PRT4_PS
#define PCComms_tx__0__SHIFT 1
#define PCComms_tx__DR CYREG_PRT4_DR
#define PCComms_tx__INTCFG CYREG_PRT4_INTCFG
#define PCComms_tx__INTSTAT CYREG_PRT4_INTSTAT
#define PCComms_tx__MASK 0x02u
#define PCComms_tx__PC CYREG_PRT4_PC
#define PCComms_tx__PC2 CYREG_PRT4_PC2
#define PCComms_tx__PORT 4u
#define PCComms_tx__PS CYREG_PRT4_PS
#define PCComms_tx__SHIFT 1

/* Timer_1_TimerUDB */
#define Timer_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_1_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_1_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_1_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_1_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_UDB_W8_MSK_03
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_03
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_03
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_UDB_W8_ST_03
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG CYREG_UDB_W32_CTL_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_A0_REG CYREG_UDB_W32_A0_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_A1_REG CYREG_UDB_W32_A1_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_D0_REG CYREG_UDB_W32_D0_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_D1_REG CYREG_UDB_W32_D1_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_F0_REG CYREG_UDB_W32_F0_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__32BIT_F1_REG CYREG_UDB_W32_F1_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_UDB_W8_A0_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_UDB_W8_A1_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_UDB_W8_D0_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_UDB_W8_D1_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_UDB_W8_F0_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_UDB_W8_F1_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define Timer_1_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_UDB_W16_A0_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_UDB_W16_A1_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_UDB_W16_D0_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_UDB_W16_D1_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_UDB_W16_F0_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_UDB_W16_F1_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_UDB_CAT16_A_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_UDB_W8_A0_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_UDB_W8_A1_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_UDB_CAT16_D_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_UDB_W8_D0_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_UDB_W8_D1_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_UDB_CAT16_F_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_UDB_W8_F0_01
#define Timer_1_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_UDB_W8_F1_01
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_UDB_CAT16_A_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_UDB_W8_A0_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_UDB_W8_A1_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_UDB_CAT16_D_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_UDB_W8_D0_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_UDB_W8_D1_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_UDB_CAT16_F_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_UDB_W8_F0_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_UDB_W8_F1_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Timer_1_TimerUDB_sT32_timerdp_u2__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Timer_1_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_UDB_CAT16_A_03
#define Timer_1_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_UDB_W8_A0_03
#define Timer_1_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_UDB_W8_A1_03
#define Timer_1_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_UDB_CAT16_D_03
#define Timer_1_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_UDB_W8_D0_03
#define Timer_1_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_UDB_W8_D1_03
#define Timer_1_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define Timer_1_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_UDB_CAT16_F_03
#define Timer_1_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_UDB_W8_F0_03
#define Timer_1_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_UDB_W8_F1_03
#define Timer_1_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define Timer_1_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03

/* Limit_LS */
#define Limit_LS__0__DM__MASK 0x1C0u
#define Limit_LS__0__DM__SHIFT 6
#define Limit_LS__0__DR CYREG_PRT2_DR
#define Limit_LS__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Limit_LS__0__HSIOM_MASK 0x00000F00u
#define Limit_LS__0__HSIOM_SHIFT 8u
#define Limit_LS__0__INTCFG CYREG_PRT2_INTCFG
#define Limit_LS__0__INTSTAT CYREG_PRT2_INTSTAT
#define Limit_LS__0__MASK 0x04u
#define Limit_LS__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Limit_LS__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Limit_LS__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Limit_LS__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Limit_LS__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Limit_LS__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Limit_LS__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Limit_LS__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Limit_LS__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Limit_LS__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Limit_LS__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Limit_LS__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Limit_LS__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Limit_LS__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Limit_LS__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Limit_LS__0__PC CYREG_PRT2_PC
#define Limit_LS__0__PC2 CYREG_PRT2_PC2
#define Limit_LS__0__PORT 2u
#define Limit_LS__0__PS CYREG_PRT2_PS
#define Limit_LS__0__SHIFT 2
#define Limit_LS__DR CYREG_PRT2_DR
#define Limit_LS__INTCFG CYREG_PRT2_INTCFG
#define Limit_LS__INTSTAT CYREG_PRT2_INTSTAT
#define Limit_LS__MASK 0x04u
#define Limit_LS__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Limit_LS__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Limit_LS__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Limit_LS__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Limit_LS__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Limit_LS__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Limit_LS__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Limit_LS__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Limit_LS__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Limit_LS__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Limit_LS__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Limit_LS__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Limit_LS__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Limit_LS__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Limit_LS__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Limit_LS__PC CYREG_PRT2_PC
#define Limit_LS__PC2 CYREG_PRT2_PC2
#define Limit_LS__PORT 2u
#define Limit_LS__PS CYREG_PRT2_PS
#define Limit_LS__SHIFT 2

/* Limit_LT */
#define Limit_LT__0__DM__MASK 0x07u
#define Limit_LT__0__DM__SHIFT 0
#define Limit_LT__0__DR CYREG_PRT2_DR
#define Limit_LT__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Limit_LT__0__HSIOM_MASK 0x0000000Fu
#define Limit_LT__0__HSIOM_SHIFT 0u
#define Limit_LT__0__INTCFG CYREG_PRT2_INTCFG
#define Limit_LT__0__INTSTAT CYREG_PRT2_INTSTAT
#define Limit_LT__0__MASK 0x01u
#define Limit_LT__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Limit_LT__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Limit_LT__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Limit_LT__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Limit_LT__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Limit_LT__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Limit_LT__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Limit_LT__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Limit_LT__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Limit_LT__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Limit_LT__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Limit_LT__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Limit_LT__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Limit_LT__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Limit_LT__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Limit_LT__0__PC CYREG_PRT2_PC
#define Limit_LT__0__PC2 CYREG_PRT2_PC2
#define Limit_LT__0__PORT 2u
#define Limit_LT__0__PS CYREG_PRT2_PS
#define Limit_LT__0__SHIFT 0
#define Limit_LT__DR CYREG_PRT2_DR
#define Limit_LT__INTCFG CYREG_PRT2_INTCFG
#define Limit_LT__INTSTAT CYREG_PRT2_INTSTAT
#define Limit_LT__MASK 0x01u
#define Limit_LT__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Limit_LT__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Limit_LT__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Limit_LT__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Limit_LT__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Limit_LT__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Limit_LT__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Limit_LT__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Limit_LT__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Limit_LT__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Limit_LT__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Limit_LT__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Limit_LT__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Limit_LT__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Limit_LT__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Limit_LT__PC CYREG_PRT2_PC
#define Limit_LT__PC2 CYREG_PRT2_PC2
#define Limit_LT__PORT 2u
#define Limit_LT__PS CYREG_PRT2_PS
#define Limit_LT__SHIFT 0

/* Limit_RS */
#define Limit_RS__0__DM__MASK 0xE00u
#define Limit_RS__0__DM__SHIFT 9
#define Limit_RS__0__DR CYREG_PRT2_DR
#define Limit_RS__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Limit_RS__0__HSIOM_MASK 0x0000F000u
#define Limit_RS__0__HSIOM_SHIFT 12u
#define Limit_RS__0__INTCFG CYREG_PRT2_INTCFG
#define Limit_RS__0__INTSTAT CYREG_PRT2_INTSTAT
#define Limit_RS__0__MASK 0x08u
#define Limit_RS__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Limit_RS__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Limit_RS__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Limit_RS__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Limit_RS__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Limit_RS__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Limit_RS__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Limit_RS__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Limit_RS__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Limit_RS__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Limit_RS__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Limit_RS__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Limit_RS__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Limit_RS__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Limit_RS__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Limit_RS__0__PC CYREG_PRT2_PC
#define Limit_RS__0__PC2 CYREG_PRT2_PC2
#define Limit_RS__0__PORT 2u
#define Limit_RS__0__PS CYREG_PRT2_PS
#define Limit_RS__0__SHIFT 3
#define Limit_RS__DR CYREG_PRT2_DR
#define Limit_RS__INTCFG CYREG_PRT2_INTCFG
#define Limit_RS__INTSTAT CYREG_PRT2_INTSTAT
#define Limit_RS__MASK 0x08u
#define Limit_RS__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Limit_RS__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Limit_RS__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Limit_RS__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Limit_RS__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Limit_RS__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Limit_RS__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Limit_RS__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Limit_RS__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Limit_RS__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Limit_RS__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Limit_RS__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Limit_RS__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Limit_RS__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Limit_RS__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Limit_RS__PC CYREG_PRT2_PC
#define Limit_RS__PC2 CYREG_PRT2_PC2
#define Limit_RS__PORT 2u
#define Limit_RS__PS CYREG_PRT2_PS
#define Limit_RS__SHIFT 3

/* Limit_RT */
#define Limit_RT__0__DM__MASK 0x38u
#define Limit_RT__0__DM__SHIFT 3
#define Limit_RT__0__DR CYREG_PRT2_DR
#define Limit_RT__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Limit_RT__0__HSIOM_MASK 0x000000F0u
#define Limit_RT__0__HSIOM_SHIFT 4u
#define Limit_RT__0__INTCFG CYREG_PRT2_INTCFG
#define Limit_RT__0__INTSTAT CYREG_PRT2_INTSTAT
#define Limit_RT__0__MASK 0x02u
#define Limit_RT__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Limit_RT__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Limit_RT__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Limit_RT__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Limit_RT__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Limit_RT__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Limit_RT__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Limit_RT__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Limit_RT__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Limit_RT__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Limit_RT__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Limit_RT__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Limit_RT__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Limit_RT__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Limit_RT__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Limit_RT__0__PC CYREG_PRT2_PC
#define Limit_RT__0__PC2 CYREG_PRT2_PC2
#define Limit_RT__0__PORT 2u
#define Limit_RT__0__PS CYREG_PRT2_PS
#define Limit_RT__0__SHIFT 1
#define Limit_RT__DR CYREG_PRT2_DR
#define Limit_RT__INTCFG CYREG_PRT2_INTCFG
#define Limit_RT__INTSTAT CYREG_PRT2_INTSTAT
#define Limit_RT__MASK 0x02u
#define Limit_RT__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Limit_RT__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Limit_RT__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Limit_RT__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Limit_RT__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Limit_RT__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Limit_RT__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Limit_RT__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Limit_RT__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Limit_RT__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Limit_RT__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Limit_RT__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Limit_RT__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Limit_RT__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Limit_RT__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Limit_RT__PC CYREG_PRT2_PC
#define Limit_RT__PC2 CYREG_PRT2_PC2
#define Limit_RT__PORT 2u
#define Limit_RT__PS CYREG_PRT2_PS
#define Limit_RT__SHIFT 1

/* MotorComms_rx */
#define MotorComms_rx__0__DM__MASK 0x7000u
#define MotorComms_rx__0__DM__SHIFT 12
#define MotorComms_rx__0__DR CYREG_PRT0_DR
#define MotorComms_rx__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define MotorComms_rx__0__HSIOM_MASK 0x000F0000u
#define MotorComms_rx__0__HSIOM_SHIFT 16u
#define MotorComms_rx__0__INTCFG CYREG_PRT0_INTCFG
#define MotorComms_rx__0__INTSTAT CYREG_PRT0_INTSTAT
#define MotorComms_rx__0__MASK 0x10u
#define MotorComms_rx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define MotorComms_rx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define MotorComms_rx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define MotorComms_rx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define MotorComms_rx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define MotorComms_rx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define MotorComms_rx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define MotorComms_rx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define MotorComms_rx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define MotorComms_rx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define MotorComms_rx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define MotorComms_rx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define MotorComms_rx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define MotorComms_rx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define MotorComms_rx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define MotorComms_rx__0__PC CYREG_PRT0_PC
#define MotorComms_rx__0__PC2 CYREG_PRT0_PC2
#define MotorComms_rx__0__PORT 0u
#define MotorComms_rx__0__PS CYREG_PRT0_PS
#define MotorComms_rx__0__SHIFT 4
#define MotorComms_rx__DR CYREG_PRT0_DR
#define MotorComms_rx__INTCFG CYREG_PRT0_INTCFG
#define MotorComms_rx__INTSTAT CYREG_PRT0_INTSTAT
#define MotorComms_rx__MASK 0x10u
#define MotorComms_rx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define MotorComms_rx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define MotorComms_rx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define MotorComms_rx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define MotorComms_rx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define MotorComms_rx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define MotorComms_rx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define MotorComms_rx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define MotorComms_rx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define MotorComms_rx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define MotorComms_rx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define MotorComms_rx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define MotorComms_rx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define MotorComms_rx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define MotorComms_rx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define MotorComms_rx__PC CYREG_PRT0_PC
#define MotorComms_rx__PC2 CYREG_PRT0_PC2
#define MotorComms_rx__PORT 0u
#define MotorComms_rx__PS CYREG_PRT0_PS
#define MotorComms_rx__SHIFT 4

/* MotorComms_SCB */
#define MotorComms_SCB__BIST_CONTROL CYREG_SCB1_BIST_CONTROL
#define MotorComms_SCB__BIST_DATA CYREG_SCB1_BIST_DATA
#define MotorComms_SCB__CTRL CYREG_SCB1_CTRL
#define MotorComms_SCB__EZ_DATA00 CYREG_SCB1_EZ_DATA00
#define MotorComms_SCB__EZ_DATA01 CYREG_SCB1_EZ_DATA01
#define MotorComms_SCB__EZ_DATA02 CYREG_SCB1_EZ_DATA02
#define MotorComms_SCB__EZ_DATA03 CYREG_SCB1_EZ_DATA03
#define MotorComms_SCB__EZ_DATA04 CYREG_SCB1_EZ_DATA04
#define MotorComms_SCB__EZ_DATA05 CYREG_SCB1_EZ_DATA05
#define MotorComms_SCB__EZ_DATA06 CYREG_SCB1_EZ_DATA06
#define MotorComms_SCB__EZ_DATA07 CYREG_SCB1_EZ_DATA07
#define MotorComms_SCB__EZ_DATA08 CYREG_SCB1_EZ_DATA08
#define MotorComms_SCB__EZ_DATA09 CYREG_SCB1_EZ_DATA09
#define MotorComms_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define MotorComms_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define MotorComms_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define MotorComms_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define MotorComms_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define MotorComms_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define MotorComms_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define MotorComms_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define MotorComms_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define MotorComms_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define MotorComms_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define MotorComms_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define MotorComms_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define MotorComms_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define MotorComms_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define MotorComms_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define MotorComms_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define MotorComms_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define MotorComms_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define MotorComms_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define MotorComms_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define MotorComms_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define MotorComms_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define MotorComms_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define MotorComms_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define MotorComms_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define MotorComms_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define MotorComms_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define MotorComms_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define MotorComms_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define MotorComms_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define MotorComms_SCB__INTR_M CYREG_SCB1_INTR_M
#define MotorComms_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define MotorComms_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define MotorComms_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define MotorComms_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define MotorComms_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define MotorComms_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define MotorComms_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define MotorComms_SCB__INTR_S CYREG_SCB1_INTR_S
#define MotorComms_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define MotorComms_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define MotorComms_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define MotorComms_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define MotorComms_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define MotorComms_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define MotorComms_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define MotorComms_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define MotorComms_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define MotorComms_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define MotorComms_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define MotorComms_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define MotorComms_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define MotorComms_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define MotorComms_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define MotorComms_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define MotorComms_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define MotorComms_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define MotorComms_SCB__SS0_POSISTION 0u
#define MotorComms_SCB__SS1_POSISTION 1u
#define MotorComms_SCB__SS2_POSISTION 2u
#define MotorComms_SCB__SS3_POSISTION 3u
#define MotorComms_SCB__STATUS CYREG_SCB1_STATUS
#define MotorComms_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define MotorComms_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define MotorComms_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define MotorComms_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define MotorComms_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define MotorComms_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define MotorComms_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define MotorComms_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL

/* MotorComms_SCBCLK */
#define MotorComms_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define MotorComms_SCBCLK__ENABLE CYREG_CLK_DIVIDER_B00
#define MotorComms_SCBCLK__ENABLE_MASK 0x80000000u
#define MotorComms_SCBCLK__MASK 0x80000000u
#define MotorComms_SCBCLK__REGISTER CYREG_CLK_DIVIDER_B00

/* MotorComms_tx */
#define MotorComms_tx__0__DM__MASK 0x38000u
#define MotorComms_tx__0__DM__SHIFT 15
#define MotorComms_tx__0__DR CYREG_PRT0_DR
#define MotorComms_tx__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define MotorComms_tx__0__HSIOM_MASK 0x00F00000u
#define MotorComms_tx__0__HSIOM_SHIFT 20u
#define MotorComms_tx__0__INTCFG CYREG_PRT0_INTCFG
#define MotorComms_tx__0__INTSTAT CYREG_PRT0_INTSTAT
#define MotorComms_tx__0__MASK 0x20u
#define MotorComms_tx__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define MotorComms_tx__0__OUT_SEL_SHIFT 10u
#define MotorComms_tx__0__OUT_SEL_VAL -1u
#define MotorComms_tx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define MotorComms_tx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define MotorComms_tx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define MotorComms_tx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define MotorComms_tx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define MotorComms_tx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define MotorComms_tx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define MotorComms_tx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define MotorComms_tx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define MotorComms_tx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define MotorComms_tx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define MotorComms_tx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define MotorComms_tx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define MotorComms_tx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define MotorComms_tx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define MotorComms_tx__0__PC CYREG_PRT0_PC
#define MotorComms_tx__0__PC2 CYREG_PRT0_PC2
#define MotorComms_tx__0__PORT 0u
#define MotorComms_tx__0__PS CYREG_PRT0_PS
#define MotorComms_tx__0__SHIFT 5
#define MotorComms_tx__DR CYREG_PRT0_DR
#define MotorComms_tx__INTCFG CYREG_PRT0_INTCFG
#define MotorComms_tx__INTSTAT CYREG_PRT0_INTSTAT
#define MotorComms_tx__MASK 0x20u
#define MotorComms_tx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define MotorComms_tx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define MotorComms_tx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define MotorComms_tx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define MotorComms_tx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define MotorComms_tx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define MotorComms_tx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define MotorComms_tx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define MotorComms_tx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define MotorComms_tx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define MotorComms_tx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define MotorComms_tx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define MotorComms_tx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define MotorComms_tx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define MotorComms_tx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define MotorComms_tx__PC CYREG_PRT0_PC
#define MotorComms_tx__PC2 CYREG_PRT0_PC2
#define MotorComms_tx__PORT 0u
#define MotorComms_tx__PS CYREG_PRT0_PS
#define MotorComms_tx__SHIFT 5

/* OpenExhaust */
#define OpenExhaust__0__DM__MASK 0x7000u
#define OpenExhaust__0__DM__SHIFT 12
#define OpenExhaust__0__DR CYREG_PRT3_DR
#define OpenExhaust__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define OpenExhaust__0__HSIOM_MASK 0x000F0000u
#define OpenExhaust__0__HSIOM_SHIFT 16u
#define OpenExhaust__0__INTCFG CYREG_PRT3_INTCFG
#define OpenExhaust__0__INTSTAT CYREG_PRT3_INTSTAT
#define OpenExhaust__0__MASK 0x10u
#define OpenExhaust__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define OpenExhaust__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define OpenExhaust__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define OpenExhaust__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define OpenExhaust__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define OpenExhaust__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define OpenExhaust__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define OpenExhaust__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define OpenExhaust__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define OpenExhaust__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define OpenExhaust__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define OpenExhaust__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define OpenExhaust__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define OpenExhaust__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define OpenExhaust__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define OpenExhaust__0__PC CYREG_PRT3_PC
#define OpenExhaust__0__PC2 CYREG_PRT3_PC2
#define OpenExhaust__0__PORT 3u
#define OpenExhaust__0__PS CYREG_PRT3_PS
#define OpenExhaust__0__SHIFT 4
#define OpenExhaust__DR CYREG_PRT3_DR
#define OpenExhaust__INTCFG CYREG_PRT3_INTCFG
#define OpenExhaust__INTSTAT CYREG_PRT3_INTSTAT
#define OpenExhaust__MASK 0x10u
#define OpenExhaust__PA__CFG0 CYREG_UDB_PA3_CFG0
#define OpenExhaust__PA__CFG1 CYREG_UDB_PA3_CFG1
#define OpenExhaust__PA__CFG10 CYREG_UDB_PA3_CFG10
#define OpenExhaust__PA__CFG11 CYREG_UDB_PA3_CFG11
#define OpenExhaust__PA__CFG12 CYREG_UDB_PA3_CFG12
#define OpenExhaust__PA__CFG13 CYREG_UDB_PA3_CFG13
#define OpenExhaust__PA__CFG14 CYREG_UDB_PA3_CFG14
#define OpenExhaust__PA__CFG2 CYREG_UDB_PA3_CFG2
#define OpenExhaust__PA__CFG3 CYREG_UDB_PA3_CFG3
#define OpenExhaust__PA__CFG4 CYREG_UDB_PA3_CFG4
#define OpenExhaust__PA__CFG5 CYREG_UDB_PA3_CFG5
#define OpenExhaust__PA__CFG6 CYREG_UDB_PA3_CFG6
#define OpenExhaust__PA__CFG7 CYREG_UDB_PA3_CFG7
#define OpenExhaust__PA__CFG8 CYREG_UDB_PA3_CFG8
#define OpenExhaust__PA__CFG9 CYREG_UDB_PA3_CFG9
#define OpenExhaust__PC CYREG_PRT3_PC
#define OpenExhaust__PC2 CYREG_PRT3_PC2
#define OpenExhaust__PORT 3u
#define OpenExhaust__PS CYREG_PRT3_PS
#define OpenExhaust__SHIFT 4

/* CloseExhaust */
#define CloseExhaust__0__DM__MASK 0x1C0000u
#define CloseExhaust__0__DM__SHIFT 18
#define CloseExhaust__0__DR CYREG_PRT3_DR
#define CloseExhaust__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define CloseExhaust__0__HSIOM_MASK 0x0F000000u
#define CloseExhaust__0__HSIOM_SHIFT 24u
#define CloseExhaust__0__INTCFG CYREG_PRT3_INTCFG
#define CloseExhaust__0__INTSTAT CYREG_PRT3_INTSTAT
#define CloseExhaust__0__MASK 0x40u
#define CloseExhaust__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define CloseExhaust__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define CloseExhaust__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define CloseExhaust__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define CloseExhaust__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define CloseExhaust__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define CloseExhaust__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define CloseExhaust__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define CloseExhaust__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define CloseExhaust__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define CloseExhaust__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define CloseExhaust__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define CloseExhaust__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define CloseExhaust__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define CloseExhaust__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define CloseExhaust__0__PC CYREG_PRT3_PC
#define CloseExhaust__0__PC2 CYREG_PRT3_PC2
#define CloseExhaust__0__PORT 3u
#define CloseExhaust__0__PS CYREG_PRT3_PS
#define CloseExhaust__0__SHIFT 6
#define CloseExhaust__DR CYREG_PRT3_DR
#define CloseExhaust__INTCFG CYREG_PRT3_INTCFG
#define CloseExhaust__INTSTAT CYREG_PRT3_INTSTAT
#define CloseExhaust__MASK 0x40u
#define CloseExhaust__PA__CFG0 CYREG_UDB_PA3_CFG0
#define CloseExhaust__PA__CFG1 CYREG_UDB_PA3_CFG1
#define CloseExhaust__PA__CFG10 CYREG_UDB_PA3_CFG10
#define CloseExhaust__PA__CFG11 CYREG_UDB_PA3_CFG11
#define CloseExhaust__PA__CFG12 CYREG_UDB_PA3_CFG12
#define CloseExhaust__PA__CFG13 CYREG_UDB_PA3_CFG13
#define CloseExhaust__PA__CFG14 CYREG_UDB_PA3_CFG14
#define CloseExhaust__PA__CFG2 CYREG_UDB_PA3_CFG2
#define CloseExhaust__PA__CFG3 CYREG_UDB_PA3_CFG3
#define CloseExhaust__PA__CFG4 CYREG_UDB_PA3_CFG4
#define CloseExhaust__PA__CFG5 CYREG_UDB_PA3_CFG5
#define CloseExhaust__PA__CFG6 CYREG_UDB_PA3_CFG6
#define CloseExhaust__PA__CFG7 CYREG_UDB_PA3_CFG7
#define CloseExhaust__PA__CFG8 CYREG_UDB_PA3_CFG8
#define CloseExhaust__PA__CFG9 CYREG_UDB_PA3_CFG9
#define CloseExhaust__PC CYREG_PRT3_PC
#define CloseExhaust__PC2 CYREG_PRT3_PC2
#define CloseExhaust__PORT 3u
#define CloseExhaust__PS CYREG_PRT3_PS
#define CloseExhaust__SHIFT 6

/* OpenPressure */
#define OpenPressure__0__DM__MASK 0xE00u
#define OpenPressure__0__DM__SHIFT 9
#define OpenPressure__0__DR CYREG_PRT3_DR
#define OpenPressure__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define OpenPressure__0__HSIOM_MASK 0x0000F000u
#define OpenPressure__0__HSIOM_SHIFT 12u
#define OpenPressure__0__INTCFG CYREG_PRT3_INTCFG
#define OpenPressure__0__INTSTAT CYREG_PRT3_INTSTAT
#define OpenPressure__0__MASK 0x08u
#define OpenPressure__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define OpenPressure__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define OpenPressure__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define OpenPressure__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define OpenPressure__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define OpenPressure__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define OpenPressure__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define OpenPressure__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define OpenPressure__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define OpenPressure__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define OpenPressure__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define OpenPressure__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define OpenPressure__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define OpenPressure__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define OpenPressure__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define OpenPressure__0__PC CYREG_PRT3_PC
#define OpenPressure__0__PC2 CYREG_PRT3_PC2
#define OpenPressure__0__PORT 3u
#define OpenPressure__0__PS CYREG_PRT3_PS
#define OpenPressure__0__SHIFT 3
#define OpenPressure__DR CYREG_PRT3_DR
#define OpenPressure__INTCFG CYREG_PRT3_INTCFG
#define OpenPressure__INTSTAT CYREG_PRT3_INTSTAT
#define OpenPressure__MASK 0x08u
#define OpenPressure__PA__CFG0 CYREG_UDB_PA3_CFG0
#define OpenPressure__PA__CFG1 CYREG_UDB_PA3_CFG1
#define OpenPressure__PA__CFG10 CYREG_UDB_PA3_CFG10
#define OpenPressure__PA__CFG11 CYREG_UDB_PA3_CFG11
#define OpenPressure__PA__CFG12 CYREG_UDB_PA3_CFG12
#define OpenPressure__PA__CFG13 CYREG_UDB_PA3_CFG13
#define OpenPressure__PA__CFG14 CYREG_UDB_PA3_CFG14
#define OpenPressure__PA__CFG2 CYREG_UDB_PA3_CFG2
#define OpenPressure__PA__CFG3 CYREG_UDB_PA3_CFG3
#define OpenPressure__PA__CFG4 CYREG_UDB_PA3_CFG4
#define OpenPressure__PA__CFG5 CYREG_UDB_PA3_CFG5
#define OpenPressure__PA__CFG6 CYREG_UDB_PA3_CFG6
#define OpenPressure__PA__CFG7 CYREG_UDB_PA3_CFG7
#define OpenPressure__PA__CFG8 CYREG_UDB_PA3_CFG8
#define OpenPressure__PA__CFG9 CYREG_UDB_PA3_CFG9
#define OpenPressure__PC CYREG_PRT3_PC
#define OpenPressure__PC2 CYREG_PRT3_PC2
#define OpenPressure__PORT 3u
#define OpenPressure__PS CYREG_PRT3_PS
#define OpenPressure__SHIFT 3

/* ClosePressure */
#define ClosePressure__0__DM__MASK 0x38000u
#define ClosePressure__0__DM__SHIFT 15
#define ClosePressure__0__DR CYREG_PRT3_DR
#define ClosePressure__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define ClosePressure__0__HSIOM_MASK 0x00F00000u
#define ClosePressure__0__HSIOM_SHIFT 20u
#define ClosePressure__0__INTCFG CYREG_PRT3_INTCFG
#define ClosePressure__0__INTSTAT CYREG_PRT3_INTSTAT
#define ClosePressure__0__MASK 0x20u
#define ClosePressure__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define ClosePressure__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define ClosePressure__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define ClosePressure__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define ClosePressure__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define ClosePressure__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define ClosePressure__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define ClosePressure__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define ClosePressure__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define ClosePressure__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define ClosePressure__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define ClosePressure__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define ClosePressure__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define ClosePressure__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define ClosePressure__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define ClosePressure__0__PC CYREG_PRT3_PC
#define ClosePressure__0__PC2 CYREG_PRT3_PC2
#define ClosePressure__0__PORT 3u
#define ClosePressure__0__PS CYREG_PRT3_PS
#define ClosePressure__0__SHIFT 5
#define ClosePressure__DR CYREG_PRT3_DR
#define ClosePressure__INTCFG CYREG_PRT3_INTCFG
#define ClosePressure__INTSTAT CYREG_PRT3_INTSTAT
#define ClosePressure__MASK 0x20u
#define ClosePressure__PA__CFG0 CYREG_UDB_PA3_CFG0
#define ClosePressure__PA__CFG1 CYREG_UDB_PA3_CFG1
#define ClosePressure__PA__CFG10 CYREG_UDB_PA3_CFG10
#define ClosePressure__PA__CFG11 CYREG_UDB_PA3_CFG11
#define ClosePressure__PA__CFG12 CYREG_UDB_PA3_CFG12
#define ClosePressure__PA__CFG13 CYREG_UDB_PA3_CFG13
#define ClosePressure__PA__CFG14 CYREG_UDB_PA3_CFG14
#define ClosePressure__PA__CFG2 CYREG_UDB_PA3_CFG2
#define ClosePressure__PA__CFG3 CYREG_UDB_PA3_CFG3
#define ClosePressure__PA__CFG4 CYREG_UDB_PA3_CFG4
#define ClosePressure__PA__CFG5 CYREG_UDB_PA3_CFG5
#define ClosePressure__PA__CFG6 CYREG_UDB_PA3_CFG6
#define ClosePressure__PA__CFG7 CYREG_UDB_PA3_CFG7
#define ClosePressure__PA__CFG8 CYREG_UDB_PA3_CFG8
#define ClosePressure__PA__CFG9 CYREG_UDB_PA3_CFG9
#define ClosePressure__PC CYREG_PRT3_PC
#define ClosePressure__PC2 CYREG_PRT3_PC2
#define ClosePressure__PORT 3u
#define ClosePressure__PS CYREG_PRT3_PS
#define ClosePressure__SHIFT 5

/* Pause_Register */
#define Pause_Register_Sync_ctrl_reg__0__MASK 0x01u
#define Pause_Register_Sync_ctrl_reg__0__POS 0
#define Pause_Register_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define Pause_Register_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL_03
#define Pause_Register_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define Pause_Register_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL_03
#define Pause_Register_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define Pause_Register_Sync_ctrl_reg__MASK 0x01u
#define Pause_Register_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define Pause_Register_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define Pause_Register_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK_03

/* MotorControl1EN */
#define MotorControl1EN__0__DM__MASK 0x1C0000u
#define MotorControl1EN__0__DM__SHIFT 18
#define MotorControl1EN__0__DR CYREG_PRT0_DR
#define MotorControl1EN__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define MotorControl1EN__0__HSIOM_MASK 0x0F000000u
#define MotorControl1EN__0__HSIOM_SHIFT 24u
#define MotorControl1EN__0__INTCFG CYREG_PRT0_INTCFG
#define MotorControl1EN__0__INTSTAT CYREG_PRT0_INTSTAT
#define MotorControl1EN__0__MASK 0x40u
#define MotorControl1EN__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define MotorControl1EN__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define MotorControl1EN__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define MotorControl1EN__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define MotorControl1EN__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define MotorControl1EN__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define MotorControl1EN__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define MotorControl1EN__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define MotorControl1EN__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define MotorControl1EN__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define MotorControl1EN__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define MotorControl1EN__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define MotorControl1EN__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define MotorControl1EN__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define MotorControl1EN__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define MotorControl1EN__0__PC CYREG_PRT0_PC
#define MotorControl1EN__0__PC2 CYREG_PRT0_PC2
#define MotorControl1EN__0__PORT 0u
#define MotorControl1EN__0__PS CYREG_PRT0_PS
#define MotorControl1EN__0__SHIFT 6
#define MotorControl1EN__DR CYREG_PRT0_DR
#define MotorControl1EN__INTCFG CYREG_PRT0_INTCFG
#define MotorControl1EN__INTSTAT CYREG_PRT0_INTSTAT
#define MotorControl1EN__MASK 0x40u
#define MotorControl1EN__PA__CFG0 CYREG_UDB_PA0_CFG0
#define MotorControl1EN__PA__CFG1 CYREG_UDB_PA0_CFG1
#define MotorControl1EN__PA__CFG10 CYREG_UDB_PA0_CFG10
#define MotorControl1EN__PA__CFG11 CYREG_UDB_PA0_CFG11
#define MotorControl1EN__PA__CFG12 CYREG_UDB_PA0_CFG12
#define MotorControl1EN__PA__CFG13 CYREG_UDB_PA0_CFG13
#define MotorControl1EN__PA__CFG14 CYREG_UDB_PA0_CFG14
#define MotorControl1EN__PA__CFG2 CYREG_UDB_PA0_CFG2
#define MotorControl1EN__PA__CFG3 CYREG_UDB_PA0_CFG3
#define MotorControl1EN__PA__CFG4 CYREG_UDB_PA0_CFG4
#define MotorControl1EN__PA__CFG5 CYREG_UDB_PA0_CFG5
#define MotorControl1EN__PA__CFG6 CYREG_UDB_PA0_CFG6
#define MotorControl1EN__PA__CFG7 CYREG_UDB_PA0_CFG7
#define MotorControl1EN__PA__CFG8 CYREG_UDB_PA0_CFG8
#define MotorControl1EN__PA__CFG9 CYREG_UDB_PA0_CFG9
#define MotorControl1EN__PC CYREG_PRT0_PC
#define MotorControl1EN__PC2 CYREG_PRT0_PC2
#define MotorControl1EN__PORT 0u
#define MotorControl1EN__PS CYREG_PRT0_PS
#define MotorControl1EN__SHIFT 6

/* MotorControl2EN */
#define MotorControl2EN__0__DM__MASK 0xE00000u
#define MotorControl2EN__0__DM__SHIFT 21
#define MotorControl2EN__0__DR CYREG_PRT0_DR
#define MotorControl2EN__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define MotorControl2EN__0__HSIOM_MASK 0xF0000000u
#define MotorControl2EN__0__HSIOM_SHIFT 28u
#define MotorControl2EN__0__INTCFG CYREG_PRT0_INTCFG
#define MotorControl2EN__0__INTSTAT CYREG_PRT0_INTSTAT
#define MotorControl2EN__0__MASK 0x80u
#define MotorControl2EN__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define MotorControl2EN__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define MotorControl2EN__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define MotorControl2EN__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define MotorControl2EN__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define MotorControl2EN__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define MotorControl2EN__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define MotorControl2EN__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define MotorControl2EN__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define MotorControl2EN__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define MotorControl2EN__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define MotorControl2EN__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define MotorControl2EN__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define MotorControl2EN__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define MotorControl2EN__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define MotorControl2EN__0__PC CYREG_PRT0_PC
#define MotorControl2EN__0__PC2 CYREG_PRT0_PC2
#define MotorControl2EN__0__PORT 0u
#define MotorControl2EN__0__PS CYREG_PRT0_PS
#define MotorControl2EN__0__SHIFT 7
#define MotorControl2EN__DR CYREG_PRT0_DR
#define MotorControl2EN__INTCFG CYREG_PRT0_INTCFG
#define MotorControl2EN__INTSTAT CYREG_PRT0_INTSTAT
#define MotorControl2EN__MASK 0x80u
#define MotorControl2EN__PA__CFG0 CYREG_UDB_PA0_CFG0
#define MotorControl2EN__PA__CFG1 CYREG_UDB_PA0_CFG1
#define MotorControl2EN__PA__CFG10 CYREG_UDB_PA0_CFG10
#define MotorControl2EN__PA__CFG11 CYREG_UDB_PA0_CFG11
#define MotorControl2EN__PA__CFG12 CYREG_UDB_PA0_CFG12
#define MotorControl2EN__PA__CFG13 CYREG_UDB_PA0_CFG13
#define MotorControl2EN__PA__CFG14 CYREG_UDB_PA0_CFG14
#define MotorControl2EN__PA__CFG2 CYREG_UDB_PA0_CFG2
#define MotorControl2EN__PA__CFG3 CYREG_UDB_PA0_CFG3
#define MotorControl2EN__PA__CFG4 CYREG_UDB_PA0_CFG4
#define MotorControl2EN__PA__CFG5 CYREG_UDB_PA0_CFG5
#define MotorControl2EN__PA__CFG6 CYREG_UDB_PA0_CFG6
#define MotorControl2EN__PA__CFG7 CYREG_UDB_PA0_CFG7
#define MotorControl2EN__PA__CFG8 CYREG_UDB_PA0_CFG8
#define MotorControl2EN__PA__CFG9 CYREG_UDB_PA0_CFG9
#define MotorControl2EN__PC CYREG_PRT0_PC
#define MotorControl2EN__PC2 CYREG_PRT0_PC2
#define MotorControl2EN__PORT 0u
#define MotorControl2EN__PS CYREG_PRT0_PS
#define MotorControl2EN__SHIFT 7

/* MotorControl3EN */
#define MotorControl3EN__0__DM__MASK 0x07u
#define MotorControl3EN__0__DM__SHIFT 0
#define MotorControl3EN__0__DR CYREG_PRT1_DR
#define MotorControl3EN__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define MotorControl3EN__0__HSIOM_MASK 0x0000000Fu
#define MotorControl3EN__0__HSIOM_SHIFT 0u
#define MotorControl3EN__0__INTCFG CYREG_PRT1_INTCFG
#define MotorControl3EN__0__INTSTAT CYREG_PRT1_INTSTAT
#define MotorControl3EN__0__MASK 0x01u
#define MotorControl3EN__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MotorControl3EN__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MotorControl3EN__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MotorControl3EN__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MotorControl3EN__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MotorControl3EN__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MotorControl3EN__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MotorControl3EN__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MotorControl3EN__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MotorControl3EN__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MotorControl3EN__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MotorControl3EN__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MotorControl3EN__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MotorControl3EN__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MotorControl3EN__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MotorControl3EN__0__PC CYREG_PRT1_PC
#define MotorControl3EN__0__PC2 CYREG_PRT1_PC2
#define MotorControl3EN__0__PORT 1u
#define MotorControl3EN__0__PS CYREG_PRT1_PS
#define MotorControl3EN__0__SHIFT 0
#define MotorControl3EN__DR CYREG_PRT1_DR
#define MotorControl3EN__INTCFG CYREG_PRT1_INTCFG
#define MotorControl3EN__INTSTAT CYREG_PRT1_INTSTAT
#define MotorControl3EN__MASK 0x01u
#define MotorControl3EN__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MotorControl3EN__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MotorControl3EN__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MotorControl3EN__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MotorControl3EN__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MotorControl3EN__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MotorControl3EN__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MotorControl3EN__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MotorControl3EN__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MotorControl3EN__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MotorControl3EN__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MotorControl3EN__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MotorControl3EN__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MotorControl3EN__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MotorControl3EN__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MotorControl3EN__PC CYREG_PRT1_PC
#define MotorControl3EN__PC2 CYREG_PRT1_PC2
#define MotorControl3EN__PORT 1u
#define MotorControl3EN__PS CYREG_PRT1_PS
#define MotorControl3EN__SHIFT 0

/* MotorControl4EN */
#define MotorControl4EN__0__DM__MASK 0x38u
#define MotorControl4EN__0__DM__SHIFT 3
#define MotorControl4EN__0__DR CYREG_PRT1_DR
#define MotorControl4EN__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define MotorControl4EN__0__HSIOM_MASK 0x000000F0u
#define MotorControl4EN__0__HSIOM_SHIFT 4u
#define MotorControl4EN__0__INTCFG CYREG_PRT1_INTCFG
#define MotorControl4EN__0__INTSTAT CYREG_PRT1_INTSTAT
#define MotorControl4EN__0__MASK 0x02u
#define MotorControl4EN__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MotorControl4EN__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MotorControl4EN__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MotorControl4EN__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MotorControl4EN__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MotorControl4EN__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MotorControl4EN__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MotorControl4EN__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MotorControl4EN__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MotorControl4EN__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MotorControl4EN__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MotorControl4EN__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MotorControl4EN__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MotorControl4EN__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MotorControl4EN__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MotorControl4EN__0__PC CYREG_PRT1_PC
#define MotorControl4EN__0__PC2 CYREG_PRT1_PC2
#define MotorControl4EN__0__PORT 1u
#define MotorControl4EN__0__PS CYREG_PRT1_PS
#define MotorControl4EN__0__SHIFT 1
#define MotorControl4EN__DR CYREG_PRT1_DR
#define MotorControl4EN__INTCFG CYREG_PRT1_INTCFG
#define MotorControl4EN__INTSTAT CYREG_PRT1_INTSTAT
#define MotorControl4EN__MASK 0x02u
#define MotorControl4EN__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MotorControl4EN__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MotorControl4EN__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MotorControl4EN__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MotorControl4EN__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MotorControl4EN__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MotorControl4EN__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MotorControl4EN__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MotorControl4EN__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MotorControl4EN__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MotorControl4EN__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MotorControl4EN__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MotorControl4EN__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MotorControl4EN__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MotorControl4EN__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MotorControl4EN__PC CYREG_PRT1_PC
#define MotorControl4EN__PC2 CYREG_PRT1_PC2
#define MotorControl4EN__PORT 1u
#define MotorControl4EN__PS CYREG_PRT1_PS
#define MotorControl4EN__SHIFT 1

/* MotorControl5EN */
#define MotorControl5EN__0__DM__MASK 0x1C0u
#define MotorControl5EN__0__DM__SHIFT 6
#define MotorControl5EN__0__DR CYREG_PRT1_DR
#define MotorControl5EN__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define MotorControl5EN__0__HSIOM_MASK 0x00000F00u
#define MotorControl5EN__0__HSIOM_SHIFT 8u
#define MotorControl5EN__0__INTCFG CYREG_PRT1_INTCFG
#define MotorControl5EN__0__INTSTAT CYREG_PRT1_INTSTAT
#define MotorControl5EN__0__MASK 0x04u
#define MotorControl5EN__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MotorControl5EN__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MotorControl5EN__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MotorControl5EN__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MotorControl5EN__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MotorControl5EN__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MotorControl5EN__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MotorControl5EN__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MotorControl5EN__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MotorControl5EN__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MotorControl5EN__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MotorControl5EN__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MotorControl5EN__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MotorControl5EN__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MotorControl5EN__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MotorControl5EN__0__PC CYREG_PRT1_PC
#define MotorControl5EN__0__PC2 CYREG_PRT1_PC2
#define MotorControl5EN__0__PORT 1u
#define MotorControl5EN__0__PS CYREG_PRT1_PS
#define MotorControl5EN__0__SHIFT 2
#define MotorControl5EN__DR CYREG_PRT1_DR
#define MotorControl5EN__INTCFG CYREG_PRT1_INTCFG
#define MotorControl5EN__INTSTAT CYREG_PRT1_INTSTAT
#define MotorControl5EN__MASK 0x04u
#define MotorControl5EN__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MotorControl5EN__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MotorControl5EN__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MotorControl5EN__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MotorControl5EN__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MotorControl5EN__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MotorControl5EN__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MotorControl5EN__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MotorControl5EN__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MotorControl5EN__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MotorControl5EN__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MotorControl5EN__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MotorControl5EN__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MotorControl5EN__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MotorControl5EN__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MotorControl5EN__PC CYREG_PRT1_PC
#define MotorControl5EN__PC2 CYREG_PRT1_PC2
#define MotorControl5EN__PORT 1u
#define MotorControl5EN__PS CYREG_PRT1_PS
#define MotorControl5EN__SHIFT 2

/* Steering_Register */
#define Steering_Register_Sync_ctrl_reg__0__MASK 0x01u
#define Steering_Register_Sync_ctrl_reg__0__POS 0
#define Steering_Register_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define Steering_Register_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_02
#define Steering_Register_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_02
#define Steering_Register_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_02
#define Steering_Register_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_02
#define Steering_Register_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_02
#define Steering_Register_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_02
#define Steering_Register_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_02
#define Steering_Register_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_02
#define Steering_Register_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define Steering_Register_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL_02
#define Steering_Register_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define Steering_Register_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL_02
#define Steering_Register_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define Steering_Register_Sync_ctrl_reg__MASK 0x01u
#define Steering_Register_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Steering_Register_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Steering_Register_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK_02

/* Miscellaneous */
#define CY_PROJECT_NAME "RockRaidersPSOCCode"
#define CY_VERSION "PSoC Creator  3.2"
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_GEN4 2u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 12u
#define CYDEV_CHIP_DIE_PSOC4A 5u
#define CYDEV_CHIP_DIE_PSOC5LP 11u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 5u
#define CYDEV_CHIP_MEMBER_4C 9u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 6u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4L 8u
#define CYDEV_CHIP_MEMBER_4M 7u
#define CYDEV_CHIP_MEMBER_5A 11u
#define CYDEV_CHIP_MEMBER_5B 10u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_GEN4_ES 17u
#define CYDEV_CHIP_REV_GEN4_ES2 33u
#define CYDEV_CHIP_REV_GEN4_PRODUCTION 17u
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 0
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
