# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim do 
# Start time: 13:34:40 on Aug 30,2025
# ** Error (suppressible): (vsim-19) Failed to access library 'work' at "work".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 13:34:41 on Aug 30,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
ls
# mux.v  run.do  transcript            
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:34:49 on Aug 30,2025
# vlog -reportprogress 300 mux.v "+acc" 
# -- Compiling module mux
# -- Compiling module mux_tb
# ** Error: (vlog-13069) mux.v(14): near "#": syntax error, unexpected '#', expecting ';'.
# End time: 13:34:49 on Aug 30,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/questasim-64 10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# E:/questasim-64 10.7c/win64/vlog failed.
#     while executing
# "vlog mux.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:35:55 on Aug 30,2025
# vlog -reportprogress 300 mux.v "+acc" 
# -- Compiling module mux
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux
# 	mux_tb
# End time: 13:35:55 on Aug 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim mux_tb 
# Start time: 13:35:55 on Aug 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.mux_tb(fast)
# i1=0 i2=1 i3=1 i4=1 s1=1 s2=1 y=z Time=0
# i1=1 i2=0 i3=1 i4=1 s1=0 s2=1 y=z Time=10
# i1=1 i2=0 i3=1 i4=0 s1=1 s2=0 y=z Time=20
# i1=1 i2=1 i3=0 i4=1 s1=0 s2=0 y=z Time=30
# i1=0 i2=1 i3=0 i4=1 s1=1 s2=1 y=z Time=40
# i1=1 i2=0 i3=0 i4=0 s1=0 s2=1 y=z Time=50
# i1=0 i2=1 i3=1 i4=1 s1=1 s2=1 y=z Time=60
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:37:29 on Aug 30,2025
# vlog -reportprogress 300 mux.v "+acc" 
# -- Compiling module mux
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 13:37:29 on Aug 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:37:30 on Aug 30,2025, Elapsed time: 0:01:35
# Errors: 0, Warnings: 0
# vsim mux_tb 
# Start time: 13:37:30 on Aug 30,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.mux_tb(fast)
# Loading work.mux(fast)
# i1=0 i2=1 i3=1 i4=1 s1=1 s2=1 y=1 Time=0
# i1=1 i2=0 i3=1 i4=1 s1=0 s2=1 y=1 Time=10
# i1=1 i2=0 i3=1 i4=0 s1=1 s2=0 y=0 Time=20
# i1=1 i2=1 i3=0 i4=1 s1=0 s2=0 y=1 Time=30
# i1=0 i2=1 i3=0 i4=1 s1=1 s2=1 y=1 Time=40
# i1=1 i2=0 i3=0 i4=0 s1=0 s2=1 y=0 Time=50
# i1=0 i2=1 i3=1 i4=1 s1=1 s2=1 y=1 Time=60
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:40:55 on Aug 30,2025
# vlog -reportprogress 300 mux.v "+acc" 
# -- Compiling module mux
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 13:40:55 on Aug 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:40:55 on Aug 30,2025, Elapsed time: 0:03:25
# Errors: 0, Warnings: 0
# vsim mux_tb 
# Start time: 13:40:56 on Aug 30,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.mux_tb(fast)
# Loading work.mux(fast)
# i1=0 i2=1 i3=1 i4=1 s2=1 s1=1 y=1 Time=0
# i1=1 i2=0 i3=1 i4=1 s2=1 s1=0 y=1 Time=10
# i1=1 i2=0 i3=1 i4=0 s2=0 s1=1 y=0 Time=20
# i1=1 i2=1 i3=0 i4=1 s2=0 s1=0 y=1 Time=30
# i1=0 i2=1 i3=0 i4=1 s2=1 s1=1 y=1 Time=40
# i1=1 i2=0 i3=0 i4=0 s2=1 s1=0 y=0 Time=50
# i1=0 i2=1 i3=1 i4=1 s2=1 s1=1 y=1 Time=60
# End time: 13:41:10 on Aug 30,2025, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
