{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":69
      , "name":"AggregateTask0"
      , "children":
      [
        {
          "type":"inst"
          , "id":80
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":212
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":81
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":212
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":82
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":212
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":83
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":212
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":84
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":212
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":85
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":212
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":86
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":212
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":87
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":212
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":88
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":212
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":89
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":212
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":90
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":212
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":91
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":212
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":92
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":212
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":93
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":212
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":94
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":212
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":95
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":212
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":97
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":261
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":98
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":261
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":99
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":261
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":100
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":261
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":101
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":272
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":102
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":272
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":103
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":272
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":104
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":272
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":105
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":261
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":106
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":261
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":107
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":261
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":108
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":261
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":109
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":272
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":110
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":272
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":111
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":272
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":112
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":272
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":113
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":261
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":114
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":261
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":115
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":261
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":116
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":261
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":117
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":272
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":118
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":272
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":119
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":272
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":120
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":272
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":121
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":261
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":122
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":261
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":123
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":261
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":124
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":261
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":125
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":272
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":126
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":272
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":127
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":272
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":128
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":272
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"__table"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":129
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"2"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":130
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"4"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":131
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"2"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":132
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"4"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":133
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"2"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":134
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"4"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":135
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"2"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":136
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"4"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":137
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"2"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":138
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"4"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":139
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"2"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":140
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"4"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":141
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"2"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":142
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"4"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":143
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"2"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":144
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"4"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":145
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"2"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":146
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"4"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":147
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"2"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":148
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"4"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":149
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"2"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":150
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"4"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":151
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"2"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":152
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"4"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":153
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"2"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":154
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"4"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":155
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"2"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":156
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"4"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":157
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"2"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":158
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"4"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":159
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"2"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":160
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./core.h"
                , "line":302
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"__table"
              , "Start Cycle":"4"
              , "Latency":"2"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":175
          , "name":"On-chip Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":176
              , "name":"__table"
              , "debug":
              [
                [
                  {
                    "filename":"stages.h"
                    , "line":137
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":177
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":137
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":193
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":225
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":178
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":137
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":195
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":227
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":179
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":137
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":197
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":229
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":180
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":137
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":199
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":231
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":181
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":137
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":201
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":233
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":182
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":137
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":203
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":235
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":183
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":137
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":205
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":237
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":184
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":137
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":207
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":239
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":185
                  , "name":"Bank 8"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":137
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":209
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":241
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":186
                  , "name":"Bank 9"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":137
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":211
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":243
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":187
                  , "name":"Bank 10"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":137
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":213
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":245
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":188
                  , "name":"Bank 11"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":137
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":215
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":247
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":189
                  , "name":"Bank 12"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":137
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":217
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":249
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":190
                  , "name":"Bank 13"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":137
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":219
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":251
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":191
                  , "name":"Bank 14"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":137
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":221
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":253
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":192
                  , "name":"Bank 15"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":137
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":223
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":255
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"16384 bytes"
                  , "Implemented size":"16384 bytes"
                  , "Number of banks":"16"
                  , "Bank width":"128 bits"
                  , "Bank depth":"64 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Kernel Memory"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":194
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":196
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":198
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":200
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":202
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":204
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":206
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":208
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":210
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":212
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":214
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":216
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":218
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":220
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":222
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":224
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":226
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":228
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":230
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":232
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":234
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":236
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":238
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":240
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":242
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":244
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":246
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":248
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":250
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":252
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":254
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":256
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":257
      , "name":"MergeAndAggregateTask"
      , "children":
      [
        {
          "type":"inst"
          , "id":278
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                , "line":236
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":279
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                , "line":236
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":280
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                , "line":236
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":281
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                , "line":236
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":283
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                , "line":198
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"table"
              , "Start Cycle":"2"
              , "Latency":"5"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":284
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                , "line":198
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"table"
              , "Start Cycle":"7"
              , "Latency":"5"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":286
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                , "line":198
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"table"
              , "Start Cycle":"2"
              , "Latency":"5"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":287
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                , "line":198
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"table"
              , "Start Cycle":"7"
              , "Latency":"5"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":288
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                , "line":332
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"table"
              , "Start Cycle":"4"
              , "Latency":"5"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":289
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                , "line":332
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"table"
              , "Start Cycle":"4"
              , "Latency":"5"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":290
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                , "line":332
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"table"
              , "Start Cycle":"4"
              , "Latency":"5"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":293
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                , "line":198
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"table"
              , "Start Cycle":"1"
              , "Latency":"5"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":294
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                , "line":210
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":295
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                , "line":210
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"table"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":296
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                , "line":210
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"table"
              , "Start Cycle":"6"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":297
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                , "line":198
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"table"
              , "Start Cycle":"1"
              , "Latency":"5"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":298
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                , "line":210
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"table"
              , "Start Cycle":"1"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":299
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                , "line":210
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"table"
              , "Start Cycle":"1"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":300
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/jamesBenchmark/agg-hls/./stages.h"
                , "line":210
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"table"
              , "Start Cycle":"6"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":321
          , "name":"On-chip Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":322
              , "name":"table"
              , "debug":
              [
                [
                  {
                    "filename":"stages.h"
                    , "line":230
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":323
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":230
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":327
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":333
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":324
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":230
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":329
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":335
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":325
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":230
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":331
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":337
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":326
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":230
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":339
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"1 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"1"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"4"
                  , "Bank width":"32 bits"
                  , "Bank depth":"128 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Kernel Memory"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":328
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":330
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":332
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":334
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":336
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":338
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":194
      , "to":130
    }
    , {
      "from":194
      , "to":129
    }
    , {
      "from":194
      , "to":97
    }
    , {
      "from":193
      , "to":194
    }
    , {
      "from":196
      , "to":132
    }
    , {
      "from":196
      , "to":131
    }
    , {
      "from":196
      , "to":98
    }
    , {
      "from":195
      , "to":196
    }
    , {
      "from":198
      , "to":134
    }
    , {
      "from":198
      , "to":133
    }
    , {
      "from":198
      , "to":99
    }
    , {
      "from":197
      , "to":198
    }
    , {
      "from":200
      , "to":135
    }
    , {
      "from":200
      , "to":100
    }
    , {
      "from":200
      , "to":136
    }
    , {
      "from":199
      , "to":200
    }
    , {
      "from":202
      , "to":105
    }
    , {
      "from":202
      , "to":137
    }
    , {
      "from":202
      , "to":138
    }
    , {
      "from":201
      , "to":202
    }
    , {
      "from":204
      , "to":106
    }
    , {
      "from":204
      , "to":139
    }
    , {
      "from":204
      , "to":140
    }
    , {
      "from":203
      , "to":204
    }
    , {
      "from":206
      , "to":107
    }
    , {
      "from":206
      , "to":141
    }
    , {
      "from":206
      , "to":142
    }
    , {
      "from":205
      , "to":206
    }
    , {
      "from":208
      , "to":108
    }
    , {
      "from":208
      , "to":143
    }
    , {
      "from":208
      , "to":144
    }
    , {
      "from":207
      , "to":208
    }
    , {
      "from":210
      , "to":113
    }
    , {
      "from":210
      , "to":145
    }
    , {
      "from":210
      , "to":146
    }
    , {
      "from":209
      , "to":210
    }
    , {
      "from":212
      , "to":114
    }
    , {
      "from":212
      , "to":147
    }
    , {
      "from":212
      , "to":148
    }
    , {
      "from":211
      , "to":212
    }
    , {
      "from":214
      , "to":115
    }
    , {
      "from":214
      , "to":149
    }
    , {
      "from":214
      , "to":150
    }
    , {
      "from":213
      , "to":214
    }
    , {
      "from":216
      , "to":116
    }
    , {
      "from":216
      , "to":151
    }
    , {
      "from":216
      , "to":152
    }
    , {
      "from":215
      , "to":216
    }
    , {
      "from":218
      , "to":121
    }
    , {
      "from":218
      , "to":153
    }
    , {
      "from":218
      , "to":154
    }
    , {
      "from":217
      , "to":218
    }
    , {
      "from":220
      , "to":122
    }
    , {
      "from":220
      , "to":155
    }
    , {
      "from":220
      , "to":156
    }
    , {
      "from":219
      , "to":220
    }
    , {
      "from":222
      , "to":123
    }
    , {
      "from":222
      , "to":157
    }
    , {
      "from":222
      , "to":158
    }
    , {
      "from":221
      , "to":222
    }
    , {
      "from":224
      , "to":124
    }
    , {
      "from":224
      , "to":159
    }
    , {
      "from":224
      , "to":160
    }
    , {
      "from":223
      , "to":224
    }
    , {
      "from":80
      , "to":226
    }
    , {
      "from":101
      , "to":226
    }
    , {
      "from":226
      , "to":225
    }
    , {
      "from":102
      , "to":228
    }
    , {
      "from":81
      , "to":228
    }
    , {
      "from":228
      , "to":227
    }
    , {
      "from":103
      , "to":230
    }
    , {
      "from":82
      , "to":230
    }
    , {
      "from":230
      , "to":229
    }
    , {
      "from":104
      , "to":232
    }
    , {
      "from":83
      , "to":232
    }
    , {
      "from":232
      , "to":231
    }
    , {
      "from":109
      , "to":234
    }
    , {
      "from":84
      , "to":234
    }
    , {
      "from":234
      , "to":233
    }
    , {
      "from":110
      , "to":236
    }
    , {
      "from":85
      , "to":236
    }
    , {
      "from":236
      , "to":235
    }
    , {
      "from":86
      , "to":238
    }
    , {
      "from":111
      , "to":238
    }
    , {
      "from":238
      , "to":237
    }
    , {
      "from":87
      , "to":240
    }
    , {
      "from":112
      , "to":240
    }
    , {
      "from":240
      , "to":239
    }
    , {
      "from":88
      , "to":242
    }
    , {
      "from":117
      , "to":242
    }
    , {
      "from":242
      , "to":241
    }
    , {
      "from":89
      , "to":244
    }
    , {
      "from":118
      , "to":244
    }
    , {
      "from":244
      , "to":243
    }
    , {
      "from":90
      , "to":246
    }
    , {
      "from":119
      , "to":246
    }
    , {
      "from":246
      , "to":245
    }
    , {
      "from":91
      , "to":248
    }
    , {
      "from":120
      , "to":248
    }
    , {
      "from":248
      , "to":247
    }
    , {
      "from":92
      , "to":250
    }
    , {
      "from":125
      , "to":250
    }
    , {
      "from":250
      , "to":249
    }
    , {
      "from":93
      , "to":252
    }
    , {
      "from":126
      , "to":252
    }
    , {
      "from":252
      , "to":251
    }
    , {
      "from":94
      , "to":254
    }
    , {
      "from":127
      , "to":254
    }
    , {
      "from":254
      , "to":253
    }
    , {
      "from":95
      , "to":256
    }
    , {
      "from":128
      , "to":256
    }
    , {
      "from":256
      , "to":255
    }
    , {
      "from":328
      , "to":283
    }
    , {
      "from":328
      , "to":286
    }
    , {
      "from":328
      , "to":288
    }
    , {
      "from":327
      , "to":328
    }
    , {
      "from":330
      , "to":284
    }
    , {
      "from":330
      , "to":287
    }
    , {
      "from":330
      , "to":289
    }
    , {
      "from":329
      , "to":330
    }
    , {
      "from":332
      , "to":290
    }
    , {
      "from":332
      , "to":293
    }
    , {
      "from":332
      , "to":297
    }
    , {
      "from":331
      , "to":332
    }
    , {
      "from":278
      , "to":334
    }
    , {
      "from":294
      , "to":334
    }
    , {
      "from":298
      , "to":334
    }
    , {
      "from":334
      , "to":333
    }
    , {
      "from":279
      , "to":336
    }
    , {
      "from":295
      , "to":336
    }
    , {
      "from":299
      , "to":336
    }
    , {
      "from":336
      , "to":335
    }
    , {
      "from":280
      , "to":338
    }
    , {
      "from":296
      , "to":338
    }
    , {
      "from":300
      , "to":338
    }
    , {
      "from":338
      , "to":337
    }
    , {
      "from":281
      , "to":339
    }
  ]
}
