

================================================================
== Synthesis Summary Report of 'HLS_accel'
================================================================
+ General Information: 
    * Date:           Thu Sep  7 17:09:48 2023
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        mmult
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+----------+------------+-----------+-----+
    |                 Modules                | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |         |          |            |           |     |
    |                 & Loops                | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF     |    LUT    | URAM|
    +----------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+----------+------------+-----------+-----+
    |+ HLS_accel                             |     -|  -0.07|     3917|  1.304e+04|         -|     3918|     -|        no|  5 (~0%)|  10 (~0%)|  3336 (~0%)|  2807 (1%)|    -|
    | + grp_wrapper_mmult_hw_fu_50           |     -|  -0.07|     3914|  1.303e+04|         -|     3914|     -|        no|  5 (~0%)|  10 (~0%)|  3331 (~0%)|  2770 (1%)|    -|
    |  o VITIS_LOOP_84_1_VITIS_LOOP_86_2     |     -|  -2.33|      256|    852.480|         2|        1|   256|       yes|        -|         -|           -|          -|    -|
    |  o VITIS_LOOP_95_3_VITIS_LOOP_97_4     |     -|  -2.33|      256|    852.480|         2|        1|   256|       yes|        -|         -|           -|          -|    -|
    |  o VITIS_LOOP_107_5_VITIS_LOOP_109_6   |     -|  -2.33|      256|    852.480|         2|        1|   256|       yes|        -|         -|           -|          -|    -|
    |  o VITIS_LOOP_119_7_VITIS_LOOP_121_8   |     -|  -2.33|      256|    852.480|         2|        1|   256|       yes|        -|         -|           -|          -|    -|
    |  o lreorder1_lreorder2                 |    II|  -2.33|     2845|  9.474e+03|        41|       11|   256|       yes|        -|         -|           -|          -|    -|
    |  o VITIS_LOOP_162_9_VITIS_LOOP_164_10  |     -|  -2.33|       33|    109.890|         3|        1|    32|       yes|        -|         -|           -|          -|    -|
    +----------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+----------+------------+-----------+-----+

