+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                         TEST_i/SDDR_ST_0/U0/b_D0_reg[0]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                         TEST_i/SDDR_ST_0/U0/ctr_rst_reg/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                         TEST_i/SDDR_ST_0/U0/b_D0_reg[1]/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                         TEST_i/SDDR_ST_0/U0/b_D0_reg[2]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                 TEST_i/SDDR_ST_0/U0/pipelined_f1_reg[0]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                 TEST_i/SDDR_ST_0/U0/pipelined_f1_reg[2]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                 TEST_i/SDDR_ST_0/U0/pipelined_f1_reg[1]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                              TEST_i/SDDR_ST_0/U0/SD_reg/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                 TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[2]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |                                                             TEST_i/SDDR_ST_0/U0/pipelined_detector0_reg/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                 TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[0]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                 TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[1]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |                                                             TEST_i/SDDR_ST_0/U0/pipelined_detector1_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
