-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity bnn_dense_layer_p_ZL9golden_w1_10_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 128
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);
 
          address1        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce1             : in std_logic; 
          q1              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of bnn_dense_layer_p_ZL9golden_w1_10_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0);  
signal address1_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "00001010011000101100011111000000", 1 => "11111111000100001011011111111111", 2 => "10011111110011010000111011010001", 3 => "00101000101100101001000000000010", 
    4 => "11010100111110010011011111111100", 5 => "00110001110111011111101111110111", 6 => "11111111110110101100111111111111", 7 => "00010010110011111001110000000010", 
    8 => "00000010010111011001001101111111", 9 => "01001110111100100010111111111000", 10 => "11110110011011000010111101011000", 11 => "01100010001111011000000011011110", 
    12 => "00101010000001110000011111011101", 13 => "01110001010101111000000000000111", 14 => "01111111110001111010101111000011", 15 => "00011110110011101100111100111111", 
    16 => "00011111100000101111001001101110", 17 => "10111111110101010100000011000111", 18 => "00101111111000110000110111000011", 19 => "11101101100101101110100000101000", 
    20 => "00100000000010000110100000000110", 21 => "00111111010001111100100100000011", 22 => "00011110010011010100000000001001", 23 => "11111000001111101101010111111111", 
    24 => "11111110000110100111000000111111", 25 => "00000011111111010111101011101000", 26 => "01111111111001100111101101100111", 27 => "00111111111111010011111101010010", 
    28 => "11101100111111100111000100111111", 29 => "11111111111110011011000000000000", 30 => "10011111000000010100110111110001", 31 => "00111100110011110001100111100011", 
    32 => "11101010000001101001101101111111", 33 => "00000000100011011111001011010101", 34 => "01100001000010010111110100100111", 35 => "10000001000001100010111110100101", 
    36 => "11110100000111011111100010101111", 37 => "11001111011111101001111111111100", 38 => "00001111010001000000100111110000", 39 => "00010111111101000001110100000001", 
    40 => "00100010110000000111100010000010", 41 => "11111110011000010101111111111111", 42 => "00000001110011011000100000000000", 43 => "10000111110110101010100111111100", 
    44 => "00000111111001100010011100100000", 45 => "01010101000010000011101100011000", 46 => "11100000111100100111111111111101", 47 => "00111110000100100010000100001111", 
    48 => "01011011100000000010100000000011", 49 => "11000000000111101101001111101000", 50 => "11101000010010011010011111111110", 51 => "00001110101110100100100000100000", 
    52 => "11111101000011011000000001101111", 53 => "10000100010111001000011111110000", 54 => "10000000111100111101101101111100", 55 => "10000000010000101110101111111000", 
    56 => "10111011110011011001111001010010", 57 => "11000000011110001110111111100100", 58 => "11111100001010010111101011111111", 59 => "10011111110000100101001111001111", 
    60 => "00001011000000000001000000111101", 61 => "11111111111011101101111101000110", 62 => "01111011100010111110111111000111", 63 => "11111101101110110001100000000011", 
    64 => "00000010100010001000000110111100", 65 => "10000000001110010000010100101000", 66 => "11111111101001100000101000100011", 67 => "11110101111110100010111000101111", 
    68 => "11001001100011101111111010110110", 69 => "11000010100110011010011101111100", 70 => "00001101011001010111101101000000", 71 => "10001100000001111001101111111000", 
    72 => "10000110110101011000011111000000", 73 => "11100000111000010010010101001111", 74 => "01110000000111101100100000001111", 75 => "11111000100110101111011101001111", 
    76 => "11110000000010110101111111000111", 77 => "00000111101011010011101111110000", 78 => "01111111111100010111010111111110", 79 => "11100000000001101100101001111100", 
    80 => "10010000000001111000101111111100", 81 => "11111111110101011001100001011111", 82 => "00111111111101100111111111000011", 83 => "11110001111110110000011111111111", 
    84 => "11001111000010000010011111111100", 85 => "10001110101100111101110011111000", 86 => "01110111110100110001111001010111", 87 => "00111000000001101000110100100111", 
    88 => "11111111101100000100111111111011", 89 => "01011000110111000010000011111111", 90 => "01111010111110010101101000000001", 91 => "00000101010010111111111001010001", 
    92 => "00111101100011101110101111101001", 93 => "00111110000000010011000010110111", 94 => "01110111111110110110010000000011", 95 => "10001001000110100011000100000100", 
    96 => "11010010000011111010110100111111", 97 => "00000000011110110111011110111000", 98 => "11100000010110100000011110111100", 99 => "01111111111010010001011001000011", 
    100 => "00111110001011110111111011101011", 101 => "00011100001000111101101010010001", 102 => "00111111000001000110100011110011", 103 => "11011100100000010111101000110011", 
    104 => "00110111110111111011101011111111", 105 => "01100001111101001100010101100010", 106 => "01111010110101001011101111101011", 107 => "10000000000000011111011011111000", 
    108 => "01110001111100001010001000101111", 109 => "00000001011010110110000000000000", 110 => "11110101111100100100011111111100", 111 => "00010111110000101101011100100001", 
    112 => "01011111111101111110100000001000", 113 => "00001110000001000000100010011000", 114 => "11111100000100011010111111010111", 115 => "00001100110100010100100000101101", 
    116 => "11000111101101111001011111111100", 117 => "11111000001011111100011000111110", 118 => "01101111110001000100100000111111", 119 => "11110010010000110001101111111111", 
    120 => "10000111011011000101010101111111", 121 => "00000101111101101100001000010000", 122 => "01000000011111011011011110100100", 123 => "00011100000010000100111000000111", 
    124 => "01110110011110101111000001101111", 125 => "01111001101110101011010101111111", 126 => "00001000000000001111010010111100", 127 => "11111000010101000011011111100111");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;
 
memory_access_guard_1: process (address1) 
begin
      address1_tmp <= address1;
--synthesis translate_off
      if (CONV_INTEGER(address1) > AddressRange-1) then
           address1_tmp <= (others => '0');
      else 
           address1_tmp <= address1;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;
 
        if (ce1 = '1') then  
            q1 <= mem0(CONV_INTEGER(address1_tmp)); 
        end if;

end if;
end process;

end rtl;

