in init cycle 
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [0] 
mie_time : [0] 
============================================   end  ================================================
in cycle 0:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [0] 
mie_time : [0] 
============================================   end  ================================================
in cycle 1:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 2:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 3:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 4:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 5:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 6:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 7:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 8:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 9:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 10:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 11:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 12:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000000c]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 13:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000000c]
pc (in write back stage) :[80000000]
instruction (in write back stage): 10029b
the instruction in write back stage will write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 14:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000000c]
pc (in write back stage) :[80000000]
instruction (in write back stage): 10029b
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [1] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 15:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000000c]
pc (in write back stage) :[80000000]
instruction (in write back stage): 10029b
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [1] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 16:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000010]
pc (in write back stage) :[80000000]
instruction (in write back stage): 10029b
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [1] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 17:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000010]
pc (in write back stage) :[80000004]
instruction (in write back stage): 1f29293
the instruction in write back stage will write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [1] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 18:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000010]
pc (in write back stage) :[80000004]
instruction (in write back stage): 1f29293
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000000] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 19:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000010]
pc (in write back stage) :[80000004]
instruction (in write back stage): 1f29293
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000000] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 20:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000014]
pc (in write back stage) :[80000004]
instruction (in write back stage): 1f29293
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000000] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 21:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000014]
pc (in write back stage) :[80000008]
instruction (in write back stage): 1028293
the instruction in write back stage will write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000000] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 22:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000014]
pc (in write back stage) :[80000008]
instruction (in write back stage): 1028293
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 23:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000014]
pc (in write back stage) :[80000008]
instruction (in write back stage): 1028293
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 24:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000014]
pc (in write back stage) :[80000008]
instruction (in write back stage): 1028293
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 25:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000014]
pc (in write back stage) :[8000000c]
instruction (in write back stage): 30529073
the instruction in write back stage will write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 26:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000014]
pc (in write back stage) :[8000000c]
instruction (in write back stage): 30529073
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 27:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000014]
pc (in write back stage) :[8000000c]
instruction (in write back stage): 30529073
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 28:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[8000000c]
instruction (in write back stage): 30529073
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 29:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 30:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 31:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 32:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000001c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 33:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000001c]
pc (in write back stage) :[80000010]
instruction (in write back stage): fff00513
the instruction in write back stage will write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 34:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000001c]
pc (in write back stage) :[80000010]
instruction (in write back stage): fff00513
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 35:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000001c]
pc (in write back stage) :[80000010]
instruction (in write back stage): fff00513
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 36:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000020]
pc (in write back stage) :[80000010]
instruction (in write back stage): fff00513
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 37:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000020]
pc (in write back stage) :[80000014]
instruction (in write back stage): 30451073
the instruction in write back stage will write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 38:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000020]
pc (in write back stage) :[80000014]
instruction (in write back stage): 30451073
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 39:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000020]
pc (in write back stage) :[80000014]
instruction (in write back stage): 30451073
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 40:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000024]
pc (in write back stage) :[80000014]
instruction (in write back stage): 30451073
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 41:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000024]
pc (in write back stage) :[80000018]
instruction (in write back stage): 34451073
the instruction in write back stage will write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 42:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000024]
pc (in write back stage) :[80000018]
instruction (in write back stage): 34451073
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 43:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000024]
pc (in write back stage) :[80000018]
instruction (in write back stage): 34451073
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 44:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000018]
instruction (in write back stage): 34451073
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 45:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[8000001c]
instruction (in write back stage): 30051073
the instruction in write back stage will write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 46:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[8000001c]
instruction (in write back stage): 30051073
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 47:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[8000001c]
instruction (in write back stage): 30051073
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 48:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[8000002c]
pc (in write back stage) :[8000001c]
instruction (in write back stage): 30051073
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
detect a illegal instruction excepiton in mem stage
exception or mret happened , pc redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [88] mepc : [0] mcause : [0] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 49:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[8000002c]
pc (in write back stage) :[80000020]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1880] mepc : [80000020] mcause : [8000000000000007] mtval : [80000020] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 50:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[8000002c]
pc (in write back stage) :[80000020]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1880] mepc : [80000020] mcause : [8000000000000007] mtval : [80000020] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 51:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[8000002c]
pc (in write back stage) :[80000020]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1880] mepc : [80000020] mcause : [8000000000000007] mtval : [80000020] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 52:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000030]
pc (in write back stage) :[80000020]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1880] mepc : [80000020] mcause : [8000000000000007] mtval : [80000020] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 53:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000030]
pc (in write back stage) :[80000024]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1880] mepc : [80000020] mcause : [8000000000000007] mtval : [80000020] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 54:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000030]
pc (in write back stage) :[80000024]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1880] mepc : [80000020] mcause : [8000000000000007] mtval : [80000020] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 55:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000030]
pc (in write back stage) :[80000024]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1880] mepc : [80000020] mcause : [8000000000000007] mtval : [80000020] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 56:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000034]
pc (in write back stage) :[80000024]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1880] mepc : [80000020] mcause : [8000000000000007] mtval : [80000020] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 57:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000034]
pc (in write back stage) :[80000028]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1880] mepc : [80000020] mcause : [8000000000000007] mtval : [80000020] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 58:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000034]
pc (in write back stage) :[80000028]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1880] mepc : [80000020] mcause : [8000000000000007] mtval : [80000020] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 59:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000034]
pc (in write back stage) :[80000028]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1880] mepc : [80000020] mcause : [8000000000000007] mtval : [80000020] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 60:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000038]
pc (in write back stage) :[80000028]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
detect a illegal instruction excepiton in mem stage
exception or mret happened , pc redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1880] mepc : [80000020] mcause : [8000000000000007] mtval : [80000020] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 61:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000038]
pc (in write back stage) :[8000002c]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [8000002c] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 62:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000038]
pc (in write back stage) :[8000002c]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [8000002c] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 63:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000038]
pc (in write back stage) :[8000002c]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [8000002c] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 64:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[8000003c]
pc (in write back stage) :[8000002c]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [8000002c] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 65:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[8000003c]
pc (in write back stage) :[80000030]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [8000002c] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 66:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[8000003c]
pc (in write back stage) :[80000030]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [8000002c] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 67:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[8000003c]
pc (in write back stage) :[80000030]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [8000002c] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 68:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000040]
pc (in write back stage) :[80000030]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [8000002c] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 69:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000040]
pc (in write back stage) :[80000034]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [8000002c] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 70:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000040]
pc (in write back stage) :[80000034]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [8000002c] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 71:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000040]
pc (in write back stage) :[80000034]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [8000002c] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 72:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000044]
pc (in write back stage) :[80000034]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
detect a illegal instruction excepiton in mem stage
exception or mret happened , pc redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [8000002c] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 73:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000044]
pc (in write back stage) :[80000038]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000038] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 74:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000044]
pc (in write back stage) :[80000038]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000038] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 75:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000044]
pc (in write back stage) :[80000038]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000038] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 76:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000048]
pc (in write back stage) :[80000038]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000038] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 77:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000048]
pc (in write back stage) :[8000003c]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000038] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 78:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000048]
pc (in write back stage) :[8000003c]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000038] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 79:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000048]
pc (in write back stage) :[8000003c]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000038] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 80:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[8000004c]
pc (in write back stage) :[8000003c]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000038] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 81:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[8000004c]
pc (in write back stage) :[80000040]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000038] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 82:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[8000004c]
pc (in write back stage) :[80000040]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000038] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 83:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[8000004c]
pc (in write back stage) :[80000040]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000038] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 84:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000050]
pc (in write back stage) :[80000040]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
detect a illegal instruction excepiton in mem stage
exception or mret happened , pc redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000038] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 85:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000050]
pc (in write back stage) :[80000044]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000044] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 86:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000050]
pc (in write back stage) :[80000044]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000044] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 87:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000050]
pc (in write back stage) :[80000044]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000044] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 88:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000054]
pc (in write back stage) :[80000044]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000044] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 89:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000054]
pc (in write back stage) :[80000048]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000044] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 90:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000054]
pc (in write back stage) :[80000048]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000044] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 91:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000054]
pc (in write back stage) :[80000048]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000044] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 92:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000058]
pc (in write back stage) :[80000048]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000044] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 93:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000058]
pc (in write back stage) :[8000004c]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000044] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 94:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000058]
pc (in write back stage) :[8000004c]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000044] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 95:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000058]
pc (in write back stage) :[8000004c]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000044] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 96:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[8000005c]
pc (in write back stage) :[8000004c]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
detect a illegal instruction excepiton in mem stage
exception or mret happened , pc redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000044] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 97:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[8000005c]
pc (in write back stage) :[80000050]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000050] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 98:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[8000005c]
pc (in write back stage) :[80000050]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000050] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
in cycle 99:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[8000005c]
pc (in write back stage) :[80000050]
instruction (in write back stage): 0
the instruction in write back stage will not  write reg file
mem[0x0]: 0x9b
mem[0x8]: 0x2
mem[0x10]: 0x10
mem[0x18]: 0x0
mem[0x20]: 0x93
mem[0x28]: 0x92
mem[0x30]: 0xf2
mem[0x38]: 0x1
mem[0x40]: 0x93
mem[0x48]: 0x82
mem[0x50]: 0x2
mem[0x58]: 0x1
mem[0x60]: 0x73
mem[0x68]: 0x90
mem[0x70]: 0x52
mem[0x78]: 0x30
mem[0x80]: 0x13
mem[0x88]: 0x5
mem[0x90]: 0xf0
mem[0x98]: 0xff
mem[0xa0]: 0x73
mem[0xa8]: 0x10
mem[0xb0]: 0x45
mem[0xb8]: 0x30
mem[0xc0]: 0x73
mem[0xc8]: 0x10
mem[0xd0]: 0x45
mem[0xd8]: 0x34
mem[0xe0]: 0x73
mem[0xe8]: 0x10
mem[0xf0]: 0x5
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [80000010] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [ffffffffffffffff] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [1800] mepc : [80000050] mcause : [2] mtval : [0] mtvec : [80000010] mscratch : [0] 
mip_time : [1] 
mie_time : [1] 
============================================   end  ================================================
