{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620880437254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620880437254 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 12 21:33:57 2021 " "Processing started: Wed May 12 21:33:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620880437254 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620880437254 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fp_adder -c fp_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off fp_adder -c fp_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620880437254 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620880437543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620880437543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 fp_adder.v(418) " "Verilog HDL Declaration information at fp_adder.v(418): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 418 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620880445477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 fp_adder.v(419) " "Verilog HDL Declaration information at fp_adder.v(419): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 419 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620880445477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 fp_adder.v(420) " "Verilog HDL Declaration information at fp_adder.v(420): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 420 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620880445477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 fp_adder.v(421) " "Verilog HDL Declaration information at fp_adder.v(421): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 421 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620880445477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 fp_adder.v(422) " "Verilog HDL Declaration information at fp_adder.v(422): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 422 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620880445477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 fp_adder.v(423) " "Verilog HDL Declaration information at fp_adder.v(423): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 423 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620880445477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_adder.v 4 4 " "Found 4 design units, including 4 entities, in source file fp_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_adder " "Found entity 1: fp_adder" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620880445487 ""} { "Info" "ISGN_ENTITY_NAME" "2 referenceKeypad " "Found entity 2: referenceKeypad" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620880445487 ""} { "Info" "ISGN_ENTITY_NAME" "3 display " "Found entity 3: display" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620880445487 ""} { "Info" "ISGN_ENTITY_NAME" "4 clock_dividertest " "Found entity 4: clock_dividertest" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620880445487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620880445487 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk fp_adder.v(55) " "Verilog HDL Implicit Net warning at fp_adder.v(55): created implicit net for \"clk\"" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620880445487 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fp_adder " "Elaborating entity \"fp_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620880445507 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_under fp_adder.v(17) " "Verilog HDL or VHDL warning at fp_adder.v(17): object \"f_under\" assigned a value but never read" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620880445507 "|fp_adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sum1 fp_adder.v(31) " "Verilog HDL or VHDL warning at fp_adder.v(31): object \"sum1\" assigned a value but never read" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620880445507 "|fp_adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign fp_adder.v(42) " "Verilog HDL or VHDL warning at fp_adder.v(42): object \"sign\" assigned a value but never read" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620880445507 "|fp_adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pushout_11 fp_adder.v(48) " "Verilog HDL or VHDL warning at fp_adder.v(48): object \"pushout_11\" assigned a value but never read" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620880445507 "|fp_adder"}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "new_key_char fp_adder.v(56) " "Verilog HDL Port Connection error at fp_adder.v(56): output or inout port \"new_key_char\" must be connected to a structural net expression" {  } { { "fp_adder.v" "" { Text "C:/Users/hersa/Desktop/EE271_Project/271_Project/fp_adder.v" 56 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1620880445507 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620880445507 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hersa/Desktop/EE271_Project/271_Project/output_files/fp_adder.map.smsg " "Generated suppressed messages file C:/Users/hersa/Desktop/EE271_Project/271_Project/output_files/fp_adder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620880445527 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620880445567 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 12 21:34:05 2021 " "Processing ended: Wed May 12 21:34:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620880445567 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620880445567 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620880445567 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620880445567 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620880446169 ""}
