{
  "module_name": "nsp32.h",
  "hash_id": "007d538f827c770d8c84ae1cb056963392c667f86a53c8c6c41ec4297d8a8c4e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/nsp32.h",
  "human_readable_source": " \n \n\n#ifndef _NSP32_H\n#define _NSP32_H\n\n\n\n \n#define PCI_VENDOR_ID_IODATA  0x10fc\n#define PCI_VENDOR_ID_WORKBIT 0x1145\n\n#define PCI_DEVICE_ID_NINJASCSI_32BI_CBSC_II   0x0005\n#define PCI_DEVICE_ID_NINJASCSI_32BI_KME       0xf007\n#define PCI_DEVICE_ID_NINJASCSI_32BI_WBT       0x8007\n#define PCI_DEVICE_ID_WORKBIT_STANDARD         0xf010\n#define PCI_DEVICE_ID_WORKBIT_DUALEDGE         0xf011\n#define PCI_DEVICE_ID_NINJASCSI_32BI_LOGITEC   0xf012\n#define PCI_DEVICE_ID_NINJASCSI_32BIB_LOGITEC  0xf013\n#define PCI_DEVICE_ID_NINJASCSI_32UDE_MELCO    0xf015\n#define PCI_DEVICE_ID_NINJASCSI_32UDE_MELCO_II 0x8009\n\n \nenum {\n\tMODEL_IODATA        = 0,\n\tMODEL_KME           = 1,\n\tMODEL_WORKBIT       = 2,\n\tMODEL_LOGITEC       = 3,\n\tMODEL_PCI_WORKBIT   = 4,\n\tMODEL_PCI_LOGITEC   = 5,\n\tMODEL_PCI_MELCO     = 6,\n};\n\nstatic char * nsp32_model[] = {\n\t\"I-O DATA CBSC-II CardBus card\",\n\t\"KME SCSI CardBus card\",\n\t\"Workbit duo SCSI CardBus card\",\n\t\"Logitec CardBus card with external ROM\",\n\t\"Workbit / I-O DATA PCI card\",\n\t\"Logitec PCI card with external ROM\",\n\t\"Melco CardBus/PCI card with external ROM\",\n};\n\n\n \n#define EXTENDED_SDTR_LEN\t0x03\n\n \ntypedef u32 u32_le;\ntypedef u16 u16_le;\n\n \n#ifndef TRUE\n# define TRUE  1\n#endif\n#ifndef FALSE\n# define FALSE 0\n#endif\n#define ASSERT 1\n#define NEGATE 0\n\n\n \n \n \n \n#define IRQ_CONTROL 0x00\t \n#define IRQ_STATUS  0x00\t \n# define IRQSTATUS_LATCHED_MSG      BIT(0)\n# define IRQSTATUS_LATCHED_IO       BIT(1)\n# define IRQSTATUS_LATCHED_CD       BIT(2)\n# define IRQSTATUS_LATCHED_BUS_FREE BIT(3)\n# define IRQSTATUS_RESELECT_OCCUER  BIT(4)\n# define IRQSTATUS_PHASE_CHANGE_IRQ BIT(5)\n# define IRQSTATUS_SCSIRESET_IRQ    BIT(6)\n# define IRQSTATUS_TIMER_IRQ        BIT(7)\n# define IRQSTATUS_FIFO_SHLD_IRQ    BIT(8)\n# define IRQSTATUS_PCI_IRQ\t    BIT(9)\n# define IRQSTATUS_BMCNTERR_IRQ     BIT(10)\n# define IRQSTATUS_AUTOSCSI_IRQ     BIT(11)\n# define PCI_IRQ_MASK               BIT(12)\n# define TIMER_IRQ_MASK             BIT(13)\n# define FIFO_IRQ_MASK              BIT(14)\n# define SCSI_IRQ_MASK              BIT(15)\n# define IRQ_CONTROL_ALL_IRQ_MASK   (PCI_IRQ_MASK   | \\\n                                     TIMER_IRQ_MASK | \\\n                                     FIFO_IRQ_MASK  | \\\n                                     SCSI_IRQ_MASK  )\n# define IRQSTATUS_ANY_IRQ          (IRQSTATUS_RESELECT_OCCUER\t| \\\n\t\t\t\t     IRQSTATUS_PHASE_CHANGE_IRQ\t| \\\n\t\t\t\t     IRQSTATUS_SCSIRESET_IRQ\t| \\\n\t\t\t\t     IRQSTATUS_TIMER_IRQ\t| \\\n\t\t\t\t     IRQSTATUS_FIFO_SHLD_IRQ\t| \\\n\t\t\t\t     IRQSTATUS_PCI_IRQ\t\t| \\\n\t\t\t\t     IRQSTATUS_BMCNTERR_IRQ\t| \\\n\t\t\t\t     IRQSTATUS_AUTOSCSI_IRQ\t)\n\n#define TRANSFER_CONTROL\t0x02\t \n#define TRANSFER_STATUS\t\t0x02\t \n# define CB_MMIO_MODE        BIT(0)\n# define CB_IO_MODE          BIT(1)\n# define BM_TEST             BIT(2)\n# define BM_TEST_DIR         BIT(3)\n# define DUAL_EDGE_ENABLE    BIT(4)\n# define NO_TRANSFER_TO_HOST BIT(5)\n# define TRANSFER_GO         BIT(7)\n# define BLIEND_MODE         BIT(8)\n# define BM_START            BIT(9)\n# define ADVANCED_BM_WRITE   BIT(10)\n# define BM_SINGLE_MODE      BIT(11)\n# define FIFO_TRUE_FULL      BIT(12)\n# define FIFO_TRUE_EMPTY     BIT(13)\n# define ALL_COUNTER_CLR     BIT(14)\n# define FIFOTEST            BIT(15)\n\n#define INDEX_REG\t\t0x04\t \n\n#define TIMER_SET\t\t0x06\t \n# define TIMER_CNT_MASK (0xff)\n# define TIMER_STOP     BIT(8)\n\n#define DATA_REG_LOW\t\t0x08\t \n#define DATA_REG_HI\t\t0x0a\t \n\n#define FIFO_REST_CNT\t\t0x0c\t \n# define FIFO_REST_MASK       0x1ff\n# define FIFO_EMPTY_SHLD_FLAG BIT(14)\n# define FIFO_FULL_SHLD_FLAG  BIT(15)\n\n#define SREQ_SMPL_RATE\t\t0x0f\t \n# define SREQSMPLRATE_RATE0 BIT(0)\n# define SREQSMPLRATE_RATE1 BIT(1)\n# define SAMPLING_ENABLE    BIT(2)\n#  define SMPL_40M (0)                    \n#  define SMPL_20M (SREQSMPLRATE_RATE0)   \n#  define SMPL_10M (SREQSMPLRATE_RATE1)   \n\n#define SCSI_BUS_CONTROL\t0x10\t \n# define BUSCTL_SEL         BIT(0)\n# define BUSCTL_RST         BIT(1)\n# define BUSCTL_DATAOUT_ENB BIT(2)\n# define BUSCTL_ATN         BIT(3)\n# define BUSCTL_ACK         BIT(4)\n# define BUSCTL_BSY         BIT(5)\n# define AUTODIRECTION      BIT(6)\n# define ACKENB             BIT(7)\n\n#define CLR_COUNTER\t\t0x12\t \n# define ACK_COUNTER_CLR       BIT(0)\n# define SREQ_COUNTER_CLR      BIT(1)\n# define FIFO_HOST_POINTER_CLR BIT(2)\n# define FIFO_REST_COUNT_CLR   BIT(3)\n# define BM_COUNTER_CLR        BIT(4)\n# define SAVED_ACK_CLR         BIT(5)\n# define CLRCOUNTER_ALLMASK    (ACK_COUNTER_CLR       | \\\n                                SREQ_COUNTER_CLR      | \\\n                                FIFO_HOST_POINTER_CLR | \\\n                                FIFO_REST_COUNT_CLR   | \\\n                                BM_COUNTER_CLR        | \\\n                                SAVED_ACK_CLR         )\n\n#define SCSI_BUS_MONITOR\t0x12\t \n# define BUSMON_MSG BIT(0)\n# define BUSMON_IO  BIT(1)\n# define BUSMON_CD  BIT(2)\n# define BUSMON_BSY BIT(3)\n# define BUSMON_ACK BIT(4)\n# define BUSMON_REQ BIT(5)\n# define BUSMON_SEL BIT(6)\n# define BUSMON_ATN BIT(7)\n\n#define COMMAND_DATA\t\t0x14\t \n\n#define PARITY_CONTROL\t\t0x16\t \n# define PARITY_CHECK_ENABLE BIT(0)\n# define PARITY_ERROR_CLEAR  BIT(1)\n#define PARITY_STATUS\t\t0x16\t \n\n# define PARITY_ERROR_NORMAL BIT(1)\n# define PARITY_ERROR_LSB    BIT(1)\n# define PARITY_ERROR_MSB    BIT(2)\n\n#define RESELECT_ID\t\t0x18\t \n\n#define COMMAND_CONTROL\t\t0x18\t \n# define CLEAR_CDB_FIFO_POINTER BIT(0)\n# define AUTO_COMMAND_PHASE     BIT(1)\n# define AUTOSCSI_START         BIT(2)\n# define AUTOSCSI_RESTART       BIT(3)\n# define AUTO_PARAMETER         BIT(4)\n# define AUTO_ATN               BIT(5)\n# define AUTO_MSGIN_00_OR_04    BIT(6)\n# define AUTO_MSGIN_02          BIT(7)\n# define AUTO_MSGIN_03          BIT(8)\n\n#define SET_ARBIT\t\t0x1a\t \n# define ARBIT_GO    BIT(0)\n# define ARBIT_CLEAR BIT(1)\n\n#define ARBIT_STATUS\t\t0x1a\t \n\n# define ARBIT_WIN            BIT(1)\n# define ARBIT_FAIL           BIT(2)\n# define AUTO_PARAMETER_VALID BIT(3)\n# define SGT_VALID            BIT(4)\n\n#define SYNC_REG\t\t0x1c\t \n\n#define ACK_WIDTH\t\t0x1d\t \n\n#define SCSI_DATA_WITH_ACK\t0x20\t \n#define SCSI_OUT_LATCH_TARGET_ID 0x22\t \n#define SCSI_DATA_IN\t\t0x22\t \n\n#define SCAM_CONTROL\t\t0x24\t \n#define SCAM_STATUS\t\t0x24\t \n# define SCAM_MSG    BIT(0)\n# define SCAM_IO     BIT(1)\n# define SCAM_CD     BIT(2)\n# define SCAM_BSY    BIT(3)\n# define SCAM_SEL    BIT(4)\n# define SCAM_XFEROK BIT(5)\n\n#define SCAM_DATA\t\t0x26\t \n# define SD0\tBIT(0)\n# define SD1\tBIT(1)\n# define SD2\tBIT(2)\n# define SD3\tBIT(3)\n# define SD4\tBIT(4)\n# define SD5\tBIT(5)\n# define SD6\tBIT(6)\n# define SD7\tBIT(7)\n\n#define SACK_CNT\t\t0x28\t \n#define SREQ_CNT\t\t0x2c\t \n\n#define FIFO_DATA_LOW\t\t0x30\t \n#define FIFO_DATA_HIGH\t\t0x32\t \n#define BM_START_ADR\t\t0x34\t \n\n#define BM_CNT\t\t\t0x38\t \n# define BM_COUNT_MASK 0x0001ffffUL\n# define SGTEND        BIT(31)       \n\n#define SGT_ADR\t\t\t0x3c\t \n#define WAIT_REG\t\t0x40\t \n\n#define SCSI_EXECUTE_PHASE\t0x40\t \n# define COMMAND_PHASE     BIT(0)\n# define DATA_IN_PHASE     BIT(1)\n# define DATA_OUT_PHASE    BIT(2)\n# define MSGOUT_PHASE      BIT(3)\n# define STATUS_PHASE      BIT(4)\n# define ILLEGAL_PHASE     BIT(5)\n# define BUS_FREE_OCCUER   BIT(6)\n# define MSG_IN_OCCUER     BIT(7)\n# define MSG_OUT_OCCUER    BIT(8)\n# define SELECTION_TIMEOUT BIT(9)\n# define MSGIN_00_VALID    BIT(10)\n# define MSGIN_02_VALID    BIT(11)\n# define MSGIN_03_VALID    BIT(12)\n# define MSGIN_04_VALID    BIT(13)\n# define AUTOSCSI_BUSY     BIT(15)\n\n#define SCSI_CSB_IN\t\t0x42\t \n\n#define SCSI_MSG_OUT\t\t0x44\t \n# define MSGOUT_COUNT_MASK (BIT(0)|BIT(1))\n# define MV_VALID\t    BIT(7)\n\n#define SEL_TIME_OUT\t\t0x48\t \n#define SAVED_SACK_CNT\t\t0x4c\t \n\n#define HTOSDATADELAY\t\t0x50\t \n#define STOHDATADELAY\t\t0x54\t \n#define ACKSUMCHECKRD\t\t0x58\t \n#define REQSUMCHECKRD\t\t0x5c\t \n\n\n \n \n \n\n#define CLOCK_DIV\t\t0x00\t \n# define CLOCK_2  BIT(0)\t \n# define CLOCK_4  BIT(1)\t \n# define PCICLK\t  BIT(7)\t \n\n#define TERM_PWR_CONTROL\t0x01\t \n# define BPWR  BIT(0)\n# define SENSE BIT(1)\t \n\n#define EXT_PORT_DDR\t\t0x02\t \n#define EXT_PORT\t\t0x03\t \n# define LED_ON\t (0)\n# define LED_OFF BIT(0)\n\n#define IRQ_SELECT\t\t0x04\t \n# define IRQSELECT_RESELECT_IRQ      BIT(0)\n# define IRQSELECT_PHASE_CHANGE_IRQ  BIT(1)\n# define IRQSELECT_SCSIRESET_IRQ     BIT(2)\n# define IRQSELECT_TIMER_IRQ         BIT(3)\n# define IRQSELECT_FIFO_SHLD_IRQ     BIT(4)\n# define IRQSELECT_TARGET_ABORT_IRQ  BIT(5)\n# define IRQSELECT_MASTER_ABORT_IRQ  BIT(6)\n# define IRQSELECT_SERR_IRQ          BIT(7)\n# define IRQSELECT_PERR_IRQ          BIT(8)\n# define IRQSELECT_BMCNTERR_IRQ      BIT(9)\n# define IRQSELECT_AUTO_SCSI_SEQ_IRQ BIT(10)\n\n#define OLD_SCSI_PHASE\t\t0x05\t \n# define OLD_MSG  BIT(0)\n# define OLD_IO   BIT(1)\n# define OLD_CD   BIT(2)\n# define OLD_BUSY BIT(3)\n\n#define FIFO_FULL_SHLD_COUNT\t0x06\t \n#define FIFO_EMPTY_SHLD_COUNT\t0x07\t \n\n#define EXP_ROM_CONTROL\t\t0x08\t   \n# define ROM_WRITE_ENB BIT(0)\n# define IO_ACCESS_ENB BIT(1)\n# define ROM_ADR_CLEAR BIT(2)\n\n#define EXP_ROM_ADR\t\t0x09\t \n\n#define EXP_ROM_DATA\t\t0x0a\t \n\n#define CHIP_MODE\t\t0x0b\t   \n# define OEM0 BIT(1)     \n# define OEM1 BIT(2)   \n# define OPTB BIT(3)   \n# define OPTC BIT(4)   \n# define OPTD BIT(5)   \n# define OPTE BIT(6)   \n# define OPTF BIT(7)   \n\n#define MISC_WR\t\t\t0x0c\t \n#define MISC_RD\t\t\t0x0c\n# define SCSI_DIRECTION_DETECTOR_SELECT BIT(0)\n# define SCSI2_HOST_DIRECTION_VALID\tBIT(1)\t \n# define HOST2_SCSI_DIRECTION_VALID\tBIT(2)\t \n# define DELAYED_BMSTART                BIT(3)\n# define MASTER_TERMINATION_SELECT      BIT(4)\n# define BMREQ_NEGATE_TIMING_SEL        BIT(5)\n# define AUTOSEL_TIMING_SEL             BIT(6)\n# define MISC_MABORT_MASK\t\tBIT(7)\n# define BMSTOP_CHANGE2_NONDATA_PHASE\tBIT(8)\n\n#define BM_CYCLE\t\t0x0d\t \n# define BM_CYCLE0\t\t BIT(0)\n# define BM_CYCLE1\t\t BIT(1)\n# define BM_FRAME_ASSERT_TIMING\t BIT(2)\n# define BM_IRDY_ASSERT_TIMING\t BIT(3)\n# define BM_SINGLE_BUS_MASTER\t BIT(4)\n# define MEMRD_CMD0              BIT(5)\n# define SGT_AUTO_PARA_MEMED_CMD BIT(6)\n# define MEMRD_CMD1              BIT(7)\n\n\n#define SREQ_EDGH\t\t0x0e\t \n# define SREQ_EDGH_SELECT BIT(0)\n\n#define UP_CNT\t\t\t0x0f\t \n# define REQCNT_UP  BIT(0)\n# define ACKCNT_UP  BIT(1)\n# define BMADR_UP   BIT(4)\n# define BMCNT_UP   BIT(5)\n# define SGT_CNT_UP BIT(7)\n\n#define CFG_CMD_STR\t\t0x10\t \n#define CFG_LATE_CACHE\t\t0x11\t \n#define CFG_BASE_ADR_1\t\t0x12\t \n#define CFG_BASE_ADR_2\t\t0x13\t \n#define CFG_INLINE\t\t0x14\t \n\n#define SERIAL_ROM_CTL\t\t0x15\t \n# define SCL BIT(0)\n# define ENA BIT(1)\n# define SDA BIT(2)\n\n#define FIFO_HST_POINTER\t0x16\t \n#define SREQ_DELAY\t\t0x17\t \n#define SACK_DELAY\t\t0x18\t \n#define SREQ_NOISE_CANCEL\t0x19\t \n#define SDP_NOISE_CANCEL\t0x1a\t \n#define DELAY_TEST\t\t0x1b\t \n#define SD0_NOISE_CANCEL\t0x20\t \n#define SD1_NOISE_CANCEL\t0x21\t \n#define SD2_NOISE_CANCEL\t0x22\t \n#define SD3_NOISE_CANCEL\t0x23\t \n#define SD4_NOISE_CANCEL\t0x24\t \n#define SD5_NOISE_CANCEL\t0x25\t \n#define SD6_NOISE_CANCEL\t0x26\t \n#define SD7_NOISE_CANCEL\t0x27\t \n\n\n \n#define BUSMON_BUS_FREE    0\n#define BUSMON_COMMAND     ( BUSMON_BSY |                          BUSMON_CD | BUSMON_REQ )\n#define BUSMON_MESSAGE_IN  ( BUSMON_BSY | BUSMON_MSG | BUSMON_IO | BUSMON_CD | BUSMON_REQ )\n#define BUSMON_MESSAGE_OUT ( BUSMON_BSY | BUSMON_MSG |             BUSMON_CD | BUSMON_REQ )\n#define BUSMON_DATA_IN     ( BUSMON_BSY |              BUSMON_IO |             BUSMON_REQ )\n#define BUSMON_DATA_OUT    ( BUSMON_BSY |                                      BUSMON_REQ )\n#define BUSMON_STATUS      ( BUSMON_BSY |              BUSMON_IO | BUSMON_CD | BUSMON_REQ )\n#define BUSMON_RESELECT    (                           BUSMON_IO                          | BUSMON_SEL)\n#define BUSMON_PHASE_MASK  (              BUSMON_MSG | BUSMON_IO | BUSMON_CD              | BUSMON_SEL)\n\n#define BUSPHASE_COMMAND     ( BUSMON_COMMAND     & BUSMON_PHASE_MASK )\n#define BUSPHASE_MESSAGE_IN  ( BUSMON_MESSAGE_IN  & BUSMON_PHASE_MASK )\n#define BUSPHASE_MESSAGE_OUT ( BUSMON_MESSAGE_OUT & BUSMON_PHASE_MASK )\n#define BUSPHASE_DATA_IN     ( BUSMON_DATA_IN     & BUSMON_PHASE_MASK )\n#define BUSPHASE_DATA_OUT    ( BUSMON_DATA_OUT    & BUSMON_PHASE_MASK )\n#define BUSPHASE_STATUS      ( BUSMON_STATUS      & BUSMON_PHASE_MASK )\n#define BUSPHASE_SELECT      ( BUSMON_SEL | BUSMON_IO )\n\n\n \n#define NSP32_SG_SIZE\t\tSG_ALL\n\ntypedef struct _nsp32_sgtable {\n\t \n\tu32_le addr;  \n\tu32_le len;   \n} __attribute__ ((packed)) nsp32_sgtable;\n\ntypedef struct _nsp32_sglun {\n\tnsp32_sgtable sgt[NSP32_SG_SIZE+1];\t \n} __attribute__ ((packed)) nsp32_sglun;\n#define NSP32_SG_TABLE_SIZE (sizeof(nsp32_sgtable) * NSP32_SG_SIZE * MAX_TARGET * MAX_LUN)\n\n \n \ntypedef struct _nsp32_autoparam {\n\tu8     cdb[4 * 0x10];     \n\tu32_le msgout;            \n\tu8     syncreg;           \n\tu8     ackwidth;          \n\tu8     target_id;         \n\tu8     sample_reg;        \n\tu16_le command_control;   \n\tu16_le transfer_control;  \n\tu32_le sgt_pointer;       \n\tu32_le dummy[2];\n} __attribute__ ((packed)) nsp32_autoparam;   \n\n \n \n#define MSGOUTBUF_MAX\t\t20\n#define MSGINBUF_MAX\t\t20\n\n \n#define NSP32_TRANSFER_BUSMASTER\tBIT(0)\n#define NSP32_TRANSFER_MMIO\t\tBIT(1)\t \n#define NSP32_TRANSFER_PIO\t\tBIT(2)\t \n\n\n \n#define DISCPRIV_OK\t\tBIT(0)\t\t \n#define MSGIN03\t\t\tBIT(1)\t\t \n\ntypedef struct _nsp32_lunt {\n\tstruct scsi_cmnd\t*SCpnt;\t     \n\tunsigned long\t save_datp;   \n\tint\t\t msgin03;\t \n\tunsigned int\t sg_num;\t \n\tint\t\t cur_entry;\t \n\tnsp32_sglun     *sglun;\t\t \n\tdma_addr_t       sglun_paddr;    \n} nsp32_lunt;\n\n\n \n#define NSP32_HOST_SCSIID    7   \n#define MAX_TARGET\t     8\n#define MAX_LUN\t\t     8\t \n\n\ntypedef struct _nsp32_sync_table {\n\tunsigned char\tperiod_num;\t \n\tunsigned char\tackwidth;\t \n\tunsigned char\tstart_period;\t \n\tunsigned char\tend_period;\t \n\tunsigned char   sample_rate;     \n} nsp32_sync_table;\n\n\n \n \n#define SDTR_INITIATOR\t  BIT(0)     \n#define SDTR_TARGET\t  BIT(1)     \n#define SDTR_DONE\t  BIT(2)     \n\n \n#define FAST5M\t\t\t0x32\n#define FAST10M\t\t\t0x19\n#define ULTRA20M\t\t0x0c\n\n \n#define ASYNC_OFFSET\t\t0\t \n#define SYNC_OFFSET\t\t0xf\t \n\n \n#define TO_SYNCREG(period, offset) (((period) & 0x0f) << 4 | ((offset) & 0x0f))\n\nstruct nsp32_cmd_priv {\n\tenum sam_status status;\n};\n\nstatic inline struct nsp32_cmd_priv *nsp32_priv(struct scsi_cmnd *cmd)\n{\n\treturn scsi_cmd_priv(cmd);\n}\n\ntypedef struct _nsp32_target {\n\tunsigned char\tsyncreg;\t \n\tunsigned char\tackwidth;\t \n\tunsigned char   period;          \n\tunsigned char\toffset;\t\t \n\tint\t\tsync_flag;\t \n\tint\t\tlimit_entry;\t \n\tunsigned char   sample_reg;      \n} nsp32_target;\n\ntypedef struct _nsp32_hw_data {\n\tint           IrqNumber;\n\tint           BaseAddress;\n\tint           NumAddress;\n\tvoid __iomem *MmioAddress;\n#define NSP32_MMIO_OFFSET 0x0800\n\tunsigned long MmioLength;\n\n\tstruct scsi_cmnd *CurrentSC;\n\n\tstruct pci_dev             *Pci;\n\tconst struct pci_device_id *pci_devid;\n\tstruct Scsi_Host           *Host;\n\tspinlock_t                  Lock;\n\n\tchar info_str[100];\n\n\t \n\tnsp32_sglun      *sg_list;\t \n\tdma_addr_t\t  sg_paddr;      \n\tnsp32_autoparam  *autoparam;\t \n\tdma_addr_t\t  auto_paddr;\t \n\tint \t\t  cur_entry;\t \n\n\t \n\tnsp32_lunt       *cur_lunt;\t \n\tnsp32_lunt        lunt[MAX_TARGET][MAX_LUN];   \n\n\tnsp32_target     *cur_target;\t \n\tnsp32_target\t  target[MAX_TARGET];\t      \n\tint\t\t  cur_id;\t \n\tint\t\t  cur_lun;\t \n\n\t \n\tint\t\t  trans_method;\t \n\tint\t\t  resettime;\t \n\tint \t\t  clock;       \t \n\tnsp32_sync_table *synct;\t \n\tint\t\t  syncnum;\t \n\n\t \n\tunsigned char msgoutbuf[MSGOUTBUF_MAX];  \n\tchar\t      msgout_len;\t\t \n\tunsigned char msginbuf [MSGINBUF_MAX];\t \n\tchar\t      msgin_len;\t\t \n\n} nsp32_hw_data;\n\n \n#define RESET_HOLD_TIME\t\t10000\t \n#define SEL_TIMEOUT_TIME\t10000\t \n#define ARBIT_TIMEOUT_TIME\t100\t \n#define REQSACK_TIMEOUT_TIME\t10000\t \n\n#endif  \n \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}