Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: LCD.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LCD.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LCD"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : LCD
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/aula.ELE/Desktop/Lab05/LCD.vhd" in Library work.
Entity <lcd> compiled.
Entity <lcd> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <LCD> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <LCD> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <lcd_rw> in unit <LCD> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <led_1> in unit <LCD> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <led_2> in unit <LCD> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <led_3> in unit <LCD> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <LCD> analyzed. Unit <LCD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <LCD>.
    Related source file is "C:/Users/aula.ELE/Desktop/Lab05/LCD.vhd".
WARNING:Xst:1306 - Output <sf_d<7:0>> is never assigned.
    Found finite state machine <FSM_0> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 54                                             |
    | Transitions        | 54                                             |
    | Inputs             | 0                                              |
    | Outputs            | 54                                             |
    | Clock              | new_clk                   (falling_edge)       |
    | Power Up State     | ini_0                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <lcd_rs>.
    Found 1-bit register for signal <lcd_e>.
    Found 4-bit register for signal <sf_d<11:8>>.
    Found 32-bit up counter for signal <count_clk>.
    Found 1-bit register for signal <new_clk>.
    Found 32-bit comparator less for signal <new_clk$cmp_lt0000> created at line 108.
    Found 32-bit comparator less for signal <new_clk$cmp_lt0001> created at line 110.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <LCD> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 7
 1-bit register                                        : 7
# Comparators                                          : 2
 32-bit comparator less                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <present_state/FSM> on signal <present_state[1:54]> with one-hot encoding.
--------------------------------------------------------------------
 State    | Encoding
--------------------------------------------------------------------
 ini_0    | 000000000000000000000000000000000000000000000000000001
 ini_1    | 000000000000000000000000000000000000000000000000000010
 ini_2    | 000000000000000000000000000000000000000000000000000100
 ini_3    | 000000000000000000000000000000000000000000000000001000
 ini_4    | 000000000000000000000000000000000000000000000000010000
 ini_5    | 000000000000000000000000000000000000000000000000100000
 ini_6    | 000000000000000000000000000000000000000000000001000000
 ini_7    | 000000000000000000000000000000000000000000000010000000
 ini_8    | 000000000000000000000000000000000000000000000100000000
 conf_1   | 000000000000000000000000000000000000000000001000000000
 conf_2   | 000000000000000000000000000000000000000000010000000000
 conf_3   | 000000000000000000000000000000000000000000100000000000
 conf_4   | 000000000000000000000000000000000000000001000000000000
 conf_5   | 000000000000000000000000000000000000000010000000000000
 conf_6   | 000000000000000000000000000000000000000100000000000000
 conf_7   | 000000000000000000000000000000000000001000000000000000
 conf_8   | 000000000000000000000000000000000000010000000000000000
 conf_9   | 000000000000000000000000000000000000100000000000000000
 conf_10  | 000000000000000000000000000000000001000000000000000000
 conf_11  | 000000000000000000000000000000000010000000000000000000
 conf_12  | 000000000000000000000000000000000100000000000000000000
 conf_13  | 000000000000000000000000000000001000000000000000000000
 conf_14  | 000000000000000000000000000000010000000000000000000000
 conf_15  | 000000000000000000000000000000100000000000000000000000
 conf_16  | 000000000000000000000000000001000000000000000000000000
 write_1  | 000000000000000000000000000010000000000000000000000000
 write_2  | 000000000000000000000000000100000000000000000000000000
 write_3  | 000000000000000000000000001000000000000000000000000000
 write_4  | 000000000000000000000000010000000000000000000000000000
 write_5  | 000000000000000000000000100000000000000000000000000000
 write_6  | 000000000000000000000001000000000000000000000000000000
 write_7  | 000000000000000000000010000000000000000000000000000000
 write_8  | 000000000000000000000100000000000000000000000000000000
 write_9  | 000000000000000000001000000000000000000000000000000000
 write_10 | 000000000000000000010000000000000000000000000000000000
 write_11 | 000000000000000000100000000000000000000000000000000000
 write_12 | 000000000000000001000000000000000000000000000000000000
 write_13 | 000000000000000010000000000000000000000000000000000000
 write_14 | 000000000000000100000000000000000000000000000000000000
 write_15 | 000000000000001000000000000000000000000000000000000000
 write_16 | 000000000000010000000000000000000000000000000000000000
 write_17 | 000000000000100000000000000000000000000000000000000000
 write_18 | 000000000001000000000000000000000000000000000000000000
 write_19 | 000000000010000000000000000000000000000000000000000000
 write_20 | 000000000100000000000000000000000000000000000000000000
 write_21 | 000000001000000000000000000000000000000000000000000000
 write_22 | 000000010000000000000000000000000000000000000000000000
 write_23 | 000000100000000000000000000000000000000000000000000000
 write_24 | 000001000000000000000000000000000000000000000000000000
 write_25 | 000010000000000000000000000000000000000000000000000000
 write_26 | 000100000000000000000000000000000000000000000000000000
 write_27 | 001000000000000000000000000000000000000000000000000000
 write_28 | 010000000000000000000000000000000000000000000000000000
 write_29 | 100000000000000000000000000000000000000000000000000000
--------------------------------------------------------------------
WARNING:Xst:1426 - The value init of the FF/Latch FFd54 hinder the constant cleaning in the block FSM.
   You should achieve better results by setting this init to 0.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 7
 Flip-Flops                                            : 7
# Comparators                                          : 2
 32-bit comparator less                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch FSM_FFd54 hinder the constant cleaning in the block FSM_0-parent.
   You should achieve better results by setting this init to 0.

Optimizing unit <LCD> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LCD, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 93
 Flip-Flops                                            : 93

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LCD.ngr
Top Level Output File Name         : LCD
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 188
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 37
#      LUT2                        : 4
#      LUT2_D                      : 1
#      LUT3                        : 6
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 34
#      LUT4_D                      : 2
#      LUT4_L                      : 5
#      MUXCY                       : 55
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 93
#      FD_1                        : 53
#      FDR                         : 32
#      FDRE_1                      : 1
#      FDS_1                       : 6
#      FDSE_1                      : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       74  out of   4656     1%  
 Number of Slice Flip Flops:             93  out of   9312     0%  
 Number of 4 input LUTs:                 99  out of   9312     1%  
 Number of IOs:                          19
 Number of bonded IOBs:                  11  out of    232     4%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 33    |
new_clk1                           | BUFG                   | 60    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.954ns (Maximum Frequency: 143.798MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.954ns (frequency: 143.798MHz)
  Total number of paths / destination ports: 2475 / 66
-------------------------------------------------------------------------
Delay:               6.954ns (Levels of Logic = 13)
  Source:            count_clk_3 (FF)
  Destination:       count_clk_0 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: count_clk_3 to count_clk_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.706  count_clk_3 (count_clk_3)
     LUT2:I0->O            1   0.704   0.000  Mcompar_new_clk_cmp_lt0000_lut<1> (Mcompar_new_clk_cmp_lt0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_new_clk_cmp_lt0000_cy<1> (Mcompar_new_clk_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_new_clk_cmp_lt0000_cy<2> (Mcompar_new_clk_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_new_clk_cmp_lt0000_cy<3> (Mcompar_new_clk_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_new_clk_cmp_lt0000_cy<4> (Mcompar_new_clk_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_new_clk_cmp_lt0000_cy<5> (Mcompar_new_clk_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_new_clk_cmp_lt0000_cy<6> (Mcompar_new_clk_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_new_clk_cmp_lt0000_cy<7> (Mcompar_new_clk_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_new_clk_cmp_lt0000_cy<8> (Mcompar_new_clk_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_new_clk_cmp_lt0000_cy<9> (Mcompar_new_clk_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_new_clk_cmp_lt0000_cy<10> (Mcompar_new_clk_cmp_lt0000_cy<10>)
     MUXCY:CI->O           2   0.459   0.622  Mcompar_new_clk_cmp_lt0000_cy<11> (Mcompar_new_clk_cmp_lt0000_cy<11>)
     LUT2:I0->O           32   0.704   1.262  count_clk_and00001 (count_clk_and0000)
     FDR:R                     0.911          count_clk_0
    ----------------------------------------
    Total                      6.954ns (4.364ns logic, 2.590ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'new_clk1'
  Clock period: 4.934ns (frequency: 202.675MHz)
  Total number of paths / destination ports: 211 / 66
-------------------------------------------------------------------------
Delay:               4.934ns (Levels of Logic = 3)
  Source:            present_state_FSM_FFd19 (FF)
  Destination:       sf_d_9 (FF)
  Source Clock:      new_clk1 falling
  Destination Clock: new_clk1 falling

  Data Path: present_state_FSM_FFd19 to sf_d_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             3   0.591   0.706  present_state_FSM_FFd19 (present_state_FSM_FFd19)
     LUT2_D:I0->O          1   0.704   0.595  sf_d_11_mux00001_SW0 (N01)
     LUT4_D:I0->O          2   0.704   0.622  lcd_e_mux00001 (N0)
     LUT4:I0->O            1   0.704   0.000  sf_d_9_mux0000161 (sf_d_9_mux000016)
     FDS_1:D                   0.308          sf_d_9
    ----------------------------------------
    Total                      4.934ns (3.011ns logic, 1.923ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'new_clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            lcd_e (FF)
  Destination:       lcd_e (PAD)
  Source Clock:      new_clk1 falling

  Data Path: lcd_e to lcd_e
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            2   0.591   0.447  lcd_e (lcd_e_OBUF)
     OBUF:I->O                 3.272          lcd_e_OBUF (lcd_e)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.67 secs
 
--> 

Total memory usage is 263168 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    4 (   0 filtered)

