<stg><name>runge_kutta_45_Pipeline_last_copy_y</name>


<trans_list>

<trans id="143" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_ln267 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln267"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %trunc_ln2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln2

]]></Node>
<StgValue><ssdm name="trunc_ln2_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:3 %zext_ln266_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln266

]]></Node>
<StgValue><ssdm name="zext_ln266_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %yy_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %yy

]]></Node>
<StgValue><ssdm name="yy_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %mul335_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul335

]]></Node>
<StgValue><ssdm name="mul335_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="35">
<![CDATA[
newFuncRoot:6 %zext_ln266_cast = zext i35 %zext_ln266_read

]]></Node>
<StgValue><ssdm name="zext_ln266_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %X_BUS, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 12288, void @empty_22, void @empty, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i32 0, i32 %i_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i64 0, i64 %phi_ln267

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.body338

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body338:0 %i = load i32 %i_5

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
for.body338:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %X_BUS

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body338:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body338:3 %icmp_ln266 = icmp_eq  i32 %i, i32 %mul335_read

]]></Node>
<StgValue><ssdm name="icmp_ln266"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body338:4 %add_ln266 = add i32 %i, i32 1

]]></Node>
<StgValue><ssdm name="add_ln266"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body338:5 %br_ln266 = br i1 %icmp_ln266, void %for.body338.split_ifconv, void %last_copy_t.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
for.body338.split_ifconv:1 %i_5_cast129 = zext i32 %i

]]></Node>
<StgValue><ssdm name="i_5_cast129"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body338.split_ifconv:2 %yy_loc_V_addr = getelementptr i80 %yy_loc_V, i64 0, i64 %i_5_cast129

]]></Node>
<StgValue><ssdm name="yy_loc_V_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32">
<![CDATA[
for.body338.split_ifconv:3 %empty = trunc i32 %i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="80" op_0_bw="14">
<![CDATA[
for.body338.split_ifconv:5 %p_Val2_s = load i14 %yy_loc_V_addr

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body338.split_ifconv:60 %br_ln267 = br i1 %empty, void %for.inc346._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %i, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="35" op_0_bw="35" op_1_bw="31" op_2_bw="4">
<![CDATA[
:1 %and_ln1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i31.i4, i31 %tmp_2, i4 0

]]></Node>
<StgValue><ssdm name="and_ln1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="35">
<![CDATA[
:2 %zext_ln267 = zext i35 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln267"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %tmp_4 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %i, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %add_ln267_2 = add i64 %zext_ln267, i64 %yy_read

]]></Node>
<StgValue><ssdm name="add_ln267_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %add_ln267 = add i64 %add_ln267_2, i64 %zext_ln266_cast

]]></Node>
<StgValue><ssdm name="add_ln267"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14 %trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln267, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc346._crit_edge:1 %store_ln266 = store i32 %add_ln266, i32 %i_5

]]></Node>
<StgValue><ssdm name="store_ln266"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body338.split_ifconv:0 %phi_ln267_load = load i64 %phi_ln267

]]></Node>
<StgValue><ssdm name="phi_ln267_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body338.split_ifconv:4 %specloopname_ln266 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln266"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="80" op_0_bw="14">
<![CDATA[
for.body338.split_ifconv:5 %p_Val2_s = load i14 %yy_loc_V_addr

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="80" op_1_bw="80">
<![CDATA[
for.body338.split_ifconv:6 %icmp_ln1086 = icmp_eq  i80 %p_Val2_s, i80 0

]]></Node>
<StgValue><ssdm name="icmp_ln1086"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
for.body338.split_ifconv:7 %p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %p_Val2_s, i32 79

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
for.body338.split_ifconv:8 %tmp_V = sub i80 0, i80 %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="80" op_0_bw="1" op_1_bw="80" op_2_bw="80">
<![CDATA[
for.body338.split_ifconv:9 %tmp_V_2 = select i1 %p_Result_10, i80 %tmp_V, i80 %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body338.split_ifconv:10 %t = partselect i64 @_ssdm_op_PartSelect.i64.i80.i32.i32, i80 %tmp_V_2, i32 16, i32 79

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
for.body338.split_ifconv:11 %tmp_3 = ctlz i64 @llvm.ctlz.i64, i64 %t, i1 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
for.body338.split_ifconv:12 %NZeros = trunc i64 %tmp_3

]]></Node>
<StgValue><ssdm name="NZeros"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body338.split_ifconv:13 %hitNonZero = icmp_eq  i64 %t, i64 0

]]></Node>
<StgValue><ssdm name="hitNonZero"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="80">
<![CDATA[
for.body338.split_ifconv:14 %trunc_ln1267 = trunc i80 %tmp_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln1267"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="48">
<![CDATA[
for.body338.split_ifconv:15 %p_Result_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i48, i16 %trunc_ln1267, i48 281474976710655

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
for.body338.split_ifconv:16 %tmp_7 = ctlz i64 @llvm.ctlz.i64, i64 %p_Result_11, i1 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
for.body338.split_ifconv:17 %trunc_ln1269 = trunc i64 %tmp_7

]]></Node>
<StgValue><ssdm name="trunc_ln1269"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body338.split_ifconv:18 %NZeros_1 = add i32 %trunc_ln1269, i32 %NZeros

]]></Node>
<StgValue><ssdm name="NZeros_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body338.split_ifconv:19 %NZeros_3 = select i1 %hitNonZero, i32 %NZeros_1, i32 %NZeros

]]></Node>
<StgValue><ssdm name="NZeros_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body338.split_ifconv:20 %sub_ln1095 = sub i32 80, i32 %NZeros_3

]]></Node>
<StgValue><ssdm name="sub_ln1095"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body338.split_ifconv:21 %lsb_index = add i32 %sub_ln1095, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body338.split_ifconv:22 %tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body338.split_ifconv:23 %icmp_ln1097 = icmp_sgt  i31 %tmp, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln1097"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="32">
<![CDATA[
for.body338.split_ifconv:24 %trunc_ln1098 = trunc i32 %sub_ln1095

]]></Node>
<StgValue><ssdm name="trunc_ln1098"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body338.split_ifconv:25 %sub_ln1098 = sub i7 6, i7 %trunc_ln1098

]]></Node>
<StgValue><ssdm name="sub_ln1098"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="80" op_0_bw="7">
<![CDATA[
for.body338.split_ifconv:26 %zext_ln1098 = zext i7 %sub_ln1098

]]></Node>
<StgValue><ssdm name="zext_ln1098"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
for.body338.split_ifconv:27 %lshr_ln1098 = lshr i80 1208925819614629174706175, i80 %zext_ln1098

]]></Node>
<StgValue><ssdm name="lshr_ln1098"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
for.body338.split_ifconv:28 %p_Result_s = and i80 %tmp_V_2, i80 %lshr_ln1098

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="80" op_1_bw="80">
<![CDATA[
for.body338.split_ifconv:29 %icmp_ln1098 = icmp_ne  i80 %p_Result_s, i80 0

]]></Node>
<StgValue><ssdm name="icmp_ln1098"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body338.split_ifconv:30 %a = and i1 %icmp_ln1097, i1 %icmp_ln1098

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body338.split_ifconv:31 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body338.split_ifconv:32 %xor_ln1100 = xor i1 %tmp_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1100"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
for.body338.split_ifconv:33 %p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %tmp_V_2, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body338.split_ifconv:34 %and_ln1100 = and i1 %p_Result_7, i1 %xor_ln1100

]]></Node>
<StgValue><ssdm name="and_ln1100"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body338.split_ifconv:35 %or_ln1100 = or i1 %and_ln1100, i1 %a

]]></Node>
<StgValue><ssdm name="or_ln1100"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body338.split_ifconv:36 %or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1100

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body338.split_ifconv:37 %icmp_ln1105 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1105"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body338.split_ifconv:38 %add_ln1105 = add i32 %sub_ln1095, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln1105"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="80" op_0_bw="32">
<![CDATA[
for.body338.split_ifconv:39 %zext_ln1105 = zext i32 %add_ln1105

]]></Node>
<StgValue><ssdm name="zext_ln1105"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
for.body338.split_ifconv:40 %lshr_ln1105 = lshr i80 %tmp_V_2, i80 %zext_ln1105

]]></Node>
<StgValue><ssdm name="lshr_ln1105"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body338.split_ifconv:41 %sub_ln1106 = sub i32 54, i32 %sub_ln1095

]]></Node>
<StgValue><ssdm name="sub_ln1106"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="80" op_0_bw="32">
<![CDATA[
for.body338.split_ifconv:42 %zext_ln1106 = zext i32 %sub_ln1106

]]></Node>
<StgValue><ssdm name="zext_ln1106"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
for.body338.split_ifconv:43 %shl_ln1106 = shl i80 %tmp_V_2, i80 %zext_ln1106

]]></Node>
<StgValue><ssdm name="shl_ln1106"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="80">
<![CDATA[
for.body338.split_ifconv:44 %trunc_ln1106 = trunc i80 %lshr_ln1105

]]></Node>
<StgValue><ssdm name="trunc_ln1106"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="80">
<![CDATA[
for.body338.split_ifconv:45 %trunc_ln1106_1 = trunc i80 %shl_ln1106

]]></Node>
<StgValue><ssdm name="trunc_ln1106_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body338.split_ifconv:46 %m = select i1 %icmp_ln1105, i64 %trunc_ln1106, i64 %trunc_ln1106_1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="2">
<![CDATA[
for.body338.split_ifconv:47 %zext_ln1112 = zext i2 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln1112"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body338.split_ifconv:48 %m_1 = add i64 %m, i64 %zext_ln1112

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body338.split_ifconv:49 %m_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_1, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="63">
<![CDATA[
for.body338.split_ifconv:50 %zext_ln1113 = zext i63 %m_4

]]></Node>
<StgValue><ssdm name="zext_ln1113"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body338.split_ifconv:51 %p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_1, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.body338.split_ifconv:52 %select_ln1094 = select i1 %p_Result_8, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln1094"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="32">
<![CDATA[
for.body338.split_ifconv:53 %trunc_ln1094 = trunc i32 %NZeros_3

]]></Node>
<StgValue><ssdm name="trunc_ln1094"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body338.split_ifconv:54 %sub_ln1116 = sub i11 20, i11 %trunc_ln1094

]]></Node>
<StgValue><ssdm name="sub_ln1116"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body338.split_ifconv:55 %add_ln1122 = add i11 %sub_ln1116, i11 %select_ln1094

]]></Node>
<StgValue><ssdm name="add_ln1122"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
for.body338.split_ifconv:56 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_10, i11 %add_ln1122

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body338.split_ifconv:57 %p_Result_12 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln1113, i12 %tmp_s, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body338.split_ifconv:58 %select_ln1086 = select i1 %icmp_ln1086, i64 0, i64 %p_Result_12

]]></Node>
<StgValue><ssdm name="select_ln1086"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body338.split_ifconv:59 %or_ln1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %select_ln1086, i64 %phi_ln267_load

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:4 %and_ln267_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_4, i4 0

]]></Node>
<StgValue><ssdm name="and_ln267_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="512" op_0_bw="128">
<![CDATA[
:7 %zext_ln267_1 = zext i128 %or_ln1

]]></Node>
<StgValue><ssdm name="zext_ln267_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %add_ln267_1 = add i6 %trunc_ln2_read, i6 %and_ln267_1

]]></Node>
<StgValue><ssdm name="add_ln267_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="6">
<![CDATA[
:9 %zext_ln267_2 = zext i6 %add_ln267_1

]]></Node>
<StgValue><ssdm name="zext_ln267_2"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10 %shl_ln267 = shl i64 65535, i64 %zext_ln267_2

]]></Node>
<StgValue><ssdm name="shl_ln267"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:11 %shl_ln267_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln267_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln267_2"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="512" op_0_bw="9">
<![CDATA[
:12 %zext_ln267_3 = zext i9 %shl_ln267_2

]]></Node>
<StgValue><ssdm name="zext_ln267_3"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:13 %shl_ln267_1 = shl i512 %zext_ln267_1, i512 %zext_ln267_3

]]></Node>
<StgValue><ssdm name="shl_ln267_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="58">
<![CDATA[
:15 %sext_ln267 = sext i58 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln267"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:16 %X_BUS_addr = getelementptr i512 %X_BUS, i64 %sext_ln267

]]></Node>
<StgValue><ssdm name="X_BUS_addr"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:17 %empty_60 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %X_BUS_addr, i32 1

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc346._crit_edge:0 %select_ln266 = select i1 %empty, i64 0, i64 %select_ln1086

]]></Node>
<StgValue><ssdm name="select_ln266"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc346._crit_edge:2 %store_ln266 = store i64 %select_ln266, i64 %phi_ln267

]]></Node>
<StgValue><ssdm name="store_ln266"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
for.inc346._crit_edge:3 %br_ln266 = br void %for.body338

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="112" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0">
<![CDATA[
:18 %write_ln267 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %X_BUS_addr, i512 %shl_ln267_1, i64 %shl_ln267

]]></Node>
<StgValue><ssdm name="write_ln267"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="113" st_id="4" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
:19 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="114" st_id="5" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
:19 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="115" st_id="6" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
:19 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="116" st_id="7" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
:19 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0">
<![CDATA[
last_copy_t.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="117" st_id="8" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
:19 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %X_BUS_addr

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:20 %br_ln267 = br void %for.inc346._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
