Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Verilog_projects/Fetch/Fetch_test_isim_beh.exe -prj D:/Verilog_projects/Fetch/Fetch_test_beh.prj work.Fetch_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Verilog_projects/Fetch/Shifter.v" into library work
Analyzing Verilog file "D:/Verilog_projects/Fetch/PC.v" into library work
Analyzing Verilog file "D:/Verilog_projects/Fetch/MUX32_2_1.v" into library work
Analyzing Verilog file "D:/Verilog_projects/Fetch/AND.v" into library work
Analyzing Verilog file "D:/Verilog_projects/Fetch/ADD.v" into library work
Analyzing Verilog file "D:/Verilog_projects/Fetch/Fetch.v" into library work
Analyzing Verilog file "D:/Verilog_projects/Fetch/Fetch_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module PC
Compiling module AND
Compiling module Shifter
Compiling module ADD
Compiling module MUX32_2_1
Compiling module Fetch
Compiling module Fetch_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable D:/Verilog_projects/Fetch/Fetch_test_isim_beh.exe
Fuse Memory Usage: 27672 KB
Fuse CPU Usage: 311 ms
