<div align="center">

# NRF24L01+ library for STM32

[English](#english) | [–†—É—Å—Å–∫–∏–π](#russian)

</div>

<a name="russian"></a>

## RU Russian Version
# –û–ø–∏—Å–∞–Ω–∏–µ 
–ë–∏–±–ª–∏–æ—Ç–µ–∫–∞ –¥–ª—è NRF24L01+ –ø–æ–¥ –º–∏–∫—Ä–æ–∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä—ã STM32 –¥–ª—è CMSIS. –í —ç—Ç–æ–π –¥–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏–∏ –Ω–µ –±—É–¥—É—Ç –æ–ø–∏—Å–∞–Ω—ã —Ä–µ–≥–∏—Å—Ç—Ä—ã NRF24L01+ –∏ –æ–ø–∏—Å–∞–Ω–∏–µ –µ–≥–æ –∫–æ–º–∞–Ω–¥, —Ç–∞–∫ –∫–∞–∫ –¥–ª—è —ç—Ç–æ–≥–æ –µ—Å—Ç—å –æ—Ñ–∏—Ü–∏–∞–ª—å–Ω–∞—è –¥–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏—è. –¢–∞–∫–∂–µ –Ω–µ –±—É–¥–µ—Ç –∑–∞—Ç—Ä–æ–Ω—É—Ç–∞ –Ω–∞—Å—Ç—Ä–æ–π–∫–∞ –ø–µ—Ä–∏—Ñ–µ—Ä–∏–π SPI –∏ DMA, —Ñ—É–Ω–∫—Ü–∏–∏ –∑–∞–¥–µ—Ä–∂–∫–∏ –∏ –Ω–∞–∏—Å—Ç—Ä–æ–π–∫–∞ –ø–∏–Ω–æ–≤, –æ–Ω–∏ –º–æ–≥—É—Ç –æ—Ç–ª–∏—á–∞—Ç—å—Å—è —É —Ä–∞–∑–ª–∏—á–Ω—ã—Ö –º–æ–¥–µ–ª–µ–π –º–∏–∫—Ä–æ–∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä–æ–≤. –í –¥–∞–Ω–Ω–æ–º —Ä–µ–ø–æ–∑–∏—Ç–æ—Ä–∏–∏ –∂–µ –ø—Ä–µ–¥—Å—Ç–∞–≤–ª–µ–Ω –ø—Ä–∏–º–µ—Ä –¥–ª—è STM32F030F4P6, —Ä–µ–∫–æ–º–µ–Ω–¥—É–µ—Ç—Å—è –æ—Ä–∏–µ–Ω—Ç–∏—Ä–æ–≤–∞—Ç—å—Å—è –Ω–∞ –Ω–µ–≥–æ –ø—Ä–∏ –Ω–∞—Å—Ç—Ä–æ–π–∫–µ –ø–µ—Ä–∏—Ñ–µ—Ä–∏–∏. 

–í –∑–∞–≥–æ–ª–æ–≤–æ—á–Ω–æ–º —Ñ–∞–π–ª–µ nrf24.h –ø—Ä–µ–¥—Å—Ç–∞–≤–ª–µ–Ω—ã –º–∞—Å–∫–∏ —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤ –∏ –±–∏—Ç–æ–≤ nrf24, –æ–±—ä—è–≤–ª–µ–Ω–∏—è –Ω–µ–æ–±—Ö–æ–¥–∏–º—ã—Ö —Ñ—É–Ω–∫—Ü–∏–π, –∫–æ–º–∞–Ω–¥—ã –∏ –Ω–µ–∫–æ—Ç–æ—Ä—ã–µ –≤—Å–ø–æ–º–æ–≥–∞—Ç–µ–ª—å–Ω—ã–µ –≤–µ—â–∏. –¢–∞–∫–∂–µ —Ç–∞–º –µ—Å—Ç—å —Å—Ç—Ä—É–∫—Ç—É—Ä—ã —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤, –∫–æ—Ç–æ—Ä—ã–µ –∑–Ω–∞—á–∏—Ç–µ–ª—å–Ω–æ —É–ø—Ä–æ—â–∞—é—Ç –æ—Ç–ª–∞–¥–∫—É –¥–∞—Ç—á–∏–∫–∞. 

# –§—É–Ω–∫—Ü–∏–∏
–§—É–Ω–∫—Ü–∏–∏ —Å –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ–º DMA –∏ –±–µ–∑ –Ω–µ–≥–æ –≤—ã–ø–æ–ª–Ω—è—é—Ç –æ–¥–Ω–∏ –∏ —Ç–µ –∂–µ –∑–∞–¥–∞—á–∏ 

- NRF24_Read_Reg(_DMA)\
–ß–∏—Ç–∞–µ—Ç –∑–Ω–∞—á–µ–Ω–∏–µ –∏–∑ —Ä–µ–≥–∏—Å—Ç—Ä–∞.

- NRF24_Write_Reg(_DMA)\
–ó–∞–ø–∏—Å—ã–≤–∞–µ—Ç –∑–Ω–∞—á–µ–Ω–∏–µ –≤ —Ä–µ–≥–∏—Å—Ç—Ä —Å –ø–µ—Ä–µ–∑–∞–ø–∏—Å—å—é –í–°–ï–ì–û —Ä–µ–≥–∏—Å—Ç—Ä–∞.

- NRF24_Write_Bit(_DMA)\
–ó–∞–ø–∏—Å—ã–≤–∞–µ—Ç –û–î–ò–ù –±–∏—Ç –≤ —Ä–µ–≥–∏—Å—Ç—Ä –±–µ–∑ –ø–µ—Ä–µ–∑–∞–ø–∏—Å–∏ –≤—Å–µ–≥–æ —Ä–µ–≥–∏—Å—Ç—Ä–∞.

- NRF24_Write_Reg_Multiple(_DMA)\
–ê–Ω–∞–ª–æ–≥–∏—á–µ–Ω NRF24_Write_Reg, –Ω–æ –∑–∞–ø–∏—Å—ã–≤–∞–µ—Ç –¥–∞–Ω–Ω—ã–µ –≤ —Ä–µ–≥–∏—Å—Ç—Ä —Ä–∞–∑–º–µ—Ä–æ–º –±–æ–ª—å—à–µ 1 –±–∞–π—Ç–∞ (–∞–¥—Ä–µ—Å).

- NRF24_Write_Payload(_DMA)\
–ó–∞–ø–∏—Å—ã–≤–∞–µ—Ç –¥–∞–Ω–Ω—ã–µ –≤ —Ä–µ–≥–∏—Å—Ç—Ä TX payload.

- NRF24_Clear_Status(_DMA)\
–û—á–∏—â–∞–µ—Ç –±–∏—Ç—ã —Å—Ç–∞—Ç—É—Å–∞ –≤ —Ä–µ–≥–∏—Å—Ä–µ STATUS.

- NRF24_FLUSH_RX(_DMA), NRF24_FLUSH_TX(_DMA)\
–û—á–∏—â–∞—é—Ç RX –∏ TX –±—É—Ñ—Ñ–µ—Ä—ã —Å–æ–æ—Ç–≤–µ—Ç—Å—Ç–≤–µ–Ω–Ω–æ.

- NRF24_Set_rx_addr(_DMA)\
–ó–∞–ø–∏—Å—ã–≤–∞–µ—Ç –∞–¥—Ä–µ—Å–∞ 1-5 —Ç—Ä—É–± –ø—Ä–∏—ë–º–Ω–∏–∫–æ–≤.

- NRF24_Set_P0_TX_addr(_DMA)\
–ó–∞–ø–∏—Å—ã–≤–∞–µ—Ç –∞–¥—Ä–µ—Å –Ω—É–ª–µ–≤–æ–π —Ç—Ä—É–±—ã –∏ —Ç—Ä—É–±—ã "–ø–µ—Ä–µ–¥–∞—á–∏"(TX), –≤–∞–∂–Ω–æ —á—Ç–æ–±—ã –æ–Ω–∏ –±—ã–ª–∏ –æ–¥–∏–Ω–∞–∫–æ–≤—ã–º–∏.

- NRF24_Read_RX(_DMA)\
–°—á–∏—Ç—ã–≤–∞–µ—Ç –ø–æ–ª—É—á–µ–Ω–Ω—ã–π –¥–∞–Ω–Ω—ã–µ –∏–∑ RX payload

- NRF24_RX_PAYLOAD_LENGHT(_DMA)\
–°—á–∏—Ç—ã–≤–∞–µ—Ç –¥–ª–∏–Ω—É –ø–æ–ª—É—á–µ–Ω–Ω—ã—Ö –¥–∞–Ω–Ω—ã–π –∏–∑ RX payload (—Ç–æ–ª—å–∫–æ —Å DPL).

- NRF24_Read_RX(_DMA)_DPL\
–°—á–∏—Ç—ã–≤–∞–µ—Ç –ø–æ–ª—É—á–µ–Ω–Ω—ã–π –¥–∞–Ω–Ω—ã–µ –∏–∑ RX payload (—Ç–æ–ª—å–∫–æ —Å DPL).

# –ù–∞—Å—Ç—Ä–æ–π–∫–∞ NRF24L01+
## –û—Å–Ω–æ–≤–Ω–∞—è –Ω–∞—Å—Ç—Ä–æ–π–∫–∞ 
–ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–≤ –≤—Å—é –Ω–µ–æ–±—Ö–æ–¥–∏–º—É—é –ø–µ—Ä–∏—Ñ–µ—Ä–∏—é, –ø–æ–¥–Ω—è–≤ CSN –∏ –æ–ø—É—Å—Ç–∏–≤ CE, –ø–µ—Ä–µ—Ö–æ–¥–∏–º –∫ –±–∞–∑–æ–≤–æ–π –Ω–∞—Å—Ç—Ä–æ–π–∫–µ –¥–∞—Ç—á–∏–∫–∞, –∫–æ—Ç–æ—Ä–∞—è –¥–æ–ª–∂–Ω–∞ –±—ã—Ç—å –Ω–∞ –≤—Å–µ—Ö —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞—Ö –æ–¥–∏–Ω–∞–∫–æ–≤–æ–π. –ü—Ä–∏–º–µ—Ä—ã –Ω–∞—Å—Ç—Ä–æ–µ–∫ –±—É–¥—É—Ç –ø—Ä–µ–¥—Å—Ç–∞–≤–ª–µ–Ω—ã –¥–ª—è 2 –º–æ–¥—É–ª–µ–π.
- –í–∫–ª—é—á–∞–µ–º –∞–≤—Ç–æ–ø–æ–¥—Ç–≤–µ—Ä–∂–¥–µ–Ω–∏–µ –¥–ª—è —Ç—Ä—É–±, —ç—Ç–æ –Ω–µ–æ–±—è–∑–∞—Ç–µ–ª—å–Ω–æ, –Ω–æ –∂–µ–ª–∞—Ç–µ–ª—å–Ω–æ. –ü—Ä–∏ –ø–æ–ª—É—á–µ–Ω–∏–∏ –¥–∞–Ω–Ω—ã—Ö –ø—Ä–∏—ë–º–Ω–∏–∫ –±—É–¥–µ—Ç –ø–æ—Å—ã–ª–∞—Ç—å –∞–≤—Ç–æ–ø–æ–¥—Ç–≤–µ—Ä–∂–¥–µ–Ω–∏–µ –Ω–∞ –ø–µ—Ä–µ–¥–∞—Ç—á–∏–∫ –∏ —É —Ç–æ–≥–æ, –µ—Å–ª–∏ –µ—Å—Ç—å, –±—É–¥–µ—Ç –≥–µ–Ω–µ—Ä–∏—Ä–æ–≤–∞—Ç—å—Å—è –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ(—Å–º. –ü—Ä–µ—Ä—ã–≤–∞–Ω–∏—è).
```
NRF24_Write_Reg(NRF24_REG_EN_AA, 1 << NRF24_ENAA_P0); // –∞–≤—Ç–æ–ø–æ–¥—Ç–≤–µ—Ä–∂–¥–µ–Ω–∏–µ –ø–µ—Ä–≤–æ–π —Ç—Ä—É–±—ã
```
- –£—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ–º –¥–ª–∏–Ω—É –∞–¥—Ä–µ—Å–∞ (1, 3, 5 –±–∞–π—Ç).
```
NRF24_Write_Reg(NRF24_REG_SETUP_AW, NRF24_SETUP_AW_5bytes); // –¥–ª–∏–Ω–∞ - 5 –±–∞–π—Ç
```
- –ó–∞–ø–∏—Å—ã–≤–∞–µ–º –∞–¥—Ä–µ—Å–∞ –≤ –∏—Ö —Ä–µ–≥–∏—Å—Ç—Ä—ã.
```
uint8_t rx_txAddr[] = {0xE7, 0x78, 0x78, 0x78, 0x78};
NRF24_Set_P0_TX_addr(rx_txAddr);
NRF24_Set_rx_addr(rx_txAddr, NRF24_REG_RX_ADDR_P0);
```
- –£—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ–º –∫–æ–ª–∏—á–µ—Å—Ç–≤–æ –ø–æ–≤—Ç–æ—Ä–Ω—ã—Ö –æ—Ç–ø—Ä–∞–≤–æ–∫ –∏ –∏–Ω—Ç–µ—Ä–≤–∞–ª –º–µ–∂–¥—É –Ω–∏–º–∏ (—Ä–∞–±–æ—Ç–∞–µ—Ç —Ç–æ–ª—å–∫–æ –ø—Ä–∏ –≤–ª—é—á—ë–Ω–Ω–æ–º –∞–≤—Ç–æ–ø–æ–¥—Ç–≤–µ—Ä–∂–¥–µ–Ω–∏–∏).
```
NRF24_Write_Reg(NRF24_REG_SETUP_RETR, NRF24_SETUP_RETR_ARD_250uS | NRF24_SETUP_RETR_ARC_15); // 15 –ø–æ–≤—Ç–æ—Ä–æ–≤ —Å –∏–Ω—Ç–µ—Ä–≤–∞–ª–æ–≤ 250 –º–∫—Å
```
- –í—ã–±–∏—Ä–∞–µ–º —á–∞—Å—Ç–æ—Ç–Ω—ã–π –∫–∞–Ω–∞–ª.
```
NRF24_Write_Reg(NRF24_REG_RF_CH, 76); // F = 2.400 MHz + 76
```
- –ù–∞—Å—Ç—Ä–∞–∏–≤–∞–µ–º —Å–∫–æ—Ä–æ—Å—Ç—å –ø–µ—Ä–µ–¥–∞—á–∏ –∏ –º–æ—â–Ω–æ—Å—Ç—å –ø–µ—Ä–µ–¥–∞—Ç—á–∏–∫–∞.
```
NRF24_Write_Reg(NRF24_REG_RF_SETUP, NRF24_DataRate_1M | NRF24_OutputPower_M18dBm); //Output power:0dBm, Datarate:1Mbps
```
### –ë–µ–∑ DPL
- –£—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ–º –¥–ª–∏–Ω—É payload –¥–ª—è –≤—Å–µ—Ö —Ç—Ä—É–±.
```
NRF24_Write_Reg(NRF24_REG_RX_PW_P0, 32); // –¥–ª–∏–Ω–∞ payload –¥–ª—è 0 —Ç—Ä—É–±—ã - 32 –±–∞–π—Ç–∞
```
### –° DPL
DPL(dynamic payload lenght) - —ç—Ç–æ –¥–∏–Ω–∞–º–∏—á–µ—Å–∫–∞—è –¥–ª–∏–Ω–∞ RX payload, –±–ª–∞–≥–æ–¥–∞—Ä—è –µ–π –Ω–µ –Ω—É–∂–Ω–æ –Ω–∞—Å—Ç—Ä–∞–∏–≤–∞—Ç—å –¥–ª–∏–Ω—É payload –¥–ª—è –≤—Å–µ—Ö —Ç—Ä—É–±.
- –í–∫–ª—é—á–∞–µ–º DPL
```
NRF24_Write_Reg(NRF24_REG_FEATURE, 1 << NRF24_EN_DPL);
```
- –í–∫–ª—é—á–∞–µ–º DPL –¥–ª—è –≤—Å–µ—Ö —Ç—Ä—É–±
```
NRF24_Write_Reg(NRF24_REG_DPL, 1 << NRF24_DPL_P0); // DPL –¥–ª—è 0 —Ç—Ä—É–±—ã
```
–î–∞–ª–µ–µ –Ω–∞—Å—Ç—Ä–æ–π–∫–∞ —Ä–µ–∂–∏–º–æ–≤ –±—É–¥–µ—Ç —Å –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ–º DPL.
## TX mode (–ø–µ—Ä–µ–¥–∞—á–∞)
–î–ª—è TX —Ä–µ–∂–∏–º–∞ –Ω–µ–æ–±—Ö–æ–¥–∏–º–æ –Ω–∞—Å—Ç—Ä–æ–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä CONFIG —Å–ª–µ–¥—É—é—â–µ–º –æ–±—Ä–∞–∑–æ–º: PWR_UP = 1, PRIM_RX = 0, EN_CRC = 1. –ó–∞—Ç–µ–º –æ—á–∏—â–∞–µ–º RX –∏ TX –±—É—Ñ–µ—Ä—ã –∏ –∑–∞–ø–∏—Å—ã–≤–∞–µ–º –¥–∞–Ω–Ω—ã–µ –≤ TX payload. –ü–æ—Å–ª–µ —ç—Ç–æ–≥–æ –ø–æ–¥–Ω–∏–º–∞–µ–º CE. –¢–µ–ø–µ—Ä—å –¥–∞—Ç—á–∏–∫ –ø–µ—Ä–µ–¥–∞—ë—Ç –¥–∞–Ω–Ω—ã–µ –∏–∑ –±—É—Ñ–µ—Ä–∞, –ø–æ—Å–ª–µ –Ω–µ–∫–æ—Ç–æ—Ä–æ–π –∑–∞–¥–µ—Ä–∂–∫–∏ –æ–ø—É—Å–∫–∞–µ–º CE. 

–í —Ä–µ–∂–∏–º –ø–µ—Ä–µ–¥–∞—Ç—á–∏–∫–∞ —Ä–µ–∫–æ–º–µ–Ω–¥—É–µ—Ç—Å—è –≤—Ö–æ–¥–∏—Ç—å —Å –∑–∞–ø–∏—Å–∞–Ω–Ω—ã–º–∏ –≤ TX payload –¥–∞–Ω–Ω—ã–º–∏, —Ç.–µ. –ø–µ—Ä–µ–¥ –ø–æ–¥–Ω—è—Ç–∏–µ–º CE –∏ –≤—ã—Ö–æ–¥–∏—Ç—å –∏–∑ –Ω–µ–≥–æ –ø–æ—Å–ª–µ –∫–æ–Ω—Ü–∞ –ø–µ—Ä–µ–¥–∞—á–∏.
```
	uint8_t str[] = "Hello STM32 by nRF24\n";
	NRF24_Write_Reg(NRF24_REG_CONFIG, 1 << NRF24_PWR_UP | 0 << NRF24_PRIM_RX | 1 << NRF24_EN_CRC);
	NRF24_FLUSH_TX();
	NRF24_FLUSH_RX();
	NRF24_Write_Payload(str, sizeof(str));
	NRF24_CE_HIGH;
	delay_uS(150);
	NRF24_CE_LOW;
```
## RX mode
–î–ª—è TX —Ä–µ–∂–∏–º–∞ –Ω–µ–æ–±—Ö–æ–¥–∏–º–æ –Ω–∞—Å—Ç—Ä–æ–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä CONFIG —Å–ª–µ–¥—É—é—â–µ–º –æ–±—Ä–∞–∑–æ–º: PWR_UP = 1, PRIM_RX = 1, EN_CRC = 1. –ó–∞—Ç–µ–º –æ—á–∏—â–∞–µ–º RX –∏ TX –±—É—Ñ–µ—Ä—ã –∏ –ø–æ–¥–Ω–∏–º–∞–µ–º CE. –ü–æ—Å–ª–µ –ø–æ–ª—É—á–µ–Ω–∏—è –¥–∞–Ω–Ω—ã—Ö –≥–µ–Ω–µ—Ä–∏—Ä—É–µ—Ç—Å—è –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ, —Ç–æ–≥–¥–∞ –º–æ–∂–Ω–æ —Å—á–∏—Ç—ã–≤–∞—Ç—å –¥–∞–Ω–Ω—ã–µ —Å RX payload.
```
NRF24_Write_Reg(NRF24_REG_CONFIG, 1 << NRF24_PWR_UP | 1 << NRF24_PRIM_RX | 1 << NRF24_EN_CRC);
NRF24_FLUSH_RX();
NRF24_FLUSH_TX();
NRF24_CE_HIGH;
while(!(nrf24_irq_flaq)); // –§–ª–∞–≥ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è
uint8_t result[32];
uint8_t stat = NRF24_Read_RX_DPL(result);
```

<a name="english"></a>
## üá∫üá∏ English Version

# Description
A library for NRF24L01+ for STM32 microcontrollers using CMSIS. This documentation will not cover the NRF24L01+ registers or command descriptions, as they are available in the official datasheet. Additionally, it will not cover the configuration of SPI and DMA peripherals, delay functions, or pin settings, as these may differ between various microcontroller models. The repository includes an example for STM32F030F4P6, and it is recommended to refer to it when setting up peripherals.

The header file nrf24.h contains masks for NRF24 registers and bits, function declarations, commands, and some helper utilities. It also includes register structures that significantly simplify sensor debugging.

# Functions
Functions with and without DMA perform the same tasks.

- NRF24_Read_Reg(_DMA)\
Reads a value from a register.

- NRF24_Write_Reg(_DMA)\
Writes a value to a register, overwriting the ENTIRE register.

- NRF24_Write_Bit(_DMA)\
Writes a SINGLE bit to a register without overwriting the entire register.

- NRF24_Write_Reg_Multiple(_DMA)\
Similar to NRF24_Write_Reg, but writes data to a register larger than 1 byte (e.g., an address).

- NRF24_Write_Payload(_DMA)\
Writes data to the TX payload register.

- NRF24_Clear_Status(_DMA)\
Clears status bits in the STATUS register.

- NRF24_FLUSH_RX(_DMA), NRF24_FLUSH_TX(_DMA)\
Clears the RX and TX buffers, respectively.

- NRF24_Set_rx_addr(_DMA)\
Writes addresses for receiver pipes 1‚Äì5.

- NRF24_Set_P0_TX_addr(_DMA)\
Writes the address for pipe 0 and the "transmit" (TX) pipe; these must be identical.

- NRF24_Read_RX(_DMA)\
Reads received data from the RX payload.

- NRF24_RX_PAYLOAD_LENGTH(_DMA)\
Reads the length of received data from the RX payload (only with DPL enabled).

- NRF24_Read_RX(_DMA)_DPL\
Reads received data from the RX payload (only with DPL enabled).

# Configuring NRF24L01+
## Basic Setup
After initializing all necessary peripherals, setting CSN high and CE low, proceed to the basic sensor configuration, which should be identical on all devices. Configuration examples are provided for two modules.

- Enable auto-acknowledgment for pipes. This is optional but recommended. Upon receiving data, the receiver will send an auto-acknowledgment to the transmitter, which will generate an interrupt if enabled (see Interrupts).
```
NRF24_Write_Reg(NRF24_REG_EN_AA, 1 << NRF24_ENAA_P0); // auto-acknowledgment for pipe 0
```
- Set the address length (1, 3, or 5 bytes).
```
NRF24_Write_Reg(NRF24_REG_SETUP_AW, NRF24_SETUP_AW_5bytes); // length - 5 bytes
```
- Write addresses to their registers.
```
uint8_t rx_txAddr[] = {0xE7, 0x78, 0x78, 0x78, 0x78};
NRF24_Set_P0_TX_addr(rx_txAddr);
NRF24_Set_rx_addr(rx_txAddr, NRF24_REG_RX_ADDR_P0);
```
- Set the number of retransmissions and the interval between them (only works when auto-acknowledgment is enabled).
```
NRF24_Write_Reg(NRF24_REG_SETUP_RETR, NRF24_SETUP_RETR_ARD_250uS | NRF24_SETUP_RETR_ARC_15); // 15 retries with a 250 ¬µs interval
```
- Select the frequency channel.
```
NRF24_Write_Reg(NRF24_REG_RF_CH, 76); // F = 2.400 MHz + 76
```
- Configure the data rate and transmitter power.
```
NRF24_Write_Reg(NRF24_REG_RF_SETUP, NRF24_DataRate_1M | NRF24_OutputPower_M18dBm); // Output power: 0 dBm, Datarate: 1 Mbps
```
### Without DPL
Set the payload length for all pipes.
```
NRF24_Write_Reg(NRF24_REG_RX_PW_P0, 32); // payload length for pipe 0 - 32 bytes
```
### With DPL
DPL (Dynamic Payload Length) enables dynamic RX payload length, eliminating the need to configure payload length for all pipes.
- Enable DPL.
```
NRF24_Write_Reg(NRF24_REG_FEATURE, 1 << NRF24_EN_DPL);
```
- Enable DPL for all pipes.
```
NRF24_Write_Reg(NRF24_REG_DPL, 1 << NRF24_DPL_P0); // DPL for pipe 0
```
Subsequent mode configurations assume DPL is enabled.

## TX Mode (Transmission)
For TX mode, configure the CONFIG register as follows: PWR_UP = 1, PRIM_RX = 0, EN_CRC = 1. Then clear the RX and TX buffers and write data to the TX payload. After that, set CE high. The sensor will now transmit data from the buffer. After a short delay, set CE low.

It is recommended to enter transmitter mode with data already written to the TX payload (i.e., before setting CE high) and exit after transmission is complete.
```
uint8_t str[] = "Hello STM32 by nRF24\n";
NRF24_Write_Reg(NRF24_REG_CONFIG, 1 << NRF24_PWR_UP | 0 << NRF24_PRIM_RX | 1 << NRF24_EN_CRC);
NRF24_FLUSH_TX();
NRF24_FLUSH_RX();
NRF24_Write_Payload(str, sizeof(str));
NRF24_CE_HIGH;
delay_uS(150);
NRF24_CE_LOW;
```
## RX Mode (Reception)
For RX mode, configure the CONFIG register as follows: PWR_UP = 1, PRIM_RX = 1, EN_CRC = 1. Then clear the RX and TX buffers and set CE high. Upon receiving data, an interrupt is generated, after which data can be read from the RX payload.
```
NRF24_Write_Reg(NRF24_REG_CONFIG, 1 << NRF24_PWR_UP | 1 << NRF24_PRIM_RX | 1 << NRF24_EN_CRC);
NRF24_FLUSH_RX();
NRF24_FLUSH_TX();
NRF24_CE_HIGH;
while(!(nrf24_irq_flag)); // Interrupt flag
uint8_t result[32];
uint8_t stat = NRF24_Read_RX_DPL(result);
```
