/* Generated by Yosys 0.38+92 (git sha1 84116c9a3, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1708682838165/work=/usr/local/src/conda/yosys-0.38_93_g84116c9a3 -fdebug-prefix-map=/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/miniconda3/envs/rltf=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants) */

module top_module(x, f);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  output f;
  wire f;
  input [4:1] x;
  wire [4:1] x;
  NAND2_X1 _4_ (
    .A1(x[2]),
    .A2(x[4]),
    .ZN(_0_)
  );
  NAND2_X1 _5_ (
    .A1(_0_),
    .A2(x[1]),
    .ZN(_1_)
  );
  NAND2_X1 _6_ (
    .A1(_1_),
    .A2(x[3]),
    .ZN(_2_)
  );
  OR2_X2 _7_ (
    .A1(x[2]),
    .A2(x[4]),
    .ZN(_3_)
  );
  NAND2_X2 _8_ (
    .A1(_2_),
    .A2(_3_),
    .ZN(f)
  );
endmodule
