{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669762745884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669762745900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 17:59:05 2022 " "Processing started: Tue Nov 29 17:59:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669762745900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669762745900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669762745900 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669762746712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669762746712 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"VGA_B\";  expecting \")\" lab8.v(14) " "Verilog HDL syntax error at lab8.v(14) near text: \"VGA_B\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lab8.v" "" { Text "W:/lab8/lab8.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1669762754226 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "KEY lab8.v(17) " "Verilog HDL Module Declaration error at lab8.v(17): port \"KEY\" is declared more than once" {  } { { "lab8.v" "" { Text "W:/lab8/lab8.v" 17 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1669762754257 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "SW lab8.v(18) " "Verilog HDL Module Declaration error at lab8.v(18): port \"SW\" is declared more than once" {  } { { "lab8.v" "" { Text "W:/lab8/lab8.v" 18 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1669762754257 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "VGA_CLK lab8.v(19) " "Verilog HDL Module Declaration error at lab8.v(19): port \"VGA_CLK\" is declared more than once" {  } { { "lab8.v" "" { Text "W:/lab8/lab8.v" 19 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1669762754257 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "VGA_HS lab8.v(20) " "Verilog HDL Module Declaration error at lab8.v(20): port \"VGA_HS\" is declared more than once" {  } { { "lab8.v" "" { Text "W:/lab8/lab8.v" 20 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1669762754257 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "VGA_VS lab8.v(21) " "Verilog HDL Module Declaration error at lab8.v(21): port \"VGA_VS\" is declared more than once" {  } { { "lab8.v" "" { Text "W:/lab8/lab8.v" 21 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1669762754257 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "VGA_BLANK_N lab8.v(22) " "Verilog HDL Module Declaration error at lab8.v(22): port \"VGA_BLANK_N\" is declared more than once" {  } { { "lab8.v" "" { Text "W:/lab8/lab8.v" 22 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1669762754257 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "VGA_SYNC_N lab8.v(23) " "Verilog HDL Module Declaration error at lab8.v(23): port \"VGA_SYNC_N\" is declared more than once" {  } { { "lab8.v" "" { Text "W:/lab8/lab8.v" 23 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1669762754257 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "VGA_R lab8.v(24) " "Verilog HDL Module Declaration error at lab8.v(24): port \"VGA_R\" is declared more than once" {  } { { "lab8.v" "" { Text "W:/lab8/lab8.v" 24 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1669762754257 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"8\";  expecting \"endmodule\" lab8.v(25) " "Verilog HDL syntax error at lab8.v(25) near text: \"8\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lab8.v" "" { Text "W:/lab8/lab8.v" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1669762754257 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" lab8.v(50) " "Verilog HDL syntax error at lab8.v(50) near text: \".\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lab8.v" "" { Text "W:/lab8/lab8.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1669762754257 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" lab8.v(62) " "Verilog HDL syntax error at lab8.v(62) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lab8.v" "" { Text "W:/lab8/lab8.v" 62 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1669762754257 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"x\";  expecting \")\" lab8.v(73) " "Verilog HDL syntax error at lab8.v(73) near text: \"x\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lab8.v" "" { Text "W:/lab8/lab8.v" 73 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1669762754257 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lab8 lab8.v(1) " "Ignored design unit \"lab8\" at lab8.v(1) due to previous errors" {  } { { "lab8.v" "" { Text "W:/lab8/lab8.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1669762754257 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" lab8.v(92) " "Verilog HDL syntax error at lab8.v(92) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lab8.v" "" { Text "W:/lab8/lab8.v" 92 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1669762754257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET lab8.v(82) " "Verilog HDL Declaration information at lab8.v(82): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "lab8.v" "" { Text "W:/lab8/lab8.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669762754257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase ERASE lab8.v(82) " "Verilog HDL Declaration information at lab8.v(82): object \"erase\" differs only in case from object \"ERASE\" in the same scope" {  } { { "lab8.v" "" { Text "W:/lab8/lab8.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669762754257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "update UPDATE lab8.v(82) " "Verilog HDL Declaration information at lab8.v(82): object \"update\" differs only in case from object \"UPDATE\" in the same scope" {  } { { "lab8.v" "" { Text "W:/lab8/lab8.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669762754257 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "controlPath lab8.v(77) " "Ignored design unit \"controlPath\" at lab8.v(77) due to previous errors" {  } { { "lab8.v" "" { Text "W:/lab8/lab8.v" 77 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1669762754257 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \"<=\", or \"=\" lab8.v(194) " "Verilog HDL syntax error at lab8.v(194) near text: \"<\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lab8.v" "" { Text "W:/lab8/lab8.v" 194 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1669762754257 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \";\" lab8.v(223) " "Verilog HDL syntax error at lab8.v(223) near text: \"end\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lab8.v" "" { Text "W:/lab8/lab8.v" 223 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1669762754257 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' lab8.v(228) " "Verilog HDL syntax error at lab8.v(228) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lab8.v" "" { Text "W:/lab8/lab8.v" 228 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1669762754257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.v 0 0 " "Found 0 design units, including 0 entities, in source file lab8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669762754288 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/lab8/output_files/lab8.map.smsg " "Generated suppressed messages file W:/lab8/output_files/lab8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669762755335 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669762755726 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 29 17:59:15 2022 " "Processing ended: Tue Nov 29 17:59:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669762755726 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669762755726 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669762755726 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669762755726 ""}
