# Lab 1: Oct 3, 2018
## Verilog
* Testbench: feeds inputs into and reads outputs from module
