# Tiny Tapeout project information
project:
  title:        "Zoom Zoom"      # Project title
  author:       "Justin Turcotte, Andrew Heitkamp, Simon Youn, Kellen Yu, Vallabh Arun, Nicole Christian"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Custom Cpu with custome external memory bus and sha-3 and CORDIC accelerators"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     60000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "6x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_zoom_zoom"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "keccakf1600_statepermutate.v"
    - "tt_um_zoom_zoom.v"
    - "ram_16bit.v"
    - "x3q16.v"
    - "x3q16alu.v"


# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "IN1"
  ui[1]: "IN2"
  ui[2]: "rx"
  ui[3]: "IN3"
  ui[4]: "IN4"
  ui[5]: "IN5"
  ui[6]: "IN6"
  ui[7]: "reserved"

  # Outputs
  uo[0]: "OUT1"
  uo[1]: "OUT2"
  uo[2]: "OUT3"
  uo[3]: "OUT4"
  uo[4]: "tx"
  uo[5]: "OUT5"
  uo[6]: "OUT6"
  uo[7]: "OUT7"

  # Bidirectional pins
  uio[0]: "IN7"
  uio[1]: "OUT8"
  uio[2]: "IN8"
  uio[3]: "OUT9"
  uio[4]: "OUT10"
  uio[5]: "IN10"
  uio[6]: "OUT11"
  uio[7]: "IN11"

# Do not change!
yaml_version: 6
