{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558036020597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558036020607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 14:46:59 2019 " "Processing started: Thu May 16 14:46:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558036020607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1558036020607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_CCD -c DE2_CCD " "Command: quartus_sta DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1558036020608 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1558036020906 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "LCD_test 24 " "Ignored 24 assignments for entity \"LCD_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LCD_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558036024139 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024139 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024140 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_blue 22 " "Ignored 22 assignments for entity \"on_chip_with_keyboard_pio_blue\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024140 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_irq_mapper 14 " "Ignored 14 assignments for entity \"on_chip_with_keyboard_pio_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024140 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_jtag_uart_0 24 " "Ignored 24 assignments for entity \"on_chip_with_keyboard_pio_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024140 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024140 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024140 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024140 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024141 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024141 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024141 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024141 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024141 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024141 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024141 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024141 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024141 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024141 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024141 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024141 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mouse_click 22 " "Ignored 22 assignments for entity \"on_chip_with_keyboard_pio_mouse_click\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024141 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mouse_x 22 " "Ignored 22 assignments for entity \"on_chip_with_keyboard_pio_mouse_x\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024141 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"on_chip_with_keyboard_pio_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024141 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"on_chip_with_keyboard_pio_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024141 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_onchip_memory2_0 34 " "Ignored 34 assignments for entity \"on_chip_with_keyboard_pio_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024142 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_otg_hpi_address 22 " "Ignored 22 assignments for entity \"on_chip_with_keyboard_pio_otg_hpi_address\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024142 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_otg_hpi_data 25 " "Ignored 25 assignments for entity \"on_chip_with_keyboard_pio_otg_hpi_data\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024142 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"on_chip_with_keyboard_pio_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558036024142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1558036024968 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1558036024969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558036025057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558036025057 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_klp1 " "Entity dcfifo_klp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ssp1 " "Entity dcfifo_ssp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558036026110 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1558036026110 ""}
{ "Info" "ISTA_SDC_FOUND" "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1558036026172 ""}
{ "Info" "ISTA_SDC_FOUND" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1558036026190 ""}
{ "Info" "ISTA_SDC_FOUND" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1558036026221 ""}
{ "Info" "ISTA_SDC_FOUND" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1558036026233 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 46 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_break:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(46): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_break:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 46 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(46): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026240 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026241 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 47 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(47): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026245 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 47 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(47): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026249 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026249 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 48 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(48): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026252 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 48 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(48): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026255 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026255 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 49 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(49): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 49 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(49): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026260 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 50 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(50): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026263 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026263 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 51 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(51): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026266 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 51 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(51): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr*    -to *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr*    -to *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026270 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026271 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 52 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(52): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026274 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026274 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 53 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(53): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026281 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026281 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_CCD.out.sdc " "Reading SDC File: 'DE2_CCD.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1558036026287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 49 u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\] pin " "Ignored filter at DE2_CCD.out.sdc(49): u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026290 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 49 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] pin " "Ignored filter at DE2_CCD.out.sdc(49): u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026291 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}\]  " "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}\] " {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026291 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(49): Argument -source is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 50 u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] pin " "Ignored filter at DE2_CCD.out.sdc(50): u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026292 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -108.000 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}\]  " "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -108.000 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}\] " {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026293 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 217 OTG_DREQ0 port " "Ignored filter at DE2_CCD.out.sdc(217): OTG_DREQ0 could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 217 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(217): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DREQ0\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DREQ0\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026303 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 218 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(218): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DREQ0\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DREQ0\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026304 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 219 OTG_DREQ1 port " "Ignored filter at DE2_CCD.out.sdc(219): OTG_DREQ1 could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 219 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(219): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DREQ1\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DREQ1\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026304 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 220 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(220): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DREQ1\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DREQ1\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 220 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026305 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 221 OTG_INT0 port " "Ignored filter at DE2_CCD.out.sdc(221): OTG_INT0 could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 221 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(221): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_INT0\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_INT0\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026306 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 222 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(222): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_INT0\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_INT0\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026306 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 223 OTG_INT1 port " "Ignored filter at DE2_CCD.out.sdc(223): OTG_INT1 could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 223 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(223): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_INT1\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_INT1\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026307 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 224 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(224): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_INT1\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_INT1\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026308 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026308 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 342 ENET_CLK port " "Ignored filter at DE2_CCD.out.sdc(342): ENET_CLK could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 342 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 342 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(342): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CLK\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CLK\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 342 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026314 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 342 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 343 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(343): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CLK\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CLK\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 343 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026315 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 343 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 344 ENET_CMD port " "Ignored filter at DE2_CCD.out.sdc(344): ENET_CMD could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 344 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 344 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(344): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CMD\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CMD\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 344 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026316 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 344 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 345 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(345): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CMD\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CMD\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 345 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026316 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 345 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026316 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 346 ENET_CS_N port " "Ignored filter at DE2_CCD.out.sdc(346): ENET_CS_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 346 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 346 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(346): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CS_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CS_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 346 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026318 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 346 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 347 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(347): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CS_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CS_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 347 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026319 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 347 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026319 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 348 ENET_DATA\[0\] port " "Ignored filter at DE2_CCD.out.sdc(348): ENET_DATA\[0\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 348 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 348 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(348): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 348 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026320 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 348 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 349 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(349): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 349 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026321 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 349 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026321 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 350 ENET_DATA\[1\] port " "Ignored filter at DE2_CCD.out.sdc(350): ENET_DATA\[1\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 350 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 350 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(350): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 350 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026322 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 350 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 351 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(351): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 351 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026323 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 351 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026323 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 352 ENET_DATA\[2\] port " "Ignored filter at DE2_CCD.out.sdc(352): ENET_DATA\[2\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 352 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 352 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(352): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 352 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026323 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 352 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 353 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(353): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 353 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026324 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 353 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026324 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 354 ENET_DATA\[3\] port " "Ignored filter at DE2_CCD.out.sdc(354): ENET_DATA\[3\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 354 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 354 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(354): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 354 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026325 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 354 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 355 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(355): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 355 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026325 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 355 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026325 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 356 ENET_DATA\[4\] port " "Ignored filter at DE2_CCD.out.sdc(356): ENET_DATA\[4\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 356 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 356 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(356): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 356 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026326 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 356 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 357 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(357): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 357 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026327 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 357 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026327 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 358 ENET_DATA\[5\] port " "Ignored filter at DE2_CCD.out.sdc(358): ENET_DATA\[5\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 358 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026327 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 358 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(358): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 358 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026328 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 358 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 359 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(359): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 359 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026329 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 359 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026329 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 360 ENET_DATA\[6\] port " "Ignored filter at DE2_CCD.out.sdc(360): ENET_DATA\[6\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 360 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 360 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(360): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 360 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026330 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 360 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 361 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(361): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 361 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026331 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 361 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 362 ENET_DATA\[7\] port " "Ignored filter at DE2_CCD.out.sdc(362): ENET_DATA\[7\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 362 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 362 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(362): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 362 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026331 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 362 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 363 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(363): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 363 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026332 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 363 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 364 ENET_DATA\[8\] port " "Ignored filter at DE2_CCD.out.sdc(364): ENET_DATA\[8\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 364 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 364 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(364): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[8\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[8\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 364 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026332 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 364 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 365 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(365): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[8\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[8\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 365 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026333 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 365 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 366 ENET_DATA\[9\] port " "Ignored filter at DE2_CCD.out.sdc(366): ENET_DATA\[9\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 366 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 366 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(366): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[9\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[9\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 366 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026333 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 366 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 367 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(367): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[9\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[9\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 367 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026334 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 367 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 368 ENET_DATA\[10\] port " "Ignored filter at DE2_CCD.out.sdc(368): ENET_DATA\[10\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 368 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 368 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(368): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[10\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[10\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 368 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026334 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 368 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 369 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(369): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[10\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[10\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 369 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026335 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 369 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 370 ENET_DATA\[11\] port " "Ignored filter at DE2_CCD.out.sdc(370): ENET_DATA\[11\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 370 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 370 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(370): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[11\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[11\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 370 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026335 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 370 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 371 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(371): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[11\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[11\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 371 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026336 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 371 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 372 ENET_DATA\[12\] port " "Ignored filter at DE2_CCD.out.sdc(372): ENET_DATA\[12\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 372 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 372 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(372): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[12\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[12\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 372 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026336 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 372 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 373 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(373): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[12\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[12\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 373 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026337 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 373 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 374 ENET_DATA\[13\] port " "Ignored filter at DE2_CCD.out.sdc(374): ENET_DATA\[13\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 374 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 374 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(374): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[13\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[13\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 374 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026338 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 374 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 375 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(375): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[13\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[13\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 375 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026338 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 375 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 376 ENET_DATA\[14\] port " "Ignored filter at DE2_CCD.out.sdc(376): ENET_DATA\[14\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 376 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 376 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(376): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[14\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[14\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 376 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026339 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 376 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 377 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(377): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[14\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[14\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 377 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026339 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 377 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 378 ENET_DATA\[15\] port " "Ignored filter at DE2_CCD.out.sdc(378): ENET_DATA\[15\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 378 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 378 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(378): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[15\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[15\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 378 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026340 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 378 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 379 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(379): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[15\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[15\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 379 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026341 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 379 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 380 ENET_RD_N port " "Ignored filter at DE2_CCD.out.sdc(380): ENET_RD_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 380 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 380 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(380): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_RD_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_RD_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 380 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026341 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 380 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 381 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(381): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_RD_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_RD_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 381 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026342 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 381 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 382 ENET_RST_N port " "Ignored filter at DE2_CCD.out.sdc(382): ENET_RST_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 382 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 382 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(382): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_RST_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_RST_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 382 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026343 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 382 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 383 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(383): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_RST_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_RST_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 383 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026344 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 383 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 384 ENET_WR_N port " "Ignored filter at DE2_CCD.out.sdc(384): ENET_WR_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 384 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 384 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(384): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_WR_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_WR_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 384 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026345 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 384 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 385 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(385): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_WR_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_WR_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 385 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026346 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 385 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 386 FL_ADDR\[0\] port " "Ignored filter at DE2_CCD.out.sdc(386): FL_ADDR\[0\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 386 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 386 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(386): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 386 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026347 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 386 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 387 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(387): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 387 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026347 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 387 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 388 FL_ADDR\[1\] port " "Ignored filter at DE2_CCD.out.sdc(388): FL_ADDR\[1\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 388 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 388 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(388): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 388 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026348 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 388 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 389 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(389): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 389 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026348 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 389 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 390 FL_ADDR\[2\] port " "Ignored filter at DE2_CCD.out.sdc(390): FL_ADDR\[2\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 390 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 390 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(390): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 390 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026349 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 390 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 391 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(391): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 391 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026349 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 391 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 392 FL_ADDR\[3\] port " "Ignored filter at DE2_CCD.out.sdc(392): FL_ADDR\[3\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 392 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 392 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(392): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 392 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026350 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 392 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 393 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(393): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 393 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026351 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 393 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 394 FL_ADDR\[4\] port " "Ignored filter at DE2_CCD.out.sdc(394): FL_ADDR\[4\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 394 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 394 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(394): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 394 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026352 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 394 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 395 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(395): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 395 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026352 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 395 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 396 FL_ADDR\[5\] port " "Ignored filter at DE2_CCD.out.sdc(396): FL_ADDR\[5\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 396 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 396 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(396): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 396 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026353 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 396 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 397 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(397): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 397 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026353 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 397 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 398 FL_ADDR\[6\] port " "Ignored filter at DE2_CCD.out.sdc(398): FL_ADDR\[6\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 398 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 398 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(398): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 398 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026354 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 398 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 399 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(399): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 399 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026354 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 399 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 400 FL_ADDR\[7\] port " "Ignored filter at DE2_CCD.out.sdc(400): FL_ADDR\[7\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 400 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 400 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(400): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 400 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026355 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 400 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 401 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(401): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 401 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026355 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 401 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 402 FL_ADDR\[8\] port " "Ignored filter at DE2_CCD.out.sdc(402): FL_ADDR\[8\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 402 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 402 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(402): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[8\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[8\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 402 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026356 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 402 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 403 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(403): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[8\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[8\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 403 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026356 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 403 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026356 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 404 FL_ADDR\[9\] port " "Ignored filter at DE2_CCD.out.sdc(404): FL_ADDR\[9\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 404 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 404 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(404): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[9\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[9\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 404 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026357 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 404 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 405 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(405): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[9\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[9\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 405 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026357 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 405 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 406 FL_ADDR\[10\] port " "Ignored filter at DE2_CCD.out.sdc(406): FL_ADDR\[10\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 406 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 406 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(406): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[10\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[10\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 406 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026358 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 406 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 407 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(407): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[10\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[10\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 407 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026358 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 407 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 408 FL_ADDR\[11\] port " "Ignored filter at DE2_CCD.out.sdc(408): FL_ADDR\[11\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 408 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 408 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(408): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[11\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[11\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 408 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026359 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 408 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 409 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(409): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[11\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[11\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 409 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026360 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 409 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026360 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 410 FL_ADDR\[12\] port " "Ignored filter at DE2_CCD.out.sdc(410): FL_ADDR\[12\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 410 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 410 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(410): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[12\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[12\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 410 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026362 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 410 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 411 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(411): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[12\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[12\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 411 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026362 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 411 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 412 FL_ADDR\[13\] port " "Ignored filter at DE2_CCD.out.sdc(412): FL_ADDR\[13\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 412 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 412 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(412): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[13\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[13\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 412 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026363 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 412 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 413 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(413): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[13\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[13\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 413 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026364 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 413 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026364 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 414 FL_ADDR\[14\] port " "Ignored filter at DE2_CCD.out.sdc(414): FL_ADDR\[14\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 414 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 414 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(414): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[14\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[14\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 414 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026365 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 414 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026365 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 415 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(415): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[14\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[14\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 415 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026365 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 415 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026365 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 416 FL_ADDR\[15\] port " "Ignored filter at DE2_CCD.out.sdc(416): FL_ADDR\[15\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 416 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026365 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 416 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(416): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[15\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[15\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 416 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026366 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 416 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026366 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 417 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(417): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[15\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[15\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 417 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026366 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 417 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026366 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 418 FL_ADDR\[16\] port " "Ignored filter at DE2_CCD.out.sdc(418): FL_ADDR\[16\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 418 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026367 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 418 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(418): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[16\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[16\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 418 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026367 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 418 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026367 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 419 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(419): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[16\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[16\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 419 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026367 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 419 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026367 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 420 FL_ADDR\[17\] port " "Ignored filter at DE2_CCD.out.sdc(420): FL_ADDR\[17\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 420 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 420 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(420): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[17\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[17\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 420 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026368 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 420 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 421 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(421): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[17\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[17\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 421 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026368 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 421 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 422 FL_ADDR\[18\] port " "Ignored filter at DE2_CCD.out.sdc(422): FL_ADDR\[18\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 422 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026369 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 422 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(422): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[18\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[18\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 422 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026369 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 422 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026369 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 423 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(423): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[18\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[18\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 423 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026370 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 423 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026370 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 424 FL_ADDR\[19\] port " "Ignored filter at DE2_CCD.out.sdc(424): FL_ADDR\[19\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 424 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026370 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 424 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(424): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[19\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[19\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 424 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026370 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 424 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026370 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 425 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(425): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[19\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[19\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 425 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026371 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 425 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026371 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 426 FL_ADDR\[20\] port " "Ignored filter at DE2_CCD.out.sdc(426): FL_ADDR\[20\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 426 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 426 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(426): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[20\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[20\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 426 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026372 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 426 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 427 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(427): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[20\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[20\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 427 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026372 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 427 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026372 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 428 FL_ADDR\[21\] port " "Ignored filter at DE2_CCD.out.sdc(428): FL_ADDR\[21\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 428 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 428 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(428): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[21\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[21\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 428 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026373 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 428 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026373 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 429 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(429): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[21\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[21\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 429 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026373 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 429 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026373 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 430 FL_CE_N port " "Ignored filter at DE2_CCD.out.sdc(430): FL_CE_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 430 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 430 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(430): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_CE_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_CE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 430 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026374 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 430 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 431 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(431): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_CE_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_CE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 431 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026374 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 431 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026374 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 432 FL_DQ\[0\] port " "Ignored filter at DE2_CCD.out.sdc(432): FL_DQ\[0\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 432 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 432 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(432): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 432 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026375 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 432 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 433 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(433): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 433 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026375 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 433 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026375 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 434 FL_DQ\[1\] port " "Ignored filter at DE2_CCD.out.sdc(434): FL_DQ\[1\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 434 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 434 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(434): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 434 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026376 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 434 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 435 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(435): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 435 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026377 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 435 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 436 FL_DQ\[2\] port " "Ignored filter at DE2_CCD.out.sdc(436): FL_DQ\[2\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 436 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 436 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(436): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 436 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026377 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 436 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 437 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(437): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 437 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026378 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 437 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 438 FL_DQ\[3\] port " "Ignored filter at DE2_CCD.out.sdc(438): FL_DQ\[3\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 438 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 438 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(438): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 438 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026379 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 438 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 439 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(439): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 439 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026380 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 439 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026380 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 440 FL_DQ\[4\] port " "Ignored filter at DE2_CCD.out.sdc(440): FL_DQ\[4\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 440 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 440 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(440): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 440 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026381 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 440 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 441 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(441): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 441 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026381 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 441 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026381 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 442 FL_DQ\[5\] port " "Ignored filter at DE2_CCD.out.sdc(442): FL_DQ\[5\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 442 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 442 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(442): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 442 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026382 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 442 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 443 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(443): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 443 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026382 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 443 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 444 FL_DQ\[6\] port " "Ignored filter at DE2_CCD.out.sdc(444): FL_DQ\[6\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 444 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 444 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(444): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 444 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026383 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 444 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 445 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(445): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 445 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026384 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 445 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 446 FL_DQ\[7\] port " "Ignored filter at DE2_CCD.out.sdc(446): FL_DQ\[7\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 446 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 446 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(446): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 446 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026384 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 446 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 447 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(447): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 447 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026385 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 447 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 448 FL_OE_N port " "Ignored filter at DE2_CCD.out.sdc(448): FL_OE_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 448 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 448 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(448): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_OE_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_OE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 448 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026386 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 448 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 449 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(449): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_OE_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_OE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 449 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026387 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 449 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026387 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 450 FL_RST_N port " "Ignored filter at DE2_CCD.out.sdc(450): FL_RST_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 450 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 450 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(450): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_RST_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_RST_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 450 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026387 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 450 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 451 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(451): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_RST_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_RST_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 451 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026388 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 451 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026388 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 452 FL_WE_N port " "Ignored filter at DE2_CCD.out.sdc(452): FL_WE_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 452 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 452 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(452): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_WE_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_WE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 452 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026388 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 452 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 453 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(453): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_WE_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_WE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 453 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026389 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 453 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026389 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 702 OTG_DACK0_N port " "Ignored filter at DE2_CCD.out.sdc(702): OTG_DACK0_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 702 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(702): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DACK0_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DACK0_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026399 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 703 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(703): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DACK0_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DACK0_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 703 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026400 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 703 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026400 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 704 OTG_DACK1_N port " "Ignored filter at DE2_CCD.out.sdc(704): OTG_DACK1_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 704 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(704): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DACK1_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DACK1_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026401 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 705 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(705): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DACK1_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DACK1_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 705 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026401 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 705 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026401 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 738 OTG_FSPEED port " "Ignored filter at DE2_CCD.out.sdc(738): OTG_FSPEED could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 738 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(738): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_FSPEED\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_FSPEED\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026403 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 739 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(739): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_FSPEED\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_FSPEED\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 739 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026403 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 739 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026403 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 740 OTG_LSPEED port " "Ignored filter at DE2_CCD.out.sdc(740): OTG_LSPEED could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 740 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(740): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_LSPEED\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_LSPEED\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026405 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 741 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(741): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_LSPEED\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_LSPEED\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 741 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558036026405 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/soph_sem_2/385/labs/final/final_clean/usb_cam_box_vga/DE2_CCD.out.sdc" 741 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558036026405 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CCD_MCLK " "Node: CCD_MCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:u1\|V_Cont\[3\] CCD_MCLK " "Register VGA_Controller:u1\|V_Cont\[3\] is being clocked by CCD_MCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558036026435 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558036026435 "|DE2_CCD|CCD_MCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[5\] GPIO_1\[10\] " "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[5\] is being clocked by GPIO_1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558036026435 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558036026435 "|DE2_CCD|GPIO_1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558036026435 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558036026435 "|DE2_CCD|I2C_CCD_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558036026504 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558036026504 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558036026504 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558036026505 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558036026505 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558036026505 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558036026505 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558036026505 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1558036026505 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1558036026506 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1558036026540 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558036026734 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558036026734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.931 " "Worst-case setup slack is -2.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036026739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036026739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.931             -62.340 clk  " "   -2.931             -62.340 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036026739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.777               0.000 altera_reserved_tck  " "   45.777               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036026739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558036026739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.301 " "Worst-case hold slack is 0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036026773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036026773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 clk  " "    0.301               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036026773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036026773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558036026773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 10.410 " "Worst-case recovery slack is 10.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036026789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036026789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.410               0.000 clk  " "   10.410               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036026789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.077               0.000 altera_reserved_tck  " "   48.077               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036026789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558036026789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.160 " "Worst-case removal slack is 1.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036026803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036026803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.160               0.000 altera_reserved_tck  " "    1.160               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036026803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.567               0.000 clk  " "    4.567               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036026803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558036026803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.550 " "Worst-case minimum pulse width slack is 9.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036026810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036026810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.550               0.000 clk  " "    9.550               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036026810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.557               0.000 altera_reserved_tck  " "   49.557               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036026810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558036026810 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1558036027036 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036027069 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036027069 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036027069 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.021 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.021" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036027069 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.474 ns " "Worst Case Available Settling Time: 34.474 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036027069 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036027069 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036027069 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036027069 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558036027069 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558036027082 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1558036027128 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1558036028003 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CCD_MCLK " "Node: CCD_MCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:u1\|V_Cont\[3\] CCD_MCLK " "Register VGA_Controller:u1\|V_Cont\[3\] is being clocked by CCD_MCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558036028372 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558036028372 "|DE2_CCD|CCD_MCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[5\] GPIO_1\[10\] " "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[5\] is being clocked by GPIO_1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558036028372 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558036028372 "|DE2_CCD|GPIO_1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558036028373 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558036028373 "|DE2_CCD|I2C_CCD_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558036028386 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558036028386 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558036028386 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558036028386 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558036028386 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558036028386 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558036028386 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558036028386 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1558036028386 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558036028488 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558036028488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.069 " "Worst-case setup slack is -1.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036028497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036028497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.069             -18.011 clk  " "   -1.069             -18.011 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036028497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.257               0.000 altera_reserved_tck  " "   46.257               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036028497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558036028497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.314 " "Worst-case hold slack is 0.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036028539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036028539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 clk  " "    0.314               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036028539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 altera_reserved_tck  " "    0.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036028539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558036028539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.370 " "Worst-case recovery slack is 11.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036028557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036028557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.370               0.000 clk  " "   11.370               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036028557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.371               0.000 altera_reserved_tck  " "   48.371               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036028557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558036028557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.060 " "Worst-case removal slack is 1.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036028575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036028575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.060               0.000 altera_reserved_tck  " "    1.060               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036028575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.263               0.000 clk  " "    4.263               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036028575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558036028575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.554 " "Worst-case minimum pulse width slack is 9.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036028649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036028649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.554               0.000 clk  " "    9.554               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036028649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.489               0.000 altera_reserved_tck  " "   49.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036028649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558036028649 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1558036028858 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036028891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036028891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036028891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.021 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.021" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036028891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.927 ns " "Worst Case Available Settling Time: 34.927 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036028891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036028891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036028891 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036028891 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558036028891 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558036028904 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CCD_MCLK " "Node: CCD_MCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:u1\|V_Cont\[3\] CCD_MCLK " "Register VGA_Controller:u1\|V_Cont\[3\] is being clocked by CCD_MCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558036029167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558036029167 "|DE2_CCD|CCD_MCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[5\] GPIO_1\[10\] " "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[5\] is being clocked by GPIO_1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558036029167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558036029167 "|DE2_CCD|GPIO_1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558036029167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558036029167 "|DE2_CCD|I2C_CCD_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558036029175 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558036029175 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558036029175 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558036029176 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558036029176 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558036029176 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558036029176 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558036029176 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1558036029176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.100 " "Worst-case setup slack is 6.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036029224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036029224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.100               0.000 clk  " "    6.100               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036029224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.304               0.000 altera_reserved_tck  " "   48.304               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036029224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558036029224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.108 " "Worst-case hold slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036029263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036029263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 clk  " "    0.108               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036029263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036029263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558036029263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.038 " "Worst-case recovery slack is 13.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036029282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036029282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.038               0.000 clk  " "   13.038               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036029282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.389               0.000 altera_reserved_tck  " "   49.389               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036029282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558036029282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.555 " "Worst-case removal slack is 0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036029305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036029305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 altera_reserved_tck  " "    0.555               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036029305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.413               0.000 clk  " "    2.413               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036029305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558036029305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.153 " "Worst-case minimum pulse width slack is 9.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036029318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036029318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.153               0.000 clk  " "    9.153               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036029318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.301               0.000 altera_reserved_tck  " "   49.301               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558036029318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558036029318 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1558036029558 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036029592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036029592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036029592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.021 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.021" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036029592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.292 ns " "Worst Case Available Settling Time: 37.292 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036029592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036029592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036029592 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558036029592 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558036029592 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558036030321 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558036030322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 320 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 320 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558036030658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 14:47:10 2019 " "Processing ended: Thu May 16 14:47:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558036030658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558036030658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558036030658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1558036030658 ""}
