Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Aug 12 11:37:55 2024
| Host         : iitg-Precision-3660 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design       : fpga_top
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.149        0.000                      0               124724        0.046        0.000                      0               124724        1.100        0.000                       0                 45326  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 6.250}        12.500          80.000          
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.149        0.000                      0               124661        0.046        0.000                      0               124661        5.482        0.000                       0                 45322  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        9.673        0.000                      0                   63        0.957        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clocking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clocking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 2.128ns (18.251%)  route 9.532ns (81.749%))
  Logic Levels:           29  (CARRY4=3 LUT4=4 LUT5=10 LUT6=12)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 10.942 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.220ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.417    -2.220    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/clk_out1
    SLICE_X94Y62         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y62         FDRE (Prop_fdre_C_Q)         0.259    -1.961 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/Q
                         net (fo=87, routed)          0.491    -1.470    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg_0
    SLICE_X94Y62         LUT5 (Prop_lut5_I0_O)        0.043    -1.427 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_1/O
                         net (fo=84, routed)          0.402    -1.025    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[147]_0[79]
    SLICE_X94Y60         LUT5 (Prop_lut5_I1_O)        0.043    -0.982 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_2/O
                         net (fo=3, routed)           0.382    -0.600    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/noblock_teu_idispatch_to_ifetch_pipe_write_data[79]
    SLICE_X93Y60         LUT6 (Prop_lut6_I0_O)        0.043    -0.557 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_7/O
                         net (fo=1, routed)           0.229    -0.328    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_7_n_0
    SLICE_X93Y61         LUT6 (Prop_lut6_I0_O)        0.043    -0.285 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_4/O
                         net (fo=7, routed)           0.113    -0.172    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_reg_6
    SLICE_X93Y61         LUT5 (Prop_lut5_I2_O)        0.043    -0.129 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_2/O
                         net (fo=160, routed)         0.569     0.440    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_reg_3
    SLICE_X91Y59         LUT4 (Prop_lut4_I0_O)        0.043     0.483 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_13/O
                         net (fo=1, routed)           0.187     0.670    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/datav[6]
    SLICE_X92Y59         LUT6 (Prop_lut6_I0_O)        0.043     0.713 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_8/O
                         net (fo=1, routed)           0.186     0.899    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_8_n_0
    SLICE_X90Y59         LUT6 (Prop_lut6_I5_O)        0.043     0.942 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_2/O
                         net (fo=33, routed)          0.503     1.445    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_2_n_0
    SLICE_X89Y58         LUT6 (Prop_lut6_I1_O)        0.043     1.488 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_4/O
                         net (fo=2, routed)           0.107     1.594    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[134]
    SLICE_X89Y58         LUT6 (Prop_lut6_I2_O)        0.043     1.637 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_1/O
                         net (fo=3, routed)           0.194     1.831    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2_0[0]
    SLICE_X89Y57         LUT6 (Prop_lut6_I4_O)        0.043     1.874 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2/O
                         net (fo=98, routed)          0.621     2.495    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2_n_0
    SLICE_X89Y60         LUT5 (Prop_lut5_I2_O)        0.043     2.538 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_1/O
                         net (fo=8, routed)           0.339     2.877    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[63]_0[17]
    SLICE_X89Y58         LUT5 (Prop_lut5_I2_O)        0.043     2.920 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_17/O
                         net (fo=1, routed)           0.247     3.167    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_17_n_0
    SLICE_X84Y59         LUT6 (Prop_lut6_I5_O)        0.043     3.210 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_11/O
                         net (fo=1, routed)           0.000     3.210    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_11_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.231     3.441 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_8/CO[1]
                         net (fo=1, routed)           0.183     3.625    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X85Y59         LUT5 (Prop_lut5_I0_O)        0.122     3.747 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_4/O
                         net (fo=1, routed)           0.286     4.033    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[140]
    SLICE_X82Y57         LUT6 (Prop_lut6_I1_O)        0.043     4.076 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__4/O
                         net (fo=42, routed)          0.279     4.355    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/fsm_state_reg_5
    SLICE_X83Y56         LUT4 (Prop_lut4_I2_O)        0.043     4.398 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/mem_array_reg_0_63_0_2_i_12__0/O
                         net (fo=156, routed)         0.505     4.904    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X81Y52         LUT4 (Prop_lut4_I2_O)        0.043     4.947 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/access_tag_addr_reg[12]_i_1__0/O
                         net (fo=3, routed)           0.427     5.374    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/access_addr[4]
    SLICE_X78Y50         LUT6 (Prop_lut6_I0_O)        0.043     5.417 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.417    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_4__0_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.663 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.663    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.773 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry__0/CO[2]
                         net (fo=1, routed)           0.463     6.236    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3__6
    SLICE_X77Y46         LUT5 (Prop_lut5_I0_O)        0.128     6.364 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_25__0/O
                         net (fo=1, routed)           0.101     6.465    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_25__0_n_0
    SLICE_X77Y46         LUT6 (Prop_lut6_I1_O)        0.043     6.508 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_19__0/O
                         net (fo=5, routed)           0.300     6.808    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var15_out__2
    SLICE_X73Y45         LUT4 (Prop_lut4_I3_O)        0.043     6.851 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_96__0/O
                         net (fo=1, routed)           0.265     7.115    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/matched_acc[2]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.043     7.158 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_86__1/O
                         net (fo=2, routed)           0.458     7.616    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_86__1_n_0
    SLICE_X70Y45         LUT5 (Prop_lut5_I3_O)        0.043     7.659 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_83__1/O
                         net (fo=6, routed)           0.460     8.119    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I3_O)        0.043     8.162 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_67__2/O
                         net (fo=64, routed)          0.547     8.709    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_67__2_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.043     8.752 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_19__4/O
                         net (fo=1, routed)           0.687     9.440    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/DIADI[13]
    RAMB36_X3Y10         RAMB36E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.323    10.942    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.741    10.200    
                         clock uncertainty           -0.069    10.132    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[13])
                                                     -0.543     9.589    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.589    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 2.128ns (18.251%)  route 9.532ns (81.749%))
  Logic Levels:           29  (CARRY4=3 LUT4=4 LUT5=10 LUT6=12)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 10.942 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.220ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.417    -2.220    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/clk_out1
    SLICE_X94Y62         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y62         FDRE (Prop_fdre_C_Q)         0.259    -1.961 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/Q
                         net (fo=87, routed)          0.491    -1.470    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg_0
    SLICE_X94Y62         LUT5 (Prop_lut5_I0_O)        0.043    -1.427 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_1/O
                         net (fo=84, routed)          0.402    -1.025    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[147]_0[79]
    SLICE_X94Y60         LUT5 (Prop_lut5_I1_O)        0.043    -0.982 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_2/O
                         net (fo=3, routed)           0.382    -0.600    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/noblock_teu_idispatch_to_ifetch_pipe_write_data[79]
    SLICE_X93Y60         LUT6 (Prop_lut6_I0_O)        0.043    -0.557 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_7/O
                         net (fo=1, routed)           0.229    -0.328    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_7_n_0
    SLICE_X93Y61         LUT6 (Prop_lut6_I0_O)        0.043    -0.285 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_4/O
                         net (fo=7, routed)           0.113    -0.172    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_reg_6
    SLICE_X93Y61         LUT5 (Prop_lut5_I2_O)        0.043    -0.129 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_2/O
                         net (fo=160, routed)         0.569     0.440    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_reg_3
    SLICE_X91Y59         LUT4 (Prop_lut4_I0_O)        0.043     0.483 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_13/O
                         net (fo=1, routed)           0.187     0.670    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/datav[6]
    SLICE_X92Y59         LUT6 (Prop_lut6_I0_O)        0.043     0.713 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_8/O
                         net (fo=1, routed)           0.186     0.899    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_8_n_0
    SLICE_X90Y59         LUT6 (Prop_lut6_I5_O)        0.043     0.942 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_2/O
                         net (fo=33, routed)          0.503     1.445    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_2_n_0
    SLICE_X89Y58         LUT6 (Prop_lut6_I1_O)        0.043     1.488 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_4/O
                         net (fo=2, routed)           0.107     1.594    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[134]
    SLICE_X89Y58         LUT6 (Prop_lut6_I2_O)        0.043     1.637 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_1/O
                         net (fo=3, routed)           0.194     1.831    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2_0[0]
    SLICE_X89Y57         LUT6 (Prop_lut6_I4_O)        0.043     1.874 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2/O
                         net (fo=98, routed)          0.621     2.495    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2_n_0
    SLICE_X89Y60         LUT5 (Prop_lut5_I2_O)        0.043     2.538 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_1/O
                         net (fo=8, routed)           0.339     2.877    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[63]_0[17]
    SLICE_X89Y58         LUT5 (Prop_lut5_I2_O)        0.043     2.920 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_17/O
                         net (fo=1, routed)           0.247     3.167    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_17_n_0
    SLICE_X84Y59         LUT6 (Prop_lut6_I5_O)        0.043     3.210 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_11/O
                         net (fo=1, routed)           0.000     3.210    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_11_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.231     3.441 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_8/CO[1]
                         net (fo=1, routed)           0.183     3.625    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X85Y59         LUT5 (Prop_lut5_I0_O)        0.122     3.747 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_4/O
                         net (fo=1, routed)           0.286     4.033    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[140]
    SLICE_X82Y57         LUT6 (Prop_lut6_I1_O)        0.043     4.076 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__4/O
                         net (fo=42, routed)          0.279     4.355    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/fsm_state_reg_5
    SLICE_X83Y56         LUT4 (Prop_lut4_I2_O)        0.043     4.398 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/mem_array_reg_0_63_0_2_i_12__0/O
                         net (fo=156, routed)         0.505     4.904    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X81Y52         LUT4 (Prop_lut4_I2_O)        0.043     4.947 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/access_tag_addr_reg[12]_i_1__0/O
                         net (fo=3, routed)           0.427     5.374    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/access_addr[4]
    SLICE_X78Y50         LUT6 (Prop_lut6_I0_O)        0.043     5.417 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.417    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_4__0_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.663 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.663    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.773 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry__0/CO[2]
                         net (fo=1, routed)           0.463     6.236    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3__6
    SLICE_X77Y46         LUT5 (Prop_lut5_I0_O)        0.128     6.364 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_25__0/O
                         net (fo=1, routed)           0.101     6.465    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_25__0_n_0
    SLICE_X77Y46         LUT6 (Prop_lut6_I1_O)        0.043     6.508 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_19__0/O
                         net (fo=5, routed)           0.300     6.808    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var15_out__2
    SLICE_X73Y45         LUT4 (Prop_lut4_I3_O)        0.043     6.851 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_96__0/O
                         net (fo=1, routed)           0.265     7.115    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/matched_acc[2]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.043     7.158 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_86__1/O
                         net (fo=2, routed)           0.458     7.616    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_86__1_n_0
    SLICE_X70Y45         LUT5 (Prop_lut5_I3_O)        0.043     7.659 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_83__1/O
                         net (fo=6, routed)           0.460     8.119    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I3_O)        0.043     8.162 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_67__2/O
                         net (fo=64, routed)          0.547     8.709    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_67__2_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.043     8.752 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_19__4/O
                         net (fo=1, routed)           0.687     9.440    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/DIADI[13]
    RAMB36_X3Y10         RAMB36E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.323    10.942    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.741    10.200    
                         clock uncertainty           -0.069    10.132    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[13])
                                                     -0.543     9.589    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.589    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 2.128ns (18.251%)  route 9.532ns (81.749%))
  Logic Levels:           29  (CARRY4=3 LUT4=4 LUT5=10 LUT6=12)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 10.942 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.220ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.417    -2.220    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/clk_out1
    SLICE_X94Y62         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y62         FDRE (Prop_fdre_C_Q)         0.259    -1.961 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/Q
                         net (fo=87, routed)          0.491    -1.470    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg_0
    SLICE_X94Y62         LUT5 (Prop_lut5_I0_O)        0.043    -1.427 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_1/O
                         net (fo=84, routed)          0.402    -1.025    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[147]_0[79]
    SLICE_X94Y60         LUT5 (Prop_lut5_I1_O)        0.043    -0.982 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_2/O
                         net (fo=3, routed)           0.382    -0.600    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/noblock_teu_idispatch_to_ifetch_pipe_write_data[79]
    SLICE_X93Y60         LUT6 (Prop_lut6_I0_O)        0.043    -0.557 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_7/O
                         net (fo=1, routed)           0.229    -0.328    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_7_n_0
    SLICE_X93Y61         LUT6 (Prop_lut6_I0_O)        0.043    -0.285 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_4/O
                         net (fo=7, routed)           0.113    -0.172    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_reg_6
    SLICE_X93Y61         LUT5 (Prop_lut5_I2_O)        0.043    -0.129 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_2/O
                         net (fo=160, routed)         0.569     0.440    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_reg_3
    SLICE_X91Y59         LUT4 (Prop_lut4_I0_O)        0.043     0.483 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_13/O
                         net (fo=1, routed)           0.187     0.670    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/datav[6]
    SLICE_X92Y59         LUT6 (Prop_lut6_I0_O)        0.043     0.713 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_8/O
                         net (fo=1, routed)           0.186     0.899    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_8_n_0
    SLICE_X90Y59         LUT6 (Prop_lut6_I5_O)        0.043     0.942 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_2/O
                         net (fo=33, routed)          0.503     1.445    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_2_n_0
    SLICE_X89Y58         LUT6 (Prop_lut6_I1_O)        0.043     1.488 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_4/O
                         net (fo=2, routed)           0.107     1.594    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[134]
    SLICE_X89Y58         LUT6 (Prop_lut6_I2_O)        0.043     1.637 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_1/O
                         net (fo=3, routed)           0.194     1.831    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2_0[0]
    SLICE_X89Y57         LUT6 (Prop_lut6_I4_O)        0.043     1.874 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2/O
                         net (fo=98, routed)          0.621     2.495    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2_n_0
    SLICE_X89Y60         LUT5 (Prop_lut5_I2_O)        0.043     2.538 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_1/O
                         net (fo=8, routed)           0.339     2.877    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[63]_0[17]
    SLICE_X89Y58         LUT5 (Prop_lut5_I2_O)        0.043     2.920 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_17/O
                         net (fo=1, routed)           0.247     3.167    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_17_n_0
    SLICE_X84Y59         LUT6 (Prop_lut6_I5_O)        0.043     3.210 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_11/O
                         net (fo=1, routed)           0.000     3.210    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_11_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.231     3.441 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_8/CO[1]
                         net (fo=1, routed)           0.183     3.625    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X85Y59         LUT5 (Prop_lut5_I0_O)        0.122     3.747 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_4/O
                         net (fo=1, routed)           0.286     4.033    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[140]
    SLICE_X82Y57         LUT6 (Prop_lut6_I1_O)        0.043     4.076 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__4/O
                         net (fo=42, routed)          0.279     4.355    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/fsm_state_reg_5
    SLICE_X83Y56         LUT4 (Prop_lut4_I2_O)        0.043     4.398 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/mem_array_reg_0_63_0_2_i_12__0/O
                         net (fo=156, routed)         0.505     4.904    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X81Y52         LUT4 (Prop_lut4_I2_O)        0.043     4.947 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/access_tag_addr_reg[12]_i_1__0/O
                         net (fo=3, routed)           0.427     5.374    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/access_addr[4]
    SLICE_X78Y50         LUT6 (Prop_lut6_I0_O)        0.043     5.417 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.417    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_4__0_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.663 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.663    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.773 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry__0/CO[2]
                         net (fo=1, routed)           0.463     6.236    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3__6
    SLICE_X77Y46         LUT5 (Prop_lut5_I0_O)        0.128     6.364 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_25__0/O
                         net (fo=1, routed)           0.101     6.465    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_25__0_n_0
    SLICE_X77Y46         LUT6 (Prop_lut6_I1_O)        0.043     6.508 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_19__0/O
                         net (fo=5, routed)           0.300     6.808    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var15_out__2
    SLICE_X73Y45         LUT4 (Prop_lut4_I3_O)        0.043     6.851 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_96__0/O
                         net (fo=1, routed)           0.265     7.115    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/matched_acc[2]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.043     7.158 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_86__1/O
                         net (fo=2, routed)           0.458     7.616    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_86__1_n_0
    SLICE_X70Y45         LUT5 (Prop_lut5_I3_O)        0.043     7.659 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_83__1/O
                         net (fo=6, routed)           0.460     8.119    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I3_O)        0.043     8.162 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_67__2/O
                         net (fo=64, routed)          0.547     8.709    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_67__2_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.043     8.752 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_19__4/O
                         net (fo=1, routed)           0.687     9.440    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/DIADI[13]
    RAMB36_X3Y10         RAMB36E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.323    10.942    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.741    10.200    
                         clock uncertainty           -0.069    10.132    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[13])
                                                     -0.543     9.589    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.589    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 2.128ns (18.251%)  route 9.532ns (81.749%))
  Logic Levels:           29  (CARRY4=3 LUT4=4 LUT5=10 LUT6=12)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 10.942 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.220ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.417    -2.220    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/clk_out1
    SLICE_X94Y62         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y62         FDRE (Prop_fdre_C_Q)         0.259    -1.961 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/Q
                         net (fo=87, routed)          0.491    -1.470    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg_0
    SLICE_X94Y62         LUT5 (Prop_lut5_I0_O)        0.043    -1.427 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_1/O
                         net (fo=84, routed)          0.402    -1.025    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[147]_0[79]
    SLICE_X94Y60         LUT5 (Prop_lut5_I1_O)        0.043    -0.982 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_2/O
                         net (fo=3, routed)           0.382    -0.600    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/noblock_teu_idispatch_to_ifetch_pipe_write_data[79]
    SLICE_X93Y60         LUT6 (Prop_lut6_I0_O)        0.043    -0.557 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_7/O
                         net (fo=1, routed)           0.229    -0.328    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_7_n_0
    SLICE_X93Y61         LUT6 (Prop_lut6_I0_O)        0.043    -0.285 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_4/O
                         net (fo=7, routed)           0.113    -0.172    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_reg_6
    SLICE_X93Y61         LUT5 (Prop_lut5_I2_O)        0.043    -0.129 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_2/O
                         net (fo=160, routed)         0.569     0.440    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_reg_3
    SLICE_X91Y59         LUT4 (Prop_lut4_I0_O)        0.043     0.483 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_13/O
                         net (fo=1, routed)           0.187     0.670    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/datav[6]
    SLICE_X92Y59         LUT6 (Prop_lut6_I0_O)        0.043     0.713 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_8/O
                         net (fo=1, routed)           0.186     0.899    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_8_n_0
    SLICE_X90Y59         LUT6 (Prop_lut6_I5_O)        0.043     0.942 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_2/O
                         net (fo=33, routed)          0.503     1.445    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_2_n_0
    SLICE_X89Y58         LUT6 (Prop_lut6_I1_O)        0.043     1.488 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_4/O
                         net (fo=2, routed)           0.107     1.594    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[134]
    SLICE_X89Y58         LUT6 (Prop_lut6_I2_O)        0.043     1.637 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_1/O
                         net (fo=3, routed)           0.194     1.831    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2_0[0]
    SLICE_X89Y57         LUT6 (Prop_lut6_I4_O)        0.043     1.874 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2/O
                         net (fo=98, routed)          0.621     2.495    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2_n_0
    SLICE_X89Y60         LUT5 (Prop_lut5_I2_O)        0.043     2.538 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_1/O
                         net (fo=8, routed)           0.339     2.877    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[63]_0[17]
    SLICE_X89Y58         LUT5 (Prop_lut5_I2_O)        0.043     2.920 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_17/O
                         net (fo=1, routed)           0.247     3.167    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_17_n_0
    SLICE_X84Y59         LUT6 (Prop_lut6_I5_O)        0.043     3.210 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_11/O
                         net (fo=1, routed)           0.000     3.210    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_11_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.231     3.441 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_8/CO[1]
                         net (fo=1, routed)           0.183     3.625    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X85Y59         LUT5 (Prop_lut5_I0_O)        0.122     3.747 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_4/O
                         net (fo=1, routed)           0.286     4.033    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[140]
    SLICE_X82Y57         LUT6 (Prop_lut6_I1_O)        0.043     4.076 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__4/O
                         net (fo=42, routed)          0.279     4.355    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/fsm_state_reg_5
    SLICE_X83Y56         LUT4 (Prop_lut4_I2_O)        0.043     4.398 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/mem_array_reg_0_63_0_2_i_12__0/O
                         net (fo=156, routed)         0.505     4.904    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X81Y52         LUT4 (Prop_lut4_I2_O)        0.043     4.947 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/access_tag_addr_reg[12]_i_1__0/O
                         net (fo=3, routed)           0.427     5.374    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/access_addr[4]
    SLICE_X78Y50         LUT6 (Prop_lut6_I0_O)        0.043     5.417 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.417    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_4__0_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.663 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.663    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.773 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry__0/CO[2]
                         net (fo=1, routed)           0.463     6.236    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3__6
    SLICE_X77Y46         LUT5 (Prop_lut5_I0_O)        0.128     6.364 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_25__0/O
                         net (fo=1, routed)           0.101     6.465    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_25__0_n_0
    SLICE_X77Y46         LUT6 (Prop_lut6_I1_O)        0.043     6.508 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_19__0/O
                         net (fo=5, routed)           0.300     6.808    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var15_out__2
    SLICE_X73Y45         LUT4 (Prop_lut4_I3_O)        0.043     6.851 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_96__0/O
                         net (fo=1, routed)           0.265     7.115    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/matched_acc[2]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.043     7.158 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_86__1/O
                         net (fo=2, routed)           0.458     7.616    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_86__1_n_0
    SLICE_X70Y45         LUT5 (Prop_lut5_I3_O)        0.043     7.659 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_83__1/O
                         net (fo=6, routed)           0.460     8.119    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I3_O)        0.043     8.162 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_67__2/O
                         net (fo=64, routed)          0.547     8.709    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_67__2_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.043     8.752 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_19__4/O
                         net (fo=1, routed)           0.687     9.440    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/DIADI[13]
    RAMB36_X3Y10         RAMB36E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.323    10.942    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.741    10.200    
                         clock uncertainty           -0.069    10.132    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[13])
                                                     -0.543     9.589    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.589    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 2.128ns (18.251%)  route 9.532ns (81.749%))
  Logic Levels:           29  (CARRY4=3 LUT4=4 LUT5=10 LUT6=12)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 10.942 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.220ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.417    -2.220    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/clk_out1
    SLICE_X94Y62         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y62         FDRE (Prop_fdre_C_Q)         0.259    -1.961 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/Q
                         net (fo=87, routed)          0.491    -1.470    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg_0
    SLICE_X94Y62         LUT5 (Prop_lut5_I0_O)        0.043    -1.427 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_1/O
                         net (fo=84, routed)          0.402    -1.025    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[147]_0[79]
    SLICE_X94Y60         LUT5 (Prop_lut5_I1_O)        0.043    -0.982 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_2/O
                         net (fo=3, routed)           0.382    -0.600    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/noblock_teu_idispatch_to_ifetch_pipe_write_data[79]
    SLICE_X93Y60         LUT6 (Prop_lut6_I0_O)        0.043    -0.557 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_7/O
                         net (fo=1, routed)           0.229    -0.328    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_7_n_0
    SLICE_X93Y61         LUT6 (Prop_lut6_I0_O)        0.043    -0.285 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_4/O
                         net (fo=7, routed)           0.113    -0.172    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_reg_6
    SLICE_X93Y61         LUT5 (Prop_lut5_I2_O)        0.043    -0.129 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_2/O
                         net (fo=160, routed)         0.569     0.440    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_reg_3
    SLICE_X91Y59         LUT4 (Prop_lut4_I0_O)        0.043     0.483 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_13/O
                         net (fo=1, routed)           0.187     0.670    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/datav[6]
    SLICE_X92Y59         LUT6 (Prop_lut6_I0_O)        0.043     0.713 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_8/O
                         net (fo=1, routed)           0.186     0.899    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_8_n_0
    SLICE_X90Y59         LUT6 (Prop_lut6_I5_O)        0.043     0.942 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_2/O
                         net (fo=33, routed)          0.503     1.445    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_2_n_0
    SLICE_X89Y58         LUT6 (Prop_lut6_I1_O)        0.043     1.488 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_4/O
                         net (fo=2, routed)           0.107     1.594    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[134]
    SLICE_X89Y58         LUT6 (Prop_lut6_I2_O)        0.043     1.637 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_1/O
                         net (fo=3, routed)           0.194     1.831    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2_0[0]
    SLICE_X89Y57         LUT6 (Prop_lut6_I4_O)        0.043     1.874 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2/O
                         net (fo=98, routed)          0.621     2.495    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2_n_0
    SLICE_X89Y60         LUT5 (Prop_lut5_I2_O)        0.043     2.538 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_1/O
                         net (fo=8, routed)           0.339     2.877    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[63]_0[17]
    SLICE_X89Y58         LUT5 (Prop_lut5_I2_O)        0.043     2.920 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_17/O
                         net (fo=1, routed)           0.247     3.167    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_17_n_0
    SLICE_X84Y59         LUT6 (Prop_lut6_I5_O)        0.043     3.210 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_11/O
                         net (fo=1, routed)           0.000     3.210    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_11_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.231     3.441 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_8/CO[1]
                         net (fo=1, routed)           0.183     3.625    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X85Y59         LUT5 (Prop_lut5_I0_O)        0.122     3.747 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_4/O
                         net (fo=1, routed)           0.286     4.033    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[140]
    SLICE_X82Y57         LUT6 (Prop_lut6_I1_O)        0.043     4.076 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__4/O
                         net (fo=42, routed)          0.279     4.355    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/fsm_state_reg_5
    SLICE_X83Y56         LUT4 (Prop_lut4_I2_O)        0.043     4.398 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/mem_array_reg_0_63_0_2_i_12__0/O
                         net (fo=156, routed)         0.505     4.904    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X81Y52         LUT4 (Prop_lut4_I2_O)        0.043     4.947 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/access_tag_addr_reg[12]_i_1__0/O
                         net (fo=3, routed)           0.427     5.374    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/access_addr[4]
    SLICE_X78Y50         LUT6 (Prop_lut6_I0_O)        0.043     5.417 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.417    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_4__0_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.663 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.663    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.773 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry__0/CO[2]
                         net (fo=1, routed)           0.463     6.236    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3__6
    SLICE_X77Y46         LUT5 (Prop_lut5_I0_O)        0.128     6.364 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_25__0/O
                         net (fo=1, routed)           0.101     6.465    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_25__0_n_0
    SLICE_X77Y46         LUT6 (Prop_lut6_I1_O)        0.043     6.508 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_19__0/O
                         net (fo=5, routed)           0.300     6.808    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var15_out__2
    SLICE_X73Y45         LUT4 (Prop_lut4_I3_O)        0.043     6.851 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_96__0/O
                         net (fo=1, routed)           0.265     7.115    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/matched_acc[2]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.043     7.158 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_86__1/O
                         net (fo=2, routed)           0.458     7.616    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_86__1_n_0
    SLICE_X70Y45         LUT5 (Prop_lut5_I3_O)        0.043     7.659 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_83__1/O
                         net (fo=6, routed)           0.460     8.119    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I3_O)        0.043     8.162 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_67__2/O
                         net (fo=64, routed)          0.547     8.709    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_67__2_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.043     8.752 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_19__4/O
                         net (fo=1, routed)           0.687     9.440    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/DIADI[13]
    RAMB36_X3Y10         RAMB36E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.323    10.942    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.741    10.200    
                         clock uncertainty           -0.069    10.132    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[13])
                                                     -0.543     9.589    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.589    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 2.128ns (18.251%)  route 9.532ns (81.749%))
  Logic Levels:           29  (CARRY4=3 LUT4=4 LUT5=10 LUT6=12)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 10.942 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.220ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.417    -2.220    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/clk_out1
    SLICE_X94Y62         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y62         FDRE (Prop_fdre_C_Q)         0.259    -1.961 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/Q
                         net (fo=87, routed)          0.491    -1.470    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg_0
    SLICE_X94Y62         LUT5 (Prop_lut5_I0_O)        0.043    -1.427 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_1/O
                         net (fo=84, routed)          0.402    -1.025    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[147]_0[79]
    SLICE_X94Y60         LUT5 (Prop_lut5_I1_O)        0.043    -0.982 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_2/O
                         net (fo=3, routed)           0.382    -0.600    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/noblock_teu_idispatch_to_ifetch_pipe_write_data[79]
    SLICE_X93Y60         LUT6 (Prop_lut6_I0_O)        0.043    -0.557 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_7/O
                         net (fo=1, routed)           0.229    -0.328    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_7_n_0
    SLICE_X93Y61         LUT6 (Prop_lut6_I0_O)        0.043    -0.285 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_4/O
                         net (fo=7, routed)           0.113    -0.172    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_reg_6
    SLICE_X93Y61         LUT5 (Prop_lut5_I2_O)        0.043    -0.129 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_2/O
                         net (fo=160, routed)         0.569     0.440    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_reg_3
    SLICE_X91Y59         LUT4 (Prop_lut4_I0_O)        0.043     0.483 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_13/O
                         net (fo=1, routed)           0.187     0.670    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/datav[6]
    SLICE_X92Y59         LUT6 (Prop_lut6_I0_O)        0.043     0.713 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_8/O
                         net (fo=1, routed)           0.186     0.899    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_8_n_0
    SLICE_X90Y59         LUT6 (Prop_lut6_I5_O)        0.043     0.942 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_2/O
                         net (fo=33, routed)          0.503     1.445    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_2_n_0
    SLICE_X89Y58         LUT6 (Prop_lut6_I1_O)        0.043     1.488 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_4/O
                         net (fo=2, routed)           0.107     1.594    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[134]
    SLICE_X89Y58         LUT6 (Prop_lut6_I2_O)        0.043     1.637 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_1/O
                         net (fo=3, routed)           0.194     1.831    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2_0[0]
    SLICE_X89Y57         LUT6 (Prop_lut6_I4_O)        0.043     1.874 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2/O
                         net (fo=98, routed)          0.621     2.495    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2_n_0
    SLICE_X89Y60         LUT5 (Prop_lut5_I2_O)        0.043     2.538 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_1/O
                         net (fo=8, routed)           0.339     2.877    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[63]_0[17]
    SLICE_X89Y58         LUT5 (Prop_lut5_I2_O)        0.043     2.920 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_17/O
                         net (fo=1, routed)           0.247     3.167    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_17_n_0
    SLICE_X84Y59         LUT6 (Prop_lut6_I5_O)        0.043     3.210 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_11/O
                         net (fo=1, routed)           0.000     3.210    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_11_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.231     3.441 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_8/CO[1]
                         net (fo=1, routed)           0.183     3.625    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X85Y59         LUT5 (Prop_lut5_I0_O)        0.122     3.747 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_4/O
                         net (fo=1, routed)           0.286     4.033    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[140]
    SLICE_X82Y57         LUT6 (Prop_lut6_I1_O)        0.043     4.076 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__4/O
                         net (fo=42, routed)          0.279     4.355    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/fsm_state_reg_5
    SLICE_X83Y56         LUT4 (Prop_lut4_I2_O)        0.043     4.398 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/mem_array_reg_0_63_0_2_i_12__0/O
                         net (fo=156, routed)         0.505     4.904    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X81Y52         LUT4 (Prop_lut4_I2_O)        0.043     4.947 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/access_tag_addr_reg[12]_i_1__0/O
                         net (fo=3, routed)           0.427     5.374    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/access_addr[4]
    SLICE_X78Y50         LUT6 (Prop_lut6_I0_O)        0.043     5.417 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.417    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_4__0_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.663 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.663    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.773 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry__0/CO[2]
                         net (fo=1, routed)           0.463     6.236    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3__6
    SLICE_X77Y46         LUT5 (Prop_lut5_I0_O)        0.128     6.364 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_25__0/O
                         net (fo=1, routed)           0.101     6.465    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_25__0_n_0
    SLICE_X77Y46         LUT6 (Prop_lut6_I1_O)        0.043     6.508 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_19__0/O
                         net (fo=5, routed)           0.300     6.808    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var15_out__2
    SLICE_X73Y45         LUT4 (Prop_lut4_I3_O)        0.043     6.851 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_96__0/O
                         net (fo=1, routed)           0.265     7.115    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/matched_acc[2]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.043     7.158 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_86__1/O
                         net (fo=2, routed)           0.458     7.616    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_86__1_n_0
    SLICE_X70Y45         LUT5 (Prop_lut5_I3_O)        0.043     7.659 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_83__1/O
                         net (fo=6, routed)           0.460     8.119    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I3_O)        0.043     8.162 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_67__2/O
                         net (fo=64, routed)          0.547     8.709    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_67__2_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.043     8.752 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_19__4/O
                         net (fo=1, routed)           0.687     9.440    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/DIADI[13]
    RAMB36_X3Y10         RAMB36E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.323    10.942    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.741    10.200    
                         clock uncertainty           -0.069    10.132    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[13])
                                                     -0.543     9.589    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.589    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 2.128ns (18.251%)  route 9.532ns (81.749%))
  Logic Levels:           29  (CARRY4=3 LUT4=4 LUT5=10 LUT6=12)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 10.942 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.220ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.417    -2.220    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/clk_out1
    SLICE_X94Y62         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y62         FDRE (Prop_fdre_C_Q)         0.259    -1.961 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/Q
                         net (fo=87, routed)          0.491    -1.470    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg_0
    SLICE_X94Y62         LUT5 (Prop_lut5_I0_O)        0.043    -1.427 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_1/O
                         net (fo=84, routed)          0.402    -1.025    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[147]_0[79]
    SLICE_X94Y60         LUT5 (Prop_lut5_I1_O)        0.043    -0.982 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_2/O
                         net (fo=3, routed)           0.382    -0.600    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/noblock_teu_idispatch_to_ifetch_pipe_write_data[79]
    SLICE_X93Y60         LUT6 (Prop_lut6_I0_O)        0.043    -0.557 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_7/O
                         net (fo=1, routed)           0.229    -0.328    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_7_n_0
    SLICE_X93Y61         LUT6 (Prop_lut6_I0_O)        0.043    -0.285 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_4/O
                         net (fo=7, routed)           0.113    -0.172    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_reg_6
    SLICE_X93Y61         LUT5 (Prop_lut5_I2_O)        0.043    -0.129 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_2/O
                         net (fo=160, routed)         0.569     0.440    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_reg_3
    SLICE_X91Y59         LUT4 (Prop_lut4_I0_O)        0.043     0.483 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_13/O
                         net (fo=1, routed)           0.187     0.670    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/datav[6]
    SLICE_X92Y59         LUT6 (Prop_lut6_I0_O)        0.043     0.713 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_8/O
                         net (fo=1, routed)           0.186     0.899    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_8_n_0
    SLICE_X90Y59         LUT6 (Prop_lut6_I5_O)        0.043     0.942 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_2/O
                         net (fo=33, routed)          0.503     1.445    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_2_n_0
    SLICE_X89Y58         LUT6 (Prop_lut6_I1_O)        0.043     1.488 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_4/O
                         net (fo=2, routed)           0.107     1.594    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[134]
    SLICE_X89Y58         LUT6 (Prop_lut6_I2_O)        0.043     1.637 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_1/O
                         net (fo=3, routed)           0.194     1.831    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2_0[0]
    SLICE_X89Y57         LUT6 (Prop_lut6_I4_O)        0.043     1.874 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2/O
                         net (fo=98, routed)          0.621     2.495    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2_n_0
    SLICE_X89Y60         LUT5 (Prop_lut5_I2_O)        0.043     2.538 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_1/O
                         net (fo=8, routed)           0.339     2.877    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[63]_0[17]
    SLICE_X89Y58         LUT5 (Prop_lut5_I2_O)        0.043     2.920 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_17/O
                         net (fo=1, routed)           0.247     3.167    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_17_n_0
    SLICE_X84Y59         LUT6 (Prop_lut6_I5_O)        0.043     3.210 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_11/O
                         net (fo=1, routed)           0.000     3.210    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_11_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.231     3.441 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_8/CO[1]
                         net (fo=1, routed)           0.183     3.625    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X85Y59         LUT5 (Prop_lut5_I0_O)        0.122     3.747 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_4/O
                         net (fo=1, routed)           0.286     4.033    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[140]
    SLICE_X82Y57         LUT6 (Prop_lut6_I1_O)        0.043     4.076 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__4/O
                         net (fo=42, routed)          0.279     4.355    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/fsm_state_reg_5
    SLICE_X83Y56         LUT4 (Prop_lut4_I2_O)        0.043     4.398 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/mem_array_reg_0_63_0_2_i_12__0/O
                         net (fo=156, routed)         0.505     4.904    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X81Y52         LUT4 (Prop_lut4_I2_O)        0.043     4.947 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/access_tag_addr_reg[12]_i_1__0/O
                         net (fo=3, routed)           0.427     5.374    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/access_addr[4]
    SLICE_X78Y50         LUT6 (Prop_lut6_I0_O)        0.043     5.417 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.417    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_4__0_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.663 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.663    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.773 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry__0/CO[2]
                         net (fo=1, routed)           0.463     6.236    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3__6
    SLICE_X77Y46         LUT5 (Prop_lut5_I0_O)        0.128     6.364 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_25__0/O
                         net (fo=1, routed)           0.101     6.465    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_25__0_n_0
    SLICE_X77Y46         LUT6 (Prop_lut6_I1_O)        0.043     6.508 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_19__0/O
                         net (fo=5, routed)           0.300     6.808    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var15_out__2
    SLICE_X73Y45         LUT4 (Prop_lut4_I3_O)        0.043     6.851 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_96__0/O
                         net (fo=1, routed)           0.265     7.115    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/matched_acc[2]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.043     7.158 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_86__1/O
                         net (fo=2, routed)           0.458     7.616    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_86__1_n_0
    SLICE_X70Y45         LUT5 (Prop_lut5_I3_O)        0.043     7.659 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_83__1/O
                         net (fo=6, routed)           0.460     8.119    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I3_O)        0.043     8.162 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_67__2/O
                         net (fo=64, routed)          0.547     8.709    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_67__2_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.043     8.752 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_19__4/O
                         net (fo=1, routed)           0.687     9.440    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/DIADI[13]
    RAMB36_X3Y10         RAMB36E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.323    10.942    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.741    10.200    
                         clock uncertainty           -0.069    10.132    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[13])
                                                     -0.543     9.589    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.589    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 2.128ns (18.251%)  route 9.532ns (81.749%))
  Logic Levels:           29  (CARRY4=3 LUT4=4 LUT5=10 LUT6=12)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 10.942 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.220ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.417    -2.220    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/clk_out1
    SLICE_X94Y62         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y62         FDRE (Prop_fdre_C_Q)         0.259    -1.961 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/Q
                         net (fo=87, routed)          0.491    -1.470    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg_0
    SLICE_X94Y62         LUT5 (Prop_lut5_I0_O)        0.043    -1.427 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_1/O
                         net (fo=84, routed)          0.402    -1.025    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[147]_0[79]
    SLICE_X94Y60         LUT5 (Prop_lut5_I1_O)        0.043    -0.982 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_2/O
                         net (fo=3, routed)           0.382    -0.600    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/noblock_teu_idispatch_to_ifetch_pipe_write_data[79]
    SLICE_X93Y60         LUT6 (Prop_lut6_I0_O)        0.043    -0.557 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_7/O
                         net (fo=1, routed)           0.229    -0.328    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_7_n_0
    SLICE_X93Y61         LUT6 (Prop_lut6_I0_O)        0.043    -0.285 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_4/O
                         net (fo=7, routed)           0.113    -0.172    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_reg_6
    SLICE_X93Y61         LUT5 (Prop_lut5_I2_O)        0.043    -0.129 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_2/O
                         net (fo=160, routed)         0.569     0.440    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_reg_3
    SLICE_X91Y59         LUT4 (Prop_lut4_I0_O)        0.043     0.483 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_13/O
                         net (fo=1, routed)           0.187     0.670    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/datav[6]
    SLICE_X92Y59         LUT6 (Prop_lut6_I0_O)        0.043     0.713 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_8/O
                         net (fo=1, routed)           0.186     0.899    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_8_n_0
    SLICE_X90Y59         LUT6 (Prop_lut6_I5_O)        0.043     0.942 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_2/O
                         net (fo=33, routed)          0.503     1.445    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_2_n_0
    SLICE_X89Y58         LUT6 (Prop_lut6_I1_O)        0.043     1.488 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_4/O
                         net (fo=2, routed)           0.107     1.594    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[134]
    SLICE_X89Y58         LUT6 (Prop_lut6_I2_O)        0.043     1.637 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_1/O
                         net (fo=3, routed)           0.194     1.831    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2_0[0]
    SLICE_X89Y57         LUT6 (Prop_lut6_I4_O)        0.043     1.874 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2/O
                         net (fo=98, routed)          0.621     2.495    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2_n_0
    SLICE_X89Y60         LUT5 (Prop_lut5_I2_O)        0.043     2.538 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_1/O
                         net (fo=8, routed)           0.339     2.877    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[63]_0[17]
    SLICE_X89Y58         LUT5 (Prop_lut5_I2_O)        0.043     2.920 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_17/O
                         net (fo=1, routed)           0.247     3.167    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_17_n_0
    SLICE_X84Y59         LUT6 (Prop_lut6_I5_O)        0.043     3.210 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_11/O
                         net (fo=1, routed)           0.000     3.210    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_11_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.231     3.441 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_8/CO[1]
                         net (fo=1, routed)           0.183     3.625    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X85Y59         LUT5 (Prop_lut5_I0_O)        0.122     3.747 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_4/O
                         net (fo=1, routed)           0.286     4.033    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[140]
    SLICE_X82Y57         LUT6 (Prop_lut6_I1_O)        0.043     4.076 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__4/O
                         net (fo=42, routed)          0.279     4.355    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/fsm_state_reg_5
    SLICE_X83Y56         LUT4 (Prop_lut4_I2_O)        0.043     4.398 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/mem_array_reg_0_63_0_2_i_12__0/O
                         net (fo=156, routed)         0.505     4.904    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X81Y52         LUT4 (Prop_lut4_I2_O)        0.043     4.947 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/access_tag_addr_reg[12]_i_1__0/O
                         net (fo=3, routed)           0.427     5.374    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/access_addr[4]
    SLICE_X78Y50         LUT6 (Prop_lut6_I0_O)        0.043     5.417 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.417    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_4__0_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.663 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.663    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.773 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry__0/CO[2]
                         net (fo=1, routed)           0.463     6.236    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3__6
    SLICE_X77Y46         LUT5 (Prop_lut5_I0_O)        0.128     6.364 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_25__0/O
                         net (fo=1, routed)           0.101     6.465    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_25__0_n_0
    SLICE_X77Y46         LUT6 (Prop_lut6_I1_O)        0.043     6.508 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_19__0/O
                         net (fo=5, routed)           0.300     6.808    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var15_out__2
    SLICE_X73Y45         LUT4 (Prop_lut4_I3_O)        0.043     6.851 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_96__0/O
                         net (fo=1, routed)           0.265     7.115    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/matched_acc[2]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.043     7.158 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_86__1/O
                         net (fo=2, routed)           0.458     7.616    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_86__1_n_0
    SLICE_X70Y45         LUT5 (Prop_lut5_I3_O)        0.043     7.659 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_83__1/O
                         net (fo=6, routed)           0.460     8.119    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I3_O)        0.043     8.162 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_67__2/O
                         net (fo=64, routed)          0.547     8.709    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_67__2_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.043     8.752 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_19__4/O
                         net (fo=1, routed)           0.687     9.440    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/DIADI[13]
    RAMB36_X3Y10         RAMB36E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.323    10.942    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.741    10.200    
                         clock uncertainty           -0.069    10.132    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[13])
                                                     -0.543     9.589    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.589    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 2.128ns (18.251%)  route 9.532ns (81.749%))
  Logic Levels:           29  (CARRY4=3 LUT4=4 LUT5=10 LUT6=12)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 10.942 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.220ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.417    -2.220    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/clk_out1
    SLICE_X94Y62         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y62         FDRE (Prop_fdre_C_Q)         0.259    -1.961 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/Q
                         net (fo=87, routed)          0.491    -1.470    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg_0
    SLICE_X94Y62         LUT5 (Prop_lut5_I0_O)        0.043    -1.427 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_1/O
                         net (fo=84, routed)          0.402    -1.025    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[147]_0[79]
    SLICE_X94Y60         LUT5 (Prop_lut5_I1_O)        0.043    -0.982 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_2/O
                         net (fo=3, routed)           0.382    -0.600    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/noblock_teu_idispatch_to_ifetch_pipe_write_data[79]
    SLICE_X93Y60         LUT6 (Prop_lut6_I0_O)        0.043    -0.557 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_7/O
                         net (fo=1, routed)           0.229    -0.328    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_7_n_0
    SLICE_X93Y61         LUT6 (Prop_lut6_I0_O)        0.043    -0.285 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_4/O
                         net (fo=7, routed)           0.113    -0.172    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_reg_6
    SLICE_X93Y61         LUT5 (Prop_lut5_I2_O)        0.043    -0.129 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_2/O
                         net (fo=160, routed)         0.569     0.440    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_reg_3
    SLICE_X91Y59         LUT4 (Prop_lut4_I0_O)        0.043     0.483 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_13/O
                         net (fo=1, routed)           0.187     0.670    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/datav[6]
    SLICE_X92Y59         LUT6 (Prop_lut6_I0_O)        0.043     0.713 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_8/O
                         net (fo=1, routed)           0.186     0.899    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_8_n_0
    SLICE_X90Y59         LUT6 (Prop_lut6_I5_O)        0.043     0.942 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_2/O
                         net (fo=33, routed)          0.503     1.445    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_2_n_0
    SLICE_X89Y58         LUT6 (Prop_lut6_I1_O)        0.043     1.488 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_4/O
                         net (fo=2, routed)           0.107     1.594    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[134]
    SLICE_X89Y58         LUT6 (Prop_lut6_I2_O)        0.043     1.637 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_1/O
                         net (fo=3, routed)           0.194     1.831    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2_0[0]
    SLICE_X89Y57         LUT6 (Prop_lut6_I4_O)        0.043     1.874 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2/O
                         net (fo=98, routed)          0.621     2.495    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2_n_0
    SLICE_X89Y60         LUT5 (Prop_lut5_I2_O)        0.043     2.538 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_1/O
                         net (fo=8, routed)           0.339     2.877    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[63]_0[17]
    SLICE_X89Y58         LUT5 (Prop_lut5_I2_O)        0.043     2.920 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_17/O
                         net (fo=1, routed)           0.247     3.167    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_17_n_0
    SLICE_X84Y59         LUT6 (Prop_lut6_I5_O)        0.043     3.210 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_11/O
                         net (fo=1, routed)           0.000     3.210    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_11_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.231     3.441 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_8/CO[1]
                         net (fo=1, routed)           0.183     3.625    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X85Y59         LUT5 (Prop_lut5_I0_O)        0.122     3.747 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_4/O
                         net (fo=1, routed)           0.286     4.033    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[140]
    SLICE_X82Y57         LUT6 (Prop_lut6_I1_O)        0.043     4.076 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__4/O
                         net (fo=42, routed)          0.279     4.355    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/fsm_state_reg_5
    SLICE_X83Y56         LUT4 (Prop_lut4_I2_O)        0.043     4.398 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/mem_array_reg_0_63_0_2_i_12__0/O
                         net (fo=156, routed)         0.505     4.904    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X81Y52         LUT4 (Prop_lut4_I2_O)        0.043     4.947 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/access_tag_addr_reg[12]_i_1__0/O
                         net (fo=3, routed)           0.427     5.374    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/access_addr[4]
    SLICE_X78Y50         LUT6 (Prop_lut6_I0_O)        0.043     5.417 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.417    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_4__0_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.663 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.663    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.773 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry__0/CO[2]
                         net (fo=1, routed)           0.463     6.236    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3__6
    SLICE_X77Y46         LUT5 (Prop_lut5_I0_O)        0.128     6.364 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_25__0/O
                         net (fo=1, routed)           0.101     6.465    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_25__0_n_0
    SLICE_X77Y46         LUT6 (Prop_lut6_I1_O)        0.043     6.508 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_19__0/O
                         net (fo=5, routed)           0.300     6.808    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var15_out__2
    SLICE_X73Y45         LUT4 (Prop_lut4_I3_O)        0.043     6.851 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_96__0/O
                         net (fo=1, routed)           0.265     7.115    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/matched_acc[2]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.043     7.158 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_86__1/O
                         net (fo=2, routed)           0.458     7.616    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_86__1_n_0
    SLICE_X70Y45         LUT5 (Prop_lut5_I3_O)        0.043     7.659 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_83__1/O
                         net (fo=6, routed)           0.460     8.119    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I3_O)        0.043     8.162 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_67__2/O
                         net (fo=64, routed)          0.547     8.709    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_67__2_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.043     8.752 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_19__4/O
                         net (fo=1, routed)           0.687     9.440    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/DIADI[13]
    RAMB36_X3Y10         RAMB36E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.323    10.942    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.741    10.200    
                         clock uncertainty           -0.069    10.132    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[13])
                                                     -0.543     9.589    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.589    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 2.128ns (18.251%)  route 9.532ns (81.749%))
  Logic Levels:           29  (CARRY4=3 LUT4=4 LUT5=10 LUT6=12)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 10.942 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.220ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.417    -2.220    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/clk_out1
    SLICE_X94Y62         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y62         FDRE (Prop_fdre_C_Q)         0.259    -1.961 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg/Q
                         net (fo=87, routed)          0.491    -1.470    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/qD1.RB.full_flag_reg_0
    SLICE_X94Y62         LUT5 (Prop_lut5_I0_O)        0.043    -1.427 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/sc_iretire_join_daemon_instance/qbSC/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_1/O
                         net (fo=84, routed)          0.402    -1.025    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[147]_0[79]
    SLICE_X94Y60         LUT5 (Prop_lut5_I1_O)        0.043    -0.982 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_2/O
                         net (fo=3, routed)           0.382    -0.600    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/noblock_teu_idispatch_to_ifetch_pipe_write_data[79]
    SLICE_X93Y60         LUT6 (Prop_lut6_I0_O)        0.043    -0.557 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_7/O
                         net (fo=1, routed)           0.229    -0.328    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_7_n_0
    SLICE_X93Y61         LUT6 (Prop_lut6_I0_O)        0.043    -0.285 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.InportGroup_5.noblock_joined_iretire_sc_to_idispatch_read_5/ub/NotRevisedCase.ShallowCase.ulReg/qD1.not_rbypGen.RB.data_reg[147]_i_4/O
                         net (fo=7, routed)           0.113    -0.172    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_reg_6
    SLICE_X93Y61         LUT5 (Prop_lut5_I2_O)        0.043    -0.129 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/yesBypassNonBlocking.bypassBlock.write_data_reg[147]_i_2/O
                         net (fo=160, routed)         0.569     0.440    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/fsm_state_reg_3
    SLICE_X91Y59         LUT4 (Prop_lut4_I0_O)        0.043     0.483 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/decode_dispatch_inst/idecode_idispatch_daemon_instance/data_path.OutportGroup_0.noblock_teu_idispatch_to_ifetch_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_13/O
                         net (fo=1, routed)           0.187     0.670    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/datav[6]
    SLICE_X92Y59         LUT6 (Prop_lut6_I0_O)        0.043     0.713 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_8/O
                         net (fo=1, routed)           0.186     0.899    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_8_n_0
    SLICE_X90Y59         LUT6 (Prop_lut6_I5_O)        0.043     0.942 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_2/O
                         net (fo=33, routed)          0.503     1.445    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_2_n_0
    SLICE_X89Y58         LUT6 (Prop_lut6_I1_O)        0.043     1.488 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_4/O
                         net (fo=2, routed)           0.107     1.594    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[134]
    SLICE_X89Y58         LUT6 (Prop_lut6_I2_O)        0.043     1.637 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[143]_i_1/O
                         net (fo=3, routed)           0.194     1.831    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2_0[0]
    SLICE_X89Y57         LUT6 (Prop_lut6_I4_O)        0.043     1.874 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2/O
                         net (fo=98, routed)          0.621     2.495    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_2_n_0
    SLICE_X89Y60         LUT5 (Prop_lut5_I2_O)        0.043     2.538 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_3.noblock_ifetch_substream_update_read_3/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[92]_i_1/O
                         net (fo=8, routed)           0.339     2.877    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[63]_0[17]
    SLICE_X89Y58         LUT5 (Prop_lut5_I2_O)        0.043     2.920 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_17/O
                         net (fo=1, routed)           0.247     3.167    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_17_n_0
    SLICE_X84Y59         LUT6 (Prop_lut6_I5_O)        0.043     3.210 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_11/O
                         net (fo=1, routed)           0.000     3.210    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_11_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.231     3.441 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg_reg[0]_i_8/CO[1]
                         net (fo=1, routed)           0.183     3.625    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/result13_in
    SLICE_X85Y59         LUT5 (Prop_lut5_I0_O)        0.122     3.747 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.next_CIRCULANT_6189_5348_buf_block.next_CIRCULANT_6189_5348_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_4/O
                         net (fo=1, routed)           0.286     4.033    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[140]
    SLICE_X82Y57         LUT6 (Prop_lut6_I1_O)        0.043     4.076 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.InportGroup_4.noblock_teu_idispatch_to_ifetch_read_4/ub/NotRevisedCase.ShallowCase.ulReg/qD1.rbypGen.RB.data_reg[0]_i_2__4/O
                         net (fo=42, routed)          0.279     4.355    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/fsm_state_reg_5
    SLICE_X83Y56         LUT4 (Prop_lut4_I2_O)        0.043     4.398 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/ifetch_main_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_ICACHE_command_write_0/BufGen[0].rxB/mem_array_reg_0_63_0_2_i_12__0/O
                         net (fo=156, routed)         0.505     4.904    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/NOBLOCK_CPU_to_ICACHE_command_pipe_write_req
    SLICE_X81Y52         LUT4 (Prop_lut4_I2_O)        0.043     4.947 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/access_tag_addr_reg[12]_i_1__0/O
                         net (fo=3, routed)           0.427     5.374    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/access_addr[4]
    SLICE_X78Y50         LUT6 (Prop_lut6_I0_O)        0.043     5.417 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.417    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_i_4__0_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.663 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry/CO[3]
                         net (fo=1, routed)           0.000     5.663    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.773 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3_carry__0/CO[2]
                         net (fo=1, routed)           0.463     6.236    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var3__6
    SLICE_X77Y46         LUT5 (Prop_lut5_I0_O)        0.128     6.364 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_25__0/O
                         net (fo=1, routed)           0.101     6.465    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_25__0_n_0
    SLICE_X77Y46         LUT6 (Prop_lut6_I1_O)        0.043     6.508 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_0_63_0_2_i_19__0/O
                         net (fo=5, routed)           0.300     6.808    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/match_var15_out__2
    SLICE_X73Y45         LUT4 (Prop_lut4_I3_O)        0.043     6.851 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_96__0/O
                         net (fo=1, routed)           0.265     7.115    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/matched_acc[2]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.043     7.158 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_86__1/O
                         net (fo=2, routed)           0.458     7.616    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_86__1_n_0
    SLICE_X70Y45         LUT5 (Prop_lut5_I3_O)        0.043     7.659 f  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/nonTrivTlb.vaTlbBlock.vaTlb/mem_array_reg_i_83__1/O
                         net (fo=6, routed)           0.460     8.119    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I3_O)        0.043     8.162 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_67__2/O
                         net (fo=64, routed)          0.547     8.709    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_67__2_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.043     8.752 r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/mem_array_reg_i_19__4/O
                         net (fo=1, routed)           0.687     9.440    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/DIADI[13]
    RAMB36_X3Y10         RAMB36E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.323    10.942    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.741    10.200    
                         clock uncertainty           -0.069    10.132    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[13])
                                                     -0.543     9.589    processor_inst/mcore_inst/core_0_inst/munit_inst/icache_inst/IcacheFrontendDaemon_instance/coreInst/TagsArraysBlock.setAssociativeGen.tagsArraysInst/arrayInst/SetBankGen[0].ignoreByteMask.setBank/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.589    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  0.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/data_path.ApConcat_group_4.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_to_ccu_debug_daemon_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.640%)  route 0.120ns (48.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.602    -0.659    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/data_path.ApConcat_group_4.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X83Y99         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/data_path.ApConcat_group_4.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.559 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/data_path.ApConcat_group_4.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/Q
                         net (fo=1, routed)           0.120    -0.439    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/data_path.nI_1820_1812_buf_block.nI_1820_1812_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/Q[9]
    SLICE_X81Y100        LUT6 (Prop_lut6_I0_O)        0.028    -0.411 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/data_path.nI_1820_1812_buf_block.nI_1820_1812_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.RB.data_reg[9]_i_1__11/O
                         net (fo=1, routed)           0.000    -0.411    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_to_ccu_debug_daemon_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[32]_0[9]
    SLICE_X81Y100        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_to_ccu_debug_daemon_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.751    -0.768    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_to_ccu_debug_daemon_Pipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X81Y100        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_to_ccu_debug_daemon_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[9]/C
                         clock pessimism              0.250    -0.518    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.061    -0.457    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_to_ccu_debug_daemon_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/data_path.ApConcat_group_4.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_to_ccu_debug_daemon_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.640%)  route 0.120ns (48.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.602    -0.659    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/data_path.ApConcat_group_4.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X83Y99         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/data_path.ApConcat_group_4.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.559 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/data_path.ApConcat_group_4.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]/Q
                         net (fo=1, routed)           0.120    -0.439    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/data_path.nI_1820_1812_buf_block.nI_1820_1812_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/Q[9]
    SLICE_X81Y100        LUT6 (Prop_lut6_I0_O)        0.028    -0.411 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/data_path.nI_1820_1812_buf_block.nI_1820_1812_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/qD1.RB.data_reg[9]_i_1__11/O
                         net (fo=1, routed)           0.000    -0.411    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_to_ccu_debug_daemon_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[32]_0[9]
    SLICE_X81Y100        FDRE                                         f  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_to_ccu_debug_daemon_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.751    -0.768    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_to_ccu_debug_daemon_Pipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X81Y100        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_to_ccu_debug_daemon_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[9]/C
                         clock pessimism              0.250    -0.518    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.061    -0.457    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_to_ccu_debug_daemon_Pipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_instance/data_path.queryDebugger_call_group_7.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.146ns (52.927%)  route 0.130ns (47.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.607    -0.654    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_instance/data_path.queryDebugger_call_group_7.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X94Y99         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_instance/data_path.queryDebugger_call_group_7.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y99         FDRE (Prop_fdre_C_Q)         0.118    -0.536 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_instance/data_path.queryDebugger_call_group_7.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][54]/Q
                         net (fo=1, routed)           0.130    -0.406    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_instance/data_path.queryDebugger_call_group_7.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/Q[54]
    SLICE_X94Y100        LUT5 (Prop_lut5_I0_O)        0.028    -0.378 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_instance/data_path.queryDebugger_call_group_7.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/noBypass.read_data[68]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.378    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[109]_0[68]
    SLICE_X94Y100        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.756    -0.763    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X94Y100        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[68]/C
                         clock pessimism              0.250    -0.513    
    SLICE_X94Y100        FDRE (Hold_fdre_C_D)         0.087    -0.426    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[68]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_instance/data_path.queryDebugger_call_group_7.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.146ns (52.927%)  route 0.130ns (47.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.607    -0.654    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_instance/data_path.queryDebugger_call_group_7.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X94Y99         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_instance/data_path.queryDebugger_call_group_7.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y99         FDRE (Prop_fdre_C_Q)         0.118    -0.536 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_instance/data_path.queryDebugger_call_group_7.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][54]/Q
                         net (fo=1, routed)           0.130    -0.406    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_instance/data_path.queryDebugger_call_group_7.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/Q[54]
    SLICE_X94Y100        LUT5 (Prop_lut5_I0_O)        0.028    -0.378 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/ccu_daemon_instance/data_path.queryDebugger_call_group_7.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/noBypass.read_data[68]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.378    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[109]_0[68]
    SLICE_X94Y100        FDRE                                         f  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.756    -0.763    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X94Y100        FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[68]/C
                         clock pessimism              0.250    -0.513    
    SLICE_X94Y100        FDRE (Hold_fdre_C_D)         0.087    -0.426    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[68]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_v2_instance/data_from_dispatch_reg_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_222_227/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.577%)  route 0.098ns (49.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.584    -0.677    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_v2_instance/clk_out1
    SLICE_X92Y74         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_v2_instance/data_from_dispatch_reg_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y74         FDRE (Prop_fdre_C_Q)         0.100    -0.577 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_v2_instance/data_from_dispatch_reg_reg[70]/Q
                         net (fo=2, routed)           0.098    -0.479    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_222_227/DIB0
    SLICE_X90Y73         RAMD32                                       r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_222_227/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.803    -0.716    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_222_227/WCLK
    SLICE_X90Y73         RAMD32                                       r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_222_227/RAMB/CLK
                         clock pessimism              0.051    -0.665    
    SLICE_X90Y73         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.533    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_222_227/RAMB
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_v2_instance/data_from_dispatch_reg_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_222_227/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.577%)  route 0.098ns (49.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.584    -0.677    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_v2_instance/clk_out1
    SLICE_X92Y74         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_v2_instance/data_from_dispatch_reg_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y74         FDRE (Prop_fdre_C_Q)         0.100    -0.577 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_v2_instance/data_from_dispatch_reg_reg[70]/Q
                         net (fo=2, routed)           0.098    -0.479    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_222_227/DIB0
    SLICE_X90Y73         RAMD32                                       f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_222_227/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.803    -0.716    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_222_227/WCLK
    SLICE_X90Y73         RAMD32                                       r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_222_227/RAMB/CLK
                         clock pessimism              0.051    -0.665    
    SLICE_X90Y73         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.533    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_222_227/RAMB
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.W_ccu_response_buffered_12331_inst_block.W_ccu_response_buffered_12331_inst/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/access_iunit_registers_instance/data_path.InportGroup_0.teu_to_ccu_iunit_register_access_response_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.472%)  route 0.106ns (51.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.677ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.620    -0.641    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.W_ccu_response_buffered_12331_inst_block.W_ccu_response_buffered_12331_inst/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X39Y95         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.W_ccu_response_buffered_12331_inst_block.W_ccu_response_buffered_12331_inst/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.100    -0.541 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.W_ccu_response_buffered_12331_inst_block.W_ccu_response_buffered_12331_inst/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[26]/Q
                         net (fo=2, routed)           0.106    -0.435    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/access_iunit_registers_instance/data_path.InportGroup_0.teu_to_ccu_iunit_register_access_response_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_24_29/DIB0
    SLICE_X38Y97         RAMD32                                       r  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/access_iunit_registers_instance/data_path.InportGroup_0.teu_to_ccu_iunit_register_access_response_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.842    -0.677    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/access_iunit_registers_instance/data_path.InportGroup_0.teu_to_ccu_iunit_register_access_response_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_24_29/WCLK
    SLICE_X38Y97         RAMD32                                       r  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/access_iunit_registers_instance/data_path.InportGroup_0.teu_to_ccu_iunit_register_access_response_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_24_29/RAMB/CLK
                         clock pessimism              0.051    -0.626    
    SLICE_X38Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.494    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/access_iunit_registers_instance/data_path.InportGroup_0.teu_to_ccu_iunit_register_access_response_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.W_ccu_response_buffered_12331_inst_block.W_ccu_response_buffered_12331_inst/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/access_iunit_registers_instance/data_path.InportGroup_0.teu_to_ccu_iunit_register_access_response_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.472%)  route 0.106ns (51.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.677ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.620    -0.641    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.W_ccu_response_buffered_12331_inst_block.W_ccu_response_buffered_12331_inst/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X39Y95         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.W_ccu_response_buffered_12331_inst_block.W_ccu_response_buffered_12331_inst/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.100    -0.541 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.W_ccu_response_buffered_12331_inst_block.W_ccu_response_buffered_12331_inst/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[26]/Q
                         net (fo=2, routed)           0.106    -0.435    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/access_iunit_registers_instance/data_path.InportGroup_0.teu_to_ccu_iunit_register_access_response_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_24_29/DIB0
    SLICE_X38Y97         RAMD32                                       f  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/access_iunit_registers_instance/data_path.InportGroup_0.teu_to_ccu_iunit_register_access_response_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.842    -0.677    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/access_iunit_registers_instance/data_path.InportGroup_0.teu_to_ccu_iunit_register_access_response_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_24_29/WCLK
    SLICE_X38Y97         RAMD32                                       r  processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/access_iunit_registers_instance/data_path.InportGroup_0.teu_to_ccu_iunit_register_access_response_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_24_29/RAMB/CLK
                         clock pessimism              0.051    -0.626    
    SLICE_X38Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.494    processor_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/access_iunit_registers_instance/data_path.InportGroup_0.teu_to_ccu_iunit_register_access_response_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_v2_instance/data_from_dispatch_reg_reg[156]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_306_311/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.019%)  route 0.100ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.593    -0.668    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_v2_instance/clk_out1
    SLICE_X83Y80         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_v2_instance/data_from_dispatch_reg_reg[156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDRE (Prop_fdre_C_Q)         0.100    -0.568 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_v2_instance/data_from_dispatch_reg_reg[156]/Q
                         net (fo=2, routed)           0.100    -0.468    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_306_311/DIC0
    SLICE_X82Y80         RAMD32                                       r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_306_311/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.812    -0.707    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_306_311/WCLK
    SLICE_X82Y80         RAMD32                                       r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_306_311/RAMC/CLK
                         clock pessimism              0.050    -0.657    
    SLICE_X82Y80         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    -0.528    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_306_311/RAMC
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_v2_instance/data_from_dispatch_reg_reg[156]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_306_311/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.019%)  route 0.100ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.593    -0.668    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_v2_instance/clk_out1
    SLICE_X83Y80         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_v2_instance/data_from_dispatch_reg_reg[156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDRE (Prop_fdre_C_Q)         0.100    -0.568 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_in_mux_daemon_v2_instance/data_from_dispatch_reg_reg[156]/Q
                         net (fo=2, routed)           0.100    -0.468    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_306_311/DIC0
    SLICE_X82Y80         RAMD32                                       f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_306_311/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.812    -0.707    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_306_311/WCLK
    SLICE_X82Y80         RAMD32                                       r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_306_311/RAMC/CLK
                         clock pessimism              0.050    -0.657    
    SLICE_X82Y80         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    -0.528    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/sc_inst/stream_corrector_daemon_instance/data_path.InportGroup_0.noblock_stream_corrector_in_args_read_0/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_306_311/RAMC
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clocking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         12.500      10.405     RAMB36_X5Y13     processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fetch_inst/bpbV3_daemon_instance/data_path.operator_bpbV3_dual_port_mem_2922_block.call_bpbV3_dual_port_mem_expr_1837_inst/dpram/ifVivado.vivadobb/mem_array_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y5  clocking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X14Y32     data_path.ApConcat_group_9.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X14Y32     data_path.ApConcat_group_9.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408         5.000       3.591      BUFGCTRL_X0Y17   clocking/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clocking/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.957ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.673ns  (required time - arrival time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.352ns (13.486%)  route 2.258ns (86.514%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 10.925 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.255    -2.382    CLK
    SLICE_X98Y146        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDRE (Prop_fdre_C_Q)         0.259    -2.123 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.683    -1.440    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.347 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=34424, routed)       1.575     0.228    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/O208
    SLICE_X130Y99        FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.306    10.925    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X130Y99        FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[0]/C
                         clock pessimism             -0.743    10.182    
                         clock uncertainty           -0.069    10.113    
    SLICE_X130Y99        FDCE (Recov_fdce_C_CLR)     -0.212     9.901    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.901    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  9.673    

Slack (MET) :             9.673ns  (required time - arrival time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.352ns (13.486%)  route 2.258ns (86.514%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 10.925 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.255    -2.382    CLK
    SLICE_X98Y146        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDRE (Prop_fdre_C_Q)         0.259    -2.123 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.683    -1.440    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.347 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=34424, routed)       1.575     0.228    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/O208
    SLICE_X130Y99        FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.306    10.925    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X130Y99        FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[3]/C
                         clock pessimism             -0.743    10.182    
                         clock uncertainty           -0.069    10.113    
    SLICE_X130Y99        FDCE (Recov_fdce_C_CLR)     -0.212     9.901    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.901    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  9.673    

Slack (MET) :             9.673ns  (required time - arrival time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.352ns (13.486%)  route 2.258ns (86.514%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 10.925 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.255    -2.382    CLK
    SLICE_X98Y146        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDRE (Prop_fdre_C_Q)         0.259    -2.123 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.683    -1.440    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.347 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=34424, routed)       1.575     0.228    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/O208
    SLICE_X130Y99        FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.306    10.925    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X130Y99        FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[4]/C
                         clock pessimism             -0.743    10.182    
                         clock uncertainty           -0.069    10.113    
    SLICE_X130Y99        FDCE (Recov_fdce_C_CLR)     -0.212     9.901    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.901    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  9.673    

Slack (MET) :             9.675ns  (required time - arrival time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.352ns (13.497%)  route 2.256ns (86.503%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 10.925 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.255    -2.382    CLK
    SLICE_X98Y146        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDRE (Prop_fdre_C_Q)         0.259    -2.123 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.683    -1.440    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.347 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=34424, routed)       1.573     0.226    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/O208
    SLICE_X129Y98        FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.306    10.925    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X129Y98        FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[1]/C
                         clock pessimism             -0.743    10.182    
                         clock uncertainty           -0.069    10.113    
    SLICE_X129Y98        FDCE (Recov_fdce_C_CLR)     -0.212     9.901    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.901    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  9.675    

Slack (MET) :             9.675ns  (required time - arrival time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.352ns (13.497%)  route 2.256ns (86.503%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 10.925 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.255    -2.382    CLK
    SLICE_X98Y146        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDRE (Prop_fdre_C_Q)         0.259    -2.123 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.683    -1.440    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.347 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=34424, routed)       1.573     0.226    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/O208
    SLICE_X129Y98        FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.306    10.925    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X129Y98        FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[2]/C
                         clock pessimism             -0.743    10.182    
                         clock uncertainty           -0.069    10.113    
    SLICE_X129Y98        FDCE (Recov_fdce_C_CLR)     -0.212     9.901    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.901    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  9.675    

Slack (MET) :             9.675ns  (required time - arrival time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.352ns (13.497%)  route 2.256ns (86.503%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 10.925 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.255    -2.382    CLK
    SLICE_X98Y146        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDRE (Prop_fdre_C_Q)         0.259    -2.123 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.683    -1.440    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.347 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=34424, routed)       1.573     0.226    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/O208
    SLICE_X129Y98        FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.306    10.925    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X129Y98        FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[6]/C
                         clock pessimism             -0.743    10.182    
                         clock uncertainty           -0.069    10.113    
    SLICE_X129Y98        FDCE (Recov_fdce_C_CLR)     -0.212     9.901    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.901    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  9.675    

Slack (MET) :             9.675ns  (required time - arrival time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.352ns (13.497%)  route 2.256ns (86.503%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 10.925 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.255    -2.382    CLK
    SLICE_X98Y146        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDRE (Prop_fdre_C_Q)         0.259    -2.123 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.683    -1.440    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.347 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=34424, routed)       1.573     0.226    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/O208
    SLICE_X129Y98        FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.306    10.925    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X129Y98        FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[8]/C
                         clock pessimism             -0.743    10.182    
                         clock uncertainty           -0.069    10.113    
    SLICE_X129Y98        FDCE (Recov_fdce_C_CLR)     -0.212     9.901    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.901    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  9.675    

Slack (MET) :             9.675ns  (required time - arrival time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.352ns (13.502%)  route 2.255ns (86.498%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 10.924 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.255    -2.382    CLK
    SLICE_X98Y146        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDRE (Prop_fdre_C_Q)         0.259    -2.123 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.683    -1.440    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.347 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=34424, routed)       1.572     0.225    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/O208
    SLICE_X127Y98        FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.305    10.924    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X127Y98        FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[9]/C
                         clock pessimism             -0.743    10.181    
                         clock uncertainty           -0.069    10.112    
    SLICE_X127Y98        FDCE (Recov_fdce_C_CLR)     -0.212     9.900    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.900    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  9.675    

Slack (MET) :             9.681ns  (required time - arrival time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.352ns (13.524%)  route 2.251ns (86.476%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 10.925 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.255    -2.382    CLK
    SLICE_X98Y146        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDRE (Prop_fdre_C_Q)         0.259    -2.123 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.683    -1.440    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.347 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=34424, routed)       1.567     0.221    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/O208
    SLICE_X128Y99        FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.306    10.925    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X128Y99        FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[5]/C
                         clock pessimism             -0.743    10.182    
                         clock uncertainty           -0.069    10.113    
    SLICE_X128Y99        FDCE (Recov_fdce_C_CLR)     -0.212     9.901    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.901    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  9.681    

Slack (MET) :             9.681ns  (required time - arrival time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.352ns (13.524%)  route 2.251ns (86.476%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 10.925 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.255    -2.382    CLK
    SLICE_X98Y146        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDRE (Prop_fdre_C_Q)         0.259    -2.123 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.683    -1.440    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.347 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=34424, routed)       1.567     0.221    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/O208
    SLICE_X128Y99        FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       1.306    10.925    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X128Y99        FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[7]/C
                         clock pessimism             -0.743    10.182    
                         clock uncertainty           -0.069    10.113    
    SLICE_X128Y99        FDCE (Recov_fdce_C_CLR)     -0.212     9.901    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.901    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  9.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.144ns (12.321%)  route 1.025ns (87.679%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.559    -0.702    CLK
    SLICE_X98Y146        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDRE (Prop_fdre_C_Q)         0.118    -0.584 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.350    -0.234    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.208 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=34424, routed)       0.674     0.467    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/O208
    SLICE_X128Y99        FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.848    -0.671    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X128Y99        FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[5]/C
                         clock pessimism              0.250    -0.421    
    SLICE_X128Y99        FDCE (Remov_fdce_C_CLR)     -0.069    -0.490    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.144ns (12.321%)  route 1.025ns (87.679%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.559    -0.702    CLK
    SLICE_X98Y146        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDRE (Prop_fdre_C_Q)         0.118    -0.584 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.350    -0.234    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.208 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=34424, routed)       0.674     0.467    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/O208
    SLICE_X128Y99        FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.848    -0.671    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X128Y99        FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[7]/C
                         clock pessimism              0.250    -0.421    
    SLICE_X128Y99        FDCE (Remov_fdce_C_CLR)     -0.069    -0.490    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.144ns (12.276%)  route 1.029ns (87.724%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.559    -0.702    CLK
    SLICE_X98Y146        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDRE (Prop_fdre_C_Q)         0.118    -0.584 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.350    -0.234    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.208 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=34424, routed)       0.679     0.471    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/O208
    SLICE_X127Y98        FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.847    -0.672    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X127Y98        FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[9]/C
                         clock pessimism              0.250    -0.422    
    SLICE_X127Y98        FDCE (Remov_fdce_C_CLR)     -0.069    -0.491    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.144ns (12.265%)  route 1.030ns (87.735%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.559    -0.702    CLK
    SLICE_X98Y146        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDRE (Prop_fdre_C_Q)         0.118    -0.584 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.350    -0.234    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.208 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=34424, routed)       0.680     0.472    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/O208
    SLICE_X129Y98        FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.848    -0.671    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X129Y98        FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[1]/C
                         clock pessimism              0.250    -0.421    
    SLICE_X129Y98        FDCE (Remov_fdce_C_CLR)     -0.069    -0.490    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.144ns (12.265%)  route 1.030ns (87.735%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.559    -0.702    CLK
    SLICE_X98Y146        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDRE (Prop_fdre_C_Q)         0.118    -0.584 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.350    -0.234    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.208 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=34424, routed)       0.680     0.472    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/O208
    SLICE_X129Y98        FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.848    -0.671    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X129Y98        FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[2]/C
                         clock pessimism              0.250    -0.421    
    SLICE_X129Y98        FDCE (Remov_fdce_C_CLR)     -0.069    -0.490    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.144ns (12.265%)  route 1.030ns (87.735%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.559    -0.702    CLK
    SLICE_X98Y146        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDRE (Prop_fdre_C_Q)         0.118    -0.584 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.350    -0.234    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.208 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=34424, routed)       0.680     0.472    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/O208
    SLICE_X129Y98        FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.848    -0.671    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X129Y98        FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[6]/C
                         clock pessimism              0.250    -0.421    
    SLICE_X129Y98        FDCE (Remov_fdce_C_CLR)     -0.069    -0.490    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.144ns (12.265%)  route 1.030ns (87.735%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.559    -0.702    CLK
    SLICE_X98Y146        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDRE (Prop_fdre_C_Q)         0.118    -0.584 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.350    -0.234    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.208 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=34424, routed)       0.680     0.472    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/O208
    SLICE_X129Y98        FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.848    -0.671    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X129Y98        FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[8]/C
                         clock pessimism              0.250    -0.421    
    SLICE_X129Y98        FDCE (Remov_fdce_C_CLR)     -0.069    -0.490    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.144ns (12.244%)  route 1.032ns (87.756%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.559    -0.702    CLK
    SLICE_X98Y146        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDRE (Prop_fdre_C_Q)         0.118    -0.584 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.350    -0.234    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.208 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=34424, routed)       0.682     0.474    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/O208
    SLICE_X130Y99        FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.848    -0.671    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X130Y99        FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[0]/C
                         clock pessimism              0.250    -0.421    
    SLICE_X130Y99        FDCE (Remov_fdce_C_CLR)     -0.069    -0.490    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.144ns (12.244%)  route 1.032ns (87.756%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.559    -0.702    CLK
    SLICE_X98Y146        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDRE (Prop_fdre_C_Q)         0.118    -0.584 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.350    -0.234    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.208 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=34424, routed)       0.682     0.474    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/O208
    SLICE_X130Y99        FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.848    -0.671    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X130Y99        FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[3]/C
                         clock pessimism              0.250    -0.421    
    SLICE_X130Y99        FDCE (Remov_fdce_C_CLR)     -0.069    -0.490    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 reset_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.144ns (12.244%)  route 1.032ns (87.756%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.559    -0.702    CLK
    SLICE_X98Y146        FDRE                                         r  reset_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y146        FDRE (Prop_fdre_C_Q)         0.118    -0.584 f  reset_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.350    -0.234    Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.208 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=34424, routed)       0.682     0.474    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/O208
    SLICE_X130Y99        FDCE                                         f  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45320, routed)       0.848    -0.671    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/clk_out1
    SLICE_X130Y99        FDCE                                         r  processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[4]/C
                         clock pessimism              0.250    -0.421    
    SLICE_X130Y99        FDCE (Remov_fdce_C_CLR)     -0.069    -0.490    processor_inst/peripherals_inst/i2c_inst/i2cm_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.964    





