****

# ğŸš Arty-S7-Rover (base architecture)

### Disclaimer

> ==**Build a project** with the Arty S7==, [7 Ways to Leave Your Spartan-6 FPGA](https://community.element14.com/technologies/fpga-group/w/documents/27537/7-ways-to-leave-your-spartan-6-fpga) [<img src="https://community.element14.com/e14/cfs/e14core/images/logos/e14_Profile_206px.png" alt="element14 Community" style="height:2em;" />](https://community.element14.com/) challenge.

The Arty-S7-Rover is a small functional autonomous vehicle based on the [Digilent Arty S7-50 board](https://digilent.com/reference/programmable-logic/arty-s7/start). The project was done for the [7 Ways to Leave Your Spartan-6 FPGA](https://community.element14.com/technologies/fpga-group/w/documents/27537/7-ways-to-leave-your-spartan-6-fpga) [<img src="https://community.element14.com/e14/cfs/e14core/images/logos/e14_Profile_206px.png" alt="element14 Community" style="height:2em;" />](https://community.element14.com/) challenge.

All the files are open-source, MIT license and can be downloaded from [<img src="https://github.githubassets.com/images/modules/logos_page/GitHub-Logo.png" alt="GitHub Logo" style="height:1em;" />-<img src="https://avatars.githubusercontent.com/u/34524370?v=4" alt="img" style="height:1em;" />dramoz/arty-s7](https://github.com/dramoz/arty-s7)

### Base Architecture

This second blog[^firstblog] of four goes through the initial requirements (e.g. tools, build process) and the basic HDL for the ğŸš Arty-S7-Rover project.

[^firstblog]: The first blog was [Xilinx Spartan-7 vs Spartan-6](https://community.element14.com/technologies/fpga-group/b/blog/posts/xilinx-spartan-7-vs-spartan-6).

The base architecture implements the RISC-V core, the required memory banks and IO registers, a UART IP for serial port communications, a PWM  block, and a simple firmware to test the setup by controlling the LEDs with user input from the buttons and dipswitch. All the RTL was implemented in SystemVerilog. Note that this project does not use Vivado IP Integrator, and all the HDL is FPGA vendor independent[^ramgen].

[^ramgen]: The VexRiscv RAM was generated with the aid of Vivado Language Templates, but the end result is a common RTL implementation.

## Repository

The [<img src="https://github.githubassets.com/images/modules/logos_page/GitHub-Logo.png" alt="GitHub Logo" style="height:1em;" />-<img src="https://avatars.githubusercontent.com/u/34524370?v=4" alt="img" style="height:1em;" />dramoz/arty-s7](https://github.com/dramoz/arty-s7) contains all the code (RTL, C++, STL) and documentation files for this project. It also has other Arty-S7 examples not described in these blogs, but feel free to explore or ask any questions.

### Getting the files

```bash
# Clone repository
mkdir -p ~/dev; cd ~/dev
git clone https://github.com/dramoz/arty-s7.git
#git clone git@github.com:dramoz/arty-s7.git (if SSH access enabled)

# Get submodule(s)
cd arty-s7
git submodule update --init --recursive

# RTL files
cd projects/arty_s7_atrover

# Firmware files
cd projects/arty_s7_atrover/vexriscv_generator/VexRiscvBase/
```

### Directory structure

---

<pre><font color="#3465A4"><b>https://github.com/dramoz/arty-s7</b></font>
â”œâ”€â”€ <font color="#3465A4"><b>3Dmodels</b></font>
â”œâ”€â”€ <font color="#4E9A06"><b>arty-s7.code-workspace</b></font>
â”œâ”€â”€ <font color="#3465A4"><b>assets</b></font>
â”œâ”€â”€ <font color="#3465A4"><b>board</b></font>
â”œâ”€â”€ <font color="#3465A4"><b>docs</b></font>
â”œâ”€â”€ <font color="#4E9A06"><b>LICENSE</b></font>
â”œâ”€â”€ <font color="#3465A4"><b>projects</b></font>
<span style="background-color: #FFFF00">â”‚Â Â  â”œâ”€â”€ <font color="#3465A4"><b>arty_s7_atrover</b></font></span>
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ <font color="#3465A4"><b>assets</b></font>
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ <font color="#3465A4"><b>constrs</b></font>
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ <font color="#3465A4"><b>docs</b></font>
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ <font color="#4E9A06"><b>README.md</b></font>
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ <font color="#3465A4"><b>rtl</b></font>
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ <font color="#4E9A06"><b>spartan7_blog_experiments.md</b></font>
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ <font color="#4E9A06"><b>spartan7_blog_project.md</b></font>
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ <font color="#4E9A06"><b>spartan7_blog_sensor_actuator.md</b></font>
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ <font color="#4E9A06"><b>spartan7_blog_summary.md</b></font>
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ <font color="#3465A4"><b>src</b></font>
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ <font color="#3465A4"><b>tb</b></font>
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ <font color="#3465A4"><b>tcl</b></font>
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ <font color="#4E9A06"><b>typescript</b></font>
â”‚Â Â  â”‚Â Â  â””â”€â”€ <span style="background-color: #FFFF00"><font color="#3465A4"><b>vexriscv_generator</b></font></span>
â”‚Â Â  â””â”€â”€ <font color="#3465A4"><b>arty_s7_test</b></font>
â””â”€â”€ <font color="#4E9A06"><b>README.md</b></font>
</pre>
<p align = "center">
ğŸ—<i>Arty-S7 repository structure</i>
</p>

---

âœ The `vexriscv_generator` submodule has the required setup to build up the FW and generate the custom VexRiscv for this project. The VexRiscv architecture used in this project is the `VexRiscvBase`. The `VexRiscv` is a submodule pointing the the VexRiscv GitHub project.

---

<pre><font color="#3465A4"><b>arty-s7/projects/arty_s7_atrover/vexriscv_generator</b></font>
â”œâ”€â”€ <font color="#3465A4"><b>cpu_template</b></font>
â”œâ”€â”€ <font color="#4E9A06"><b>gen_vexriscv.sh</b></font>
â”œâ”€â”€ <font color="#4E9A06"><b>jtag.py</b></font>
â”œâ”€â”€ <font color="#4E9A06"><b>LICENSE</b></font>
â”œâ”€â”€ <font color="#3465A4"><b>minVexRiscv</b></font>
â”œâ”€â”€ <font color="#3465A4"><b>minVexRiscvJtag</b></font>
â”œâ”€â”€ <font color="#4E9A06"><b>minVexRiscv.ld</b></font>
â”œâ”€â”€ <font color="#4E9A06"><b>README.md</b></font>
â”œâ”€â”€ <font color="#3465A4"><b>scripts</b></font>
â”œâ”€â”€ <font color="#3465A4"><b>spinalhdl_example</b></font>
â”œâ”€â”€ <span style="background-color: #FFFF00"><font color="#3465A4"><b>VexRiscv</b></font></span>
<span style="background-color: #FFFF00">â”œâ”€â”€ <font color="#3465A4"><b>VexRiscvBase</b></font></span>
â”‚Â Â  â”œâ”€â”€ <font color="#3465A4"><b>build</b></font>
â”‚Â Â  â”œâ”€â”€ <font color="#4E9A06"><b>build_fw.sh</b></font>
â”‚Â Â  â”œâ”€â”€ <font color="#4E9A06"><b>commands.sh</b></font>
â”‚Â Â  â”œâ”€â”€ <font color="#4E9A06"><b>cpu_layout.yaml</b></font>
â”‚Â Â  â”œâ”€â”€ <font color="#4E9A06"><b>gcc_riscv_args.md</b></font>
â”‚Â Â  â”œâ”€â”€ <font color="#4E9A06"><b>linker_sections.ld</b></font>
â”‚Â Â  â”œâ”€â”€ <font color="#4E9A06"><b>Makefile</b></font>
â”‚Â Â  â”œâ”€â”€ <font color="#3465A4"><b>rtl</b></font>
â”‚Â Â  â”œâ”€â”€ <font color="#3465A4"><b>spinalhdl</b></font>
â”‚Â Â  â”œâ”€â”€ <font color="#3465A4"><b>src</b></font>
â”‚Â Â  â”œâ”€â”€ <font color="#4E9A06"><b>typescript</b></font>
â”‚Â Â  â””â”€â”€ <font color="#4E9A06"><b>vexriscv_init.cfg</b></font>
â””â”€â”€ <font color="#3465A4"><b>VexRiscvJtagAxi4</b></font>
</pre>
<p align = "center">
ğŸ—<i>Arty-S7-Rover VexRiscv (FW) repository structure</i>
</p>
---

## Description

The Arty-S7-Rover is a semi-autonomous vehicle that uses a [Xilinx Spartan-7/50 FPGA](https://www.xilinx.com/products/silicon-devices/fpga/spartan-7.html) as its main processor. Inside the FPGA a [RISC-V](https://en.wikipedia.org/wiki/RISC-V) microprocessor was instantiated plus other RTL blocks to control the vehicle. Without too many details, the Arty-S7-Rover is built from three main blocks:

- Hardware
  - Arty S7-50 development board
    - RISC-V 32bits processor core + instruction/data memory
    - IPs for IO control
  - 3D printed chassis
    - The required STL files are under the `arty-s7/3Dmodels/` and not under the project subfolder.
  - Sensors & Actuators
    - 2xDC motors
    - Ultrasound range finder
    - 10 DOF sensor
- HDL
  - Verilog/SystemVerilog RTL
  - VexRiscv/SpinalHDL RISC-V microprocessor
- Firmware
  - RISC-V C/C++ code

The RISC-V microprocessor was selected as a challenge. Commonly, projects that required an embedded processor for a Xilinx Spartan device may use the Xilinx [MicroBlaze Soft Processor Core](https://www.xilinx.com/products/design-tools/microblaze.html), so I was curious about using a different softcore and testing the design flow with this project.

<p align = "center">
  <img src="assets/arty-s7-rover-4.jpg" alt="Arty S7 Rover" style="height:50em;" title="Arty S7 Rover" />
</p>
<p align = "center">
<i>Arty S7 Rover</i>
</p>

## Tools (+Setup)

All the development of the project was done in a [<img src="https://cdn.icon-icons.com/icons2/2699/PNG/512/virtualbox_logo_icon_169253.png" alt="VirtualBox" style="height:1em" />VirtualBox](https://www.virtualbox.org/) VM running [<img src="https://assets.ubuntu.com/v1/29985a98-ubuntu-logo32.png" alt="The Circle of Friends" style="height:1em;" /> Ubuntu 20.04.4 LTS (Focal Fossa)](https://releases.ubuntu.com/20.04.4/),  on a <img src="https://raw.githubusercontent.com/FortAwesome/Font-Awesome/6.x/svgs/solid/computer.svg" alt="desktop" style="height:1em;" /> host computer with <img src="https://upload.wikimedia.org/wikipedia/commons/5/5f/Windows_logo_-_2012.svg" alt="WSL2" style="height:1em" /> Windows11/Pro.

> ğŸ“ It should be possible to run the tools natively on a Ubuntu20.04 installation or on WSL2. A Linux distribution is required for RISC-V

### Xilinx - Vivado

Download and install [<img src="https://www.xilinx.com/etc.clientlibs/site/clientlibs/xilinx/site-all/resources/imgs/products/xilinx-logo-product.png" alt="img" style="height:1em;" />Vivado ML Edition 2022.1](https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/2022-1.html). The free edition is Spartan-7 friendly and does not require any license.

> ğŸ‘‰ The drivers to program the Arty-S7 can be installed directly on the VM and use USB passthrough as shown in the picture below. However, in my particular setup, I installed Xilinx Lab Server on the host machine and connected the Vivado running from the VM.

<p align = "center">
  <img src="assets/vm-usb.png" alt="Ubuntu-VM USB passthrough" style="zoom:100%;" title="Ubuntu-VM USB passthrough" />
</p>
<p align = "center">
<i>Ubuntu-VM USB passthrough</i>
</p>
<p align = "center">
  <img src="assets/vivado_remote_tgt1.png" alt="Vivado Remote Target" style="zoom:100%;" title="Vivado Remote Target" />
</p>
<p align = "center">
<i>Vivado Remote Target</i>
</p>

### SpinalHDL / VexRiscv

The [<img src="https://riscv.org/wp-content/uploads/2020/06/riscv-color.svg" alt="RISC-V International" style="height:1em;" />](https://riscv.org/) used in this project ([VexRiscv](https://github.com/SpinalHDL/VexRiscv)) was generated using [SpinalHDL](https://spinalhdl.github.io/SpinalDoc-RTD/master/index.html), a [Scala](https://www.scala-lang.org/)-based HDL library. 

> ğŸ‘‰ Learning Scala or SpinalHDL is not required to build this project or to build a RISC-V. The Verilog files are included in the repository. Furthermore,  the VexRiscv GitHub project comes with plenty of examples that should cover most needs and can be generated with a few steps. Creating a VexRiscv is as simple as installing the tool and running the required script/model.
>
> ğŸ“ The generated output is a single Verilog (.v) file with all required modules inside.

```bash
# Install Scala
mkdir -p ~/tools; cd ~/tools
curl -fL https://github.com/coursier/launchers/raw/master/cs-x86_64-pc-linux.gz | gzip -d > cs && chmod +x cs && ./cs setup

# Generate a VexRiscv
cd ~/repos
git clone git@github.com:SpinalHDL/VexRiscv.git
cd ~/repos/VexRiscv/
sbt "runMain vexriscv.demo.GenFull"
```

> âœ The VexRiscv used in this project is already generated and saved in the repository in the RTL directory.

The [<img src="https://github.githubassets.com/images/modules/logos_page/GitHub-Mark.png" alt="GitHub Logomark" style="height:1em;" />dramoz/arty-s7](https://github.com/dramoz/arty-s7) repository submodules the [<img src="https://github.githubassets.com/images/modules/logos_page/GitHub-Mark.png" alt="GitHub Logomark" style="height:1em;" />dramoz/vexriscv_generator](https://github.com/dramoz/vexriscv_generator) repository, where the required files to generate the core processor and the firmware can be found.

### RISC-V Toolchain (C/C++)

To compile the FW, download and install the prebuilt [<img src="https://community.cadence.com/cfs-file/__key/communityserver-blogs-components-weblogfiles/00-00-00-01-06/sifive_2D00_logo_2D00_v1.png" alt="img" style="height:1em;" />](https://www.sifive.com/) [toolchain](https://www.sifive.com/software):

```bash
# Download toolchain
mkdir -p ~/tools; cd ~/tools
wget https://static.dev.sifive.com/dev-tools/freedom-tools/v2020.12/riscv64-unknown-elf-toolchain-10.2.0-2020.12.8-x86_64-linux-ubuntu14.tar.gz

# Extract and move to the installation directory
tar -xzvf riscv64-unknown-elf-toolchain-10.2.0-2020.12.8-x86_64-linux-ubuntu14.tar.gz
sudo mv riscv64-unknown-elf-toolchain-10.2.0-2020.12.8-x86_64-linux-ubuntu14 /opt/riscv64-unknown-elf-toolchain

# Update bash to add toolchain path
echo 'export PATH=/opt/riscv64-unknown-elf-toolchain/bin:$PATH' >> ~/.bashrc
source ~/.bashrc

# Test
riscv64-unknown-elf-gcc --version
> riscv64-unknown-elf-gcc (SiFive GCC-Metal 10.2.0-2020.12.8) 10.2.0
> Copyright (C) 2020 Free Software Foundation, Inc.
> This is free software; see the source for copying conditions.  There is NO
> warranty; not even for MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
```

#### Generating Verilog memory HEX file

To generate a compatible Verilog HEX file with the RISC-V firmware, it is necessary to convert it with [<img src="https://community.cadence.com/cfs-file/__key/communityserver-blogs-components-weblogfiles/00-00-00-01-06/sifive_2D00_logo_2D00_v1.png" alt="img" style="height:1em;" /> elf2hex](https://github.com/sifive/elf2hex) application.

```bash
# Clone repository elf2hex
mkdir -p ~/repos; cd ~/repos
git clone git://github.com/sifive/elf2hex.git

# Install elf2hex
cd elf2hex
autoreconf -i
./configure --target=riscv64-unknown-elf
make -j $(nproc)
sudo make install
```

### Verification Tools

[<img src="https://www.veripool.org/img/verilator_256_200_min.png" alt="Logo" style="height:3em;" />](https://veripool.org/guide/latest/index.html) [<img src="https://raw.githubusercontent.com/cocotb/cocotb-web/master/assets/img/cocotb-logo.svg" alt="CoCoTB" style="height:2em;" />](https://docs.cocotb.org/en/stable/) <img src="https://upload.wikimedia.org/wikipedia/commons/6/68/Gtkwave_256x256x32.png" alt="File:Gtkwave 256x256x32.png" style="height:2em;" />

All the verification for this project was done using Open Source projects:

- [**Verilator**](https://github.com/verilator/verilator) is the fastest Verilog/SystemVerilog simulator.
- [**cocotb**](https://github.com/cocotb/cocotb) is a *COroutine* based *COsimulation* *TestBench* environment for verifying VHDL and SystemVerilog [RTL](https://docs.cocotb.org/en/stable/glossary.html#term-RTL) using [Python](https://www.python.org/).
- [GTKwave](http://gtkwave.sourceforge.net/) is a fully featured [GTK+](http://www.gtk.org/) based wave viewer for Unix, Win32, and Mac OSX which reads LXT, LXT2, VZT, FST, and GHW files as well as standard Verilog VCD/EVCD files and allows their viewing.

### Other tools

Other tools used in this project

- [<img src="https://code.visualstudio.com/assets/images/code-stable.png" alt="VS Code icon" style="height:1em;" /> Visual Studio Code](https://code.visualstudio.com/) SystemVerilog and C/C++ editor
  - [<img src="https://teros-technology.gallerycdn.vsassets.io/extensions/teros-technology/teroshdl/2.0.7/1651778078435/Microsoft.VisualStudio.Services.Icons.Default" alt="img" style="height:1em;" /> TerosHDL](https://marketplace.visualstudio.com/items?itemName=teros-technology.teroshdl) plugin (for documentation generation)
-  [<img src="https://cdn.icon-icons.com/icons2/2699/PNG/512/virtualbox_logo_icon_169253.png" alt="VirtualBox" style="height:1em" /> VirtualBox](https://www.virtualbox.org/) for Ubuntu20 on Windows11Pro
-  [<img src="https://www.gnu.org/graphics/heckert_gnu.transp.small.png" alt=" [A GNU head] " style="height:1em;" /> GNU Make](https://www.gnu.org/software/make/) for firmware/code elaboration and HW simulation.
-  <img src="https://static-cdn.osdn.net/thumb/g/4/899/36x36_0.png" alt="TeraTerm" style="height:1em;" /> [TeraTerm](https://ttssh2.osdn.jp/index.html.en) or any other serial terminal.

## The project

### Top Level

The top-level block connects to:

- Inputs
  - DIP switches (4)
  - Buttons (4)
  - UART Rx
  - Distance Sensor Echo Pulse
- Outputs
  - LEDs (2)
  - RGB LEDs (2) - each one requires three inputs (red, green, blue)
  - DC Motors PWM output (4)
  - UART Tx
  - Distance Sensor Trigger

<p align = "center">
  <img src="docs/doc_internal/arty_s7_atrover.svg" alt="Arty-S7-Rover top IO diagram" style="height:20em;" title="Arty-S7-Rover top IO diagram" />
</p>
<p align = "center">
<i>Arty-S7-Rover top IO diagram</i>
</p>





<p align = "center">
  <img src="docs/doc_internal/dependency_graph.svg" alt="Arty-S7-Rover dependency diagram" style="height:10em;" title="Arty-S7-Rover dependency diagram" />
</p>
<p align = "center">
<i>Arty-S7-Rover top dependency diagram</i>
</p>



### VexRiscv

The VexRiscv is a plugin-based HDL RISC-V core. For this project, a simple architecture was selected:

- RV32IM
  - 32-bit architecture
  - Integer ALU plus multiplication and division
  - 5-stage in-order pipeline
- Simple instruction/data memory access (e.g. no cached)

> ğŸ‘‰The custom Scala code is just to split the generated Verilog RTL in a wrapper and an implemented design, as I prefer to have a top wrapper to hide the one-file has it all VexRiscv style.

<p align = "center">
  <img src="docs/doc_internal/VexRiscvBase.svg" alt="Arty-S7 VexRiscv core IO diagram" style="height:20em;" title="Arty-S7 VexRiscv core IO diagram" />
</p>
<p align = "center">
<i>Arty-S7 VexRiscv core IO diagram</i>
</p>

### Core RAM

<p align = "center">
  <img src="docs/doc_internal/vexriscv_ram.svg" alt="Arty-S7 VexRiscv RAM IO diagram" style="height:20em;" title="Arty-S7 VexRiscv RAM IO diagram" />
</p>
<p align = "center">
<i>Arty-S7 VexRiscv RAM IO diagram</i>
</p>

As the generated processor core does not have any memory instantiation, the instruction/data memory is created as a true dual-port RAM using Vivado Language Templates. The RAM is implemented with the following parameters, as required by the VexRiscv architecture:

- True dual port, Write first w/ Byte-write
- 8192 Bytes
  - 4096 instruction memory
  - 4096 data memory
- Low latency (e.g. not registered outputs): VexRiscv requires that memory access has only one clock latency.

Selecting the template:

- ` Project Manager Ëƒ Language Templates  `
  -  `Verilog Ëƒ Synthesis Constructs Ëƒ Coding Examples Ëƒ RAM Ëƒ BlockRAM Ëƒ True Dual Port`
    - `True Dual Port Ëƒ 1 Clock  Ëƒ Write First Mode w/ Byte-write` 

<p align = "center">
  <img src="assets/vivado-language-templates.png" alt="vivado-language-templates" style="zoom:100%;" title="Vivado Language Templates" />
</p>
<p align = "center">
<i>Vivado Language Templates</i>
</p>

> âš  Instruction and data memory share the same memory block, where instruction access is read-only while data access is read/write (which would be useful if JTAG debug is implemented)

### IO Peripherals

IO peripherals are handled by an `IO Registers bank`.

| #    | Register        | Remarks                                                      | Bits                                                         |
| ---- | --------------- | ------------------------------------------------------------ | ------------------------------------------------------------ |
| 0    | DEBUG_REG       | General purpose register for debugging (not connected to any IO port) | [31:0]                                                       |
| 1    | UART0_TX_REG    | UART0 transmission register                                  | [31]: Set to one to initiate the transmission, clear to zero when by HW indicating UART ready for next byte<br />[7:0]: Byte to be transmitted |
| 2    | UART0_RX_REG    | UART0 reception register                                     | [31]: Poll bit indicating new byte available, clear to zero by HW after a read<br />[7:0]: Byte to be transmitted |
| 3    | LEDS_REG        | LEDs                                                         | [3:0] â†¦LD[5:2]                                               |
| 4    | RGB0_REG        | RGB0 LEDs                                                    | [2:0] â†¦ blue, green, red                                     |
| 5    | RGB0_DCYCLE_REG | RGB PWM duty cycle [0, 20000]                                | RGBs are handled by a 20KHz PWM                              |
| 6    | RGB1_REG        | RGB0 LEDs                                                    | [2:0] â†¦ blue, green, red                                     |
| 7    | RGB1_DCYCLE_REG | RGB PWM duty cycle [0, 20000]                                | RGBs are handled by a 20KHz PWM                              |
| 8    | BUTTONS_REG     | Push buttons                                                 | [3:0]  â†¦ BTN[3:0]                                            |
| 9    | SWITCHES_REG    | DIP switch                                                   | [3:0]  â†¦ SW[3:0]                                             |
| 10   | M0_BWD_PWM_REG  | Motor 0 (left) backward PWM duty cycle                       | PWM frequency is set to 500 Hz                               |
| 11   | M0_FWD_PWM_REG  | Motor 0 (left) forward PWM duty cycle                        | PWM frequency is set to 500 Hz                               |
| 12   | M1_BWD_PWM_REG  | Motor 1 (right) backward PWM duty cycle                      | PWM frequency is set to 500 Hz                               |
| 13   | M1_FWD_PWM_REG  | Motor 1 (right) forward PWM duty cycle                       | PWM frequency is set to 500 Hz                               |
| 14   | DISTANCE_REG    | Ultrasound latest read. The RTL does a read every 1ms.       | [31]: Set to one on a new read, clear by HW on FW read operation<br />[30:0] Latest read value |

From the FW, the IO registers are accessed with:

```c++
// ----------------------------------------------------
// Registers declarations are handled in the file include/memory_map.h
// ----------------------------------------------------
// Example register declaration
uint32_t constexpr GPIO_BASE_ADDR = 0x80000000u;
uint32_t* const DEBUG_REG         = (uint32_t*)(0 * 0x04 + GPIO_BASE_ADDR);

// Macros declaration
#define READ_IO(REG_ID) (*REG_ID)
#define WRITE_IO(REG_ID, VL) (*REG_ID) = VL

// RD/WR access
WRITE_IO(DEBUG_REG, u32_var);
uint32_t var = READ_IO(DEBUG_REG);
```

> ğŸ“ IO peripherals can be added/removed as required, that's the beauty of FPGAs and soft processors.

### Other blocks

#### PWM

The [Pulse Width Modulation (PWM)](https://en.wikipedia.org/wiki/Pulse-width_modulation) block is a fixed/hard frequency variable duty-cycle RTL block.

<p align = "center">
  <img src="docs/doc_internal/pwm.svg" alt="PWM IO diagram" style="height:10em;" title="PWM IO diagram" />
</p>
<p align = "center">
<i>PWM IO diagram</i>
</p>

#### UART

The Universal Asynchronous Receiver-Transmitter (UART) is a simple/lite RTL block with a fixed/hard baud rate.

<p align = "center">
  <img src="docs/doc_internal/uart_lite.svg" alt="UART IO diagram" style="height:15em;" title="UART IO diagram" />
</p>
<p align = "center">
<i>UART IO diagram</i>
</p>

#### Button debouncer

To avoid [metastability](https://alchitry.com/metastability-and-debouncing-verilog) on a button press an RTL block is connected between each FPGA button input and the RISC-V core. The debouncer block is a parametrizable block that generates a pulse (tick) after *N* ms of stable input, and also can detect user long button press. For the RISC-V reset, the debouncer is set to one second, so a long press is required to reset the processor. This is done to filter unwanted button presses.

<p align = "center">
  <img src="docs/doc_internal/btn_debouncer.svg" alt="Button Debouncer IO diagram" style="height:15em;" title="Button Debouncer IO diagram" />
</p>
<p align = "center">
<i>Button Debouncer IO diagram</i>
</p>

## Simulation

The simulation of the project is handled by make.

Speeding up the simulation

- Firmware: 
- RTL:

> ğŸ‘‰[<img src="https://upload.wikimedia.org/wikipedia/commons/6/68/Gtkwave_256x256x32.png" alt="File:Gtkwave 256x256x32.png" style="height:2em;" />](assets/waves/arty_s7_base.fst)

## Implementation

### Resource utilization

The full implementation of the base architecture used:

| Block           | LUTs (32600) | Registers (65200) | Block RAM (75) | DSPs (120) |
| --------------- | ------------ | ----------------- | -------------- | ---------- |
| arty_s7_atrover | 1824 (5.60%) | 1749 (2.68%)      | 9 (12.00%)     | 4 (3.33%)  |
| VexRiscv-RAM    | -            | -                 | 8 (10.67%)     | -          |
| VexRiscv        | 1720 (5.28%) | 1056 (1.62%)      | 1 (1.33%)      | 4 (3.33%)  |

A full utilization report can be found in [Base Architecture Utilization Report](assets/base_arch_utilization.txt)

<p align = "center">
  <img src="assets/base_arch_impl_tbl.png" style="zoom:100%;" title="Implementation Table" />
  <img src="assets/base_arch_impl_tbl_p.png" style="zoom:100%;" title="Implementation Table" />
  <img src="assets/base_arch_impl_rpt.png" alt="base architecture implementation report" style="zoom:100%;" title="Vivado Language Templates" />
    <img src="assets/base_arch_impl_floorplan.png" style="zoom:50%;" title="Floorplan" />
</p>
<p align = "center">
<i>Base Architecture Implementation Reports & Floorplan (Vivado)</i>
</p>
