$date
	Thu Apr 30 16:18:36 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module TestBench $end
$var wire 1 ! OutputMux $end
$upscope $end
$scope module TestBench $end
$var reg 2 " inputDecoder [1:0] $end
$upscope $end
$scope module TestBench $end
$var reg 3 # SelectionMux [2:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
0!
$end
#20
b1 "
#40
b10 "
#60
b11 "
#80
1!
b1 #
b0 "
#100
b1 "
#120
0!
b10 "
#140
b11 "
#160
1!
b10 #
b0 "
#180
0!
b1 "
#200
1!
b10 "
#220
b11 "
#240
1!
b11 #
b0 "
#260
0!
b1 "
#280
b10 "
#300
b11 "
#320
b100 #
b0 "
#340
b1 "
#360
1!
b10 "
#380
b11 "
#400
1!
b101 #
b0 "
#420
0!
b1 "
#440
b10 "
#460
b11 "
#480
0!
b110 #
b0 "
#500
1!
b1 "
#520
b10 "
#540
b11 "
#560
b111 #
b0 "
#580
0!
b1 "
#600
b10 "
#620
1!
b11 "
#640
