# verilogSnippets
collection of Verilog code samples e.g. for FPGA

### asynchronous FIFO with valid/ready protocol

### testbench with PN data source