# compile vhdl design source files
vhdl xil_defaultlib  "../../../firfilter.srcs/sources_1/new/firfilter.vhd"
vhdl xil_defaultlib  "../../../firfilter.srcs/sim_1/new/testbench.vhd"

# Do not sort compile order
nosort
