Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jun 17 00:50:11 2023
| Host         : yutong-virtual-machine running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file soc_wrapper_timing_summary_routed.rpt -pb soc_wrapper_timing_summary_routed.pb -rpx soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.197        0.000                      0                80704        0.053        0.000                      0                80524        9.500        0.000                       0                 27938  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk_fpga_0         {0.000 11.000}       22.000          45.455          
  sclk             {0.000 22.000}       44.000          22.727          
clk_fpga_1         {0.000 500.000}      1000.000        1.000           
riscv_jtag_tck     {0.000 50.000}       100.000         10.000          
riscv_rmii_refclk  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0               0.735        0.000                      0                58971        0.053        0.000                      0                58906        9.750        0.000                       0                 27011  
  sclk                  11.668        0.000                      0                    1        9.668        0.000                      0                    1                                                                          
clk_fpga_1             972.003        0.000                      0                   65        0.297        0.000                      0                   65      499.500        0.000                       0                    67  
riscv_jtag_tck          21.393        0.000                      0                 1434        0.081        0.000                      0                 1319       48.750        0.000                       0                   614  
riscv_rmii_refclk        6.357        0.000                      0                  352        0.122        0.000                      0                  352        9.500        0.000                       0                   246  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sclk          clk_fpga_0          0.197        0.000                      0                    3       14.549        0.000                      0                    3  
clk_fpga_0    sclk                5.445        0.000                      0                    3        9.321        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.574        0.000                      0                19203        0.375        0.000                      0                19203  
**async_default**  clk_fpga_1         clk_fpga_1             981.749        0.000                      0                   64        0.585        0.000                      0                   64  
**async_default**  riscv_jtag_tck     riscv_jtag_tck          93.950        0.000                      0                  371        0.702        0.000                      0                  371  
**async_default**  riscv_rmii_refclk  riscv_rmii_refclk       14.517        0.000                      0                  241        0.826        0.000                      0                  241  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.740ns  (logic 2.858ns (15.250%)  route 15.882ns (84.750%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -2.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 24.724 - 22.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       2.336     3.630    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.754 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        1.306     5.060    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_asid_reg[15]_1
    SLICE_X34Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.518     5.578 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/Q
                         net (fo=123, routed)         0.884     6.463    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa_reg[21][0]
    SLICE_X33Y38         LUT6 (Prop_lut6_I3_O)        0.124     6.587 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_21/O
                         net (fo=1, routed)           0.871     7.457    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_21_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.581 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_10/O
                         net (fo=1, routed)           0.000     7.581    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_10_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.113 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_4/CO[3]
                         net (fo=33, routed)          1.349     9.462    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_30
    SLICE_X47Y32         LUT6 (Prop_lut6_I2_O)        0.124     9.586 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[27]_i_3/O
                         net (fo=1, routed)           0.438    10.024    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[27]_i_3_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.148 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[27]_i_2/O
                         net (fo=2, routed)           1.878    12.025    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_pte_out[37]
    SLICE_X53Y69         LUT6 (Prop_lut6_I3_O)        0.124    12.149 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/bus_err_i_58/O
                         net (fo=155, routed)         2.458    14.607    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/addr_latch_reg[39]
    SLICE_X49Y128        LUT2 (Prop_lut2_I0_O)        0.118    14.725 f  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pmp_v_i_717__0/O
                         net (fo=1, routed)           2.375    17.100    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_114__0_3
    SLICE_X30Y79         LUT6 (Prop_lut6_I5_O)        0.326    17.426 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_367__0/O
                         net (fo=1, routed)           0.808    18.234    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_367__0_n_0
    SLICE_X30Y76         LUT4 (Prop_lut4_I1_O)        0.124    18.358 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_114__0/O
                         net (fo=1, routed)           0.647    19.006    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_114__0_n_0
    SLICE_X27Y76         LUT6 (Prop_lut6_I3_O)        0.124    19.130 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_20__0/O
                         net (fo=2, routed)           0.629    19.759    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_20__0_n_0
    SLICE_X30Y79         LUT6 (Prop_lut6_I4_O)        0.124    19.883 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_42/O
                         net (fo=3, routed)           1.774    21.657    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/pmp_match_3
    SLICE_X56Y100        LUT4 (Prop_lut4_I3_O)        0.124    21.781 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_w_i_8/O
                         net (fo=1, routed)           0.724    22.505    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_w_i_8_n_0
    SLICE_X63Y100        LUT5 (Prop_lut5_I0_O)        0.124    22.629 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_w_i_6/O
                         net (fo=1, routed)           1.048    23.677    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_w_i_6_n_0
    SLICE_X80Y96         LUT6 (Prop_lut6_I4_O)        0.124    23.801 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_w_i_1/O
                         net (fo=1, routed)           0.000    23.801    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_tmp
    SLICE_X80Y96         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.545    24.724    soc_i/cpu_wrap_0/inst/u_dmpu/clk
    SLICE_X80Y96         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_reg/C
                         clock pessimism              0.115    24.839    
                         clock uncertainty           -0.332    24.507    
    SLICE_X80Y96         FDCE (Setup_fdce_C_D)        0.029    24.536    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_reg
  -------------------------------------------------------------------
                         required time                         24.536    
                         arrival time                         -23.801    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.545ns  (logic 3.715ns (20.032%)  route 14.830ns (79.968%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -2.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 24.634 - 22.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       2.336     3.630    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.754 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        1.306     5.060    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_asid_reg[15]_1
    SLICE_X34Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.518     5.578 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/Q
                         net (fo=123, routed)         0.967     6.546    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa_reg[21][0]
    SLICE_X40Y38         LUT6 (Prop_lut6_I3_O)        0.124     6.670 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/FSM_sequential_cur_state[1]_i_36/O
                         net (fo=1, routed)           0.610     7.280    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/FSM_sequential_cur_state[1]_i_36_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.404 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/FSM_sequential_cur_state[1]_i_21/O
                         net (fo=1, routed)           0.000     7.404    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/FSM_sequential_cur_state[1]_i_21_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.917 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/FSM_sequential_cur_state_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.917    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/FSM_sequential_cur_state_reg[1]_i_7_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/FSM_sequential_cur_state_reg[1]_i_5/CO[3]
                         net (fo=68, routed)          1.180     9.214    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_10
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.149     9.363 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].order[1][1][1]_i_9/O
                         net (fo=6, routed)           0.812    10.175    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_1
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.355    10.530 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[9]_i_4/O
                         net (fo=2, routed)           0.294    10.824    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[9]_i_4_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.948 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_4/O
                         net (fo=8, routed)           0.711    11.659    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_4_n_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.783 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_3/O
                         net (fo=1, routed)           0.807    12.590    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_3_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.714 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_2/O
                         net (fo=2, routed)           1.087    13.801    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_pte_out[27]
    SLICE_X51Y60         LUT6 (Prop_lut6_I3_O)        0.124    13.925 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa[29]_i_1/O
                         net (fo=160, routed)         2.564    16.489    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/va_latch_reg[29]
    SLICE_X89Y116        LUT2 (Prop_lut2_I0_O)        0.119    16.608 f  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pmp_r_i_1022/O
                         net (fo=1, routed)           0.554    17.162    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/g_pmp[1].napot_match1_5[13]
    SLICE_X86Y118        LUT6 (Prop_lut6_I5_O)        0.332    17.494 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_567/O
                         net (fo=1, routed)           0.689    18.183    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_567_n_0
    SLICE_X86Y118        LUT5 (Prop_lut5_I0_O)        0.124    18.307 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_227/O
                         net (fo=1, routed)           0.952    19.259    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_227_n_0
    SLICE_X86Y114        LUT6 (Prop_lut6_I5_O)        0.124    19.383 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_45/O
                         net (fo=1, routed)           0.898    20.282    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/g_pmp[1].napot_match
    SLICE_X63Y101        LUT5 (Prop_lut5_I2_O)        0.124    20.406 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_16/O
                         net (fo=4, routed)           0.737    21.142    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/pmp_match_1
    SLICE_X64Y92         LUT6 (Prop_lut6_I5_O)        0.124    21.266 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182__0/O
                         net (fo=1, routed)           0.306    21.572    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182__0_n_0
    SLICE_X64Y90         LUT4 (Prop_lut4_I3_O)        0.124    21.696 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34__0/O
                         net (fo=1, routed)           0.872    22.568    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34__0_n_0
    SLICE_X56Y83         LUT5 (Prop_lut5_I4_O)        0.124    22.692 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7__0/O
                         net (fo=1, routed)           0.790    23.481    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7__0_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I5_O)        0.124    23.605 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_1__0/O
                         net (fo=1, routed)           0.000    23.605    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_tmp
    SLICE_X52Y80         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.455    24.634    soc_i/cpu_wrap_0/inst/u_dmpu/clk
    SLICE_X52Y80         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg/C
                         clock pessimism              0.115    24.749    
                         clock uncertainty           -0.332    24.417    
    SLICE_X52Y80         FDCE (Setup_fdce_C_D)        0.029    24.446    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg
  -------------------------------------------------------------------
                         required time                         24.446    
                         arrival time                         -23.605    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.377ns  (logic 4.920ns (24.145%)  route 15.457ns (75.855%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 24.659 - 22.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.770     3.064    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/clk
    RAMB36_X3Y8          RAMB36E1                                     r  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.518 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/DOADO[1]
                         net (fo=1, routed)           0.982     6.500    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_out[65]
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.124     6.624 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_fifo[65]_i_1/O
                         net (fo=5, routed)           0.880     7.504    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/data_fifo_reg[127]_0[1]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.628 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[1]_i_3/O
                         net (fo=1, routed)           0.599     8.227    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[1]_i_3_n_0
    SLICE_X50Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.351 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[1]_i_2/O
                         net (fo=2, routed)           1.101     9.452    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pfu_insn[1]
    SLICE_X49Y47         LUT2 (Prop_lut2_I1_O)        0.124     9.576 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/_ndata[3]_i_4/O
                         net (fo=11, routed)          1.273    10.850    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/_ndata_reg[3]_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I1_O)        0.124    10.974 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc[63]_i_10/O
                         net (fo=3, routed)           0.794    11.767    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pa_reg[2]_1
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.891 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/core_vaddr_latch[9]_i_5/O
                         net (fo=127, routed)         1.144    13.036    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr1
    SLICE_X48Y77         LUT3 (Prop_lut3_I1_O)        0.150    13.186 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/bus_err_i_70/O
                         net (fo=1, routed)           0.701    13.887    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/bus_err_i_12__0[43]
    SLICE_X48Y85         LUT6 (Prop_lut6_I1_O)        0.332    14.219 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/bus_err_i_46__0/O
                         net (fo=154, routed)         2.123    16.342    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/imem_addr_pre_reg[55]
    SLICE_X52Y120        LUT2 (Prop_lut2_I0_O)        0.124    16.466 f  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pmp_x_i_1279/O
                         net (fo=1, routed)           0.775    17.240    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/g_pmp[15].napot_match1[26]
    SLICE_X57Y118        LUT6 (Prop_lut6_I5_O)        0.124    17.364 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_874/O
                         net (fo=1, routed)           0.956    18.320    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_874_n_0
    SLICE_X64Y107        LUT4 (Prop_lut4_I2_O)        0.124    18.444 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_452/O
                         net (fo=1, routed)           0.855    19.299    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_452_n_0
    SLICE_X63Y103        LUT5 (Prop_lut5_I4_O)        0.124    19.423 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_160/O
                         net (fo=1, routed)           0.663    20.086    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_160_n_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I4_O)        0.124    20.210 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_34/O
                         net (fo=1, routed)           0.729    20.938    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/g_pmp[15].napot_match
    SLICE_X49Y99         LUT5 (Prop_lut5_I2_O)        0.124    21.062 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_12/O
                         net (fo=3, routed)           0.694    21.756    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/pmp_match_15
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.880 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182/O
                         net (fo=1, routed)           0.466    22.346    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182_n_0
    SLICE_X40Y100        LUT4 (Prop_lut4_I3_O)        0.124    22.470 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34/O
                         net (fo=1, routed)           0.280    22.749    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34_n_0
    SLICE_X40Y100        LUT5 (Prop_lut5_I4_O)        0.124    22.873 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7/O
                         net (fo=1, routed)           0.444    23.318    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124    23.442 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_1/O
                         net (fo=1, routed)           0.000    23.442    soc_i/cpu_wrap_0/inst/u_impu/pmp_v_tmp
    SLICE_X40Y99         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.480    24.659    soc_i/cpu_wrap_0/inst/u_impu/clk
    SLICE_X40Y99         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg/C
                         clock pessimism              0.115    24.774    
                         clock uncertainty           -0.332    24.442    
    SLICE_X40Y99         FDCE (Setup_fdce_C_D)        0.029    24.471    soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg
  -------------------------------------------------------------------
                         required time                         24.471    
                         arrival time                         -23.442    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_impu/pma_c_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.490ns  (logic 5.088ns (24.832%)  route 15.402ns (75.168%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 24.829 - 22.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.770     3.064    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/clk
    RAMB36_X3Y8          RAMB36E1                                     r  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.518 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/DOADO[1]
                         net (fo=1, routed)           0.982     6.500    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_out[65]
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.124     6.624 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_fifo[65]_i_1/O
                         net (fo=5, routed)           0.880     7.504    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/data_fifo_reg[127]_0[1]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.628 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[1]_i_3/O
                         net (fo=1, routed)           0.599     8.227    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[1]_i_3_n_0
    SLICE_X50Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.351 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[1]_i_2/O
                         net (fo=2, routed)           1.101     9.452    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pfu_insn[1]
    SLICE_X49Y47         LUT2 (Prop_lut2_I1_O)        0.124     9.576 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/_ndata[3]_i_4/O
                         net (fo=11, routed)          1.273    10.850    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/_ndata_reg[3]_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I1_O)        0.124    10.974 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc[63]_i_10/O
                         net (fo=3, routed)           0.794    11.767    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pa_reg[2]_1
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.891 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/core_vaddr_latch[9]_i_5/O
                         net (fo=127, routed)         0.680    12.571    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr1
    SLICE_X47Y75         LUT3 (Prop_lut3_I1_O)        0.120    12.691 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/va_latch[37]_i_1/O
                         net (fo=7, routed)           0.861    13.552    soc_i/cpu_wrap_0/inst/u_immu/bus_err_i_12__0[35]
    SLICE_X45Y85         LUT5 (Prop_lut5_I4_O)        0.327    13.879 r  soc_i/cpu_wrap_0/inst/u_immu/bus_err_i_92__0/O
                         net (fo=1, routed)           0.457    14.336    soc_i/cpu_wrap_0/inst/u_immu/in23__0[37]
    SLICE_X46Y87         LUT4 (Prop_lut4_I0_O)        0.124    14.460 r  soc_i/cpu_wrap_0/inst/u_immu/bus_err_i_73__0/O
                         net (fo=1, routed)           0.302    14.762    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pma_c_i_1153_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I0_O)        0.124    14.886 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/bus_err_i_48__0/O
                         net (fo=154, routed)         1.454    16.340    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/FSM_sequential_cur_state_reg[0]_5
    SLICE_X48Y103        LUT2 (Prop_lut2_I0_O)        0.119    16.459 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pma_c_i_1912/O
                         net (fo=1, routed)           1.146    17.605    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/g_pma[4].napot_match1[17]
    SLICE_X67Y103        LUT6 (Prop_lut6_I5_O)        0.332    17.937 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_1250/O
                         net (fo=1, routed)           0.763    18.700    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_1250_n_0
    SLICE_X85Y104        LUT4 (Prop_lut4_I3_O)        0.124    18.824 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_584/O
                         net (fo=2, routed)           0.505    19.329    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_584_n_0
    SLICE_X81Y100        LUT5 (Prop_lut5_I4_O)        0.124    19.453 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_364/O
                         net (fo=1, routed)           0.645    20.099    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_364_n_0
    SLICE_X81Y100        LUT6 (Prop_lut6_I5_O)        0.124    20.223 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_74/O
                         net (fo=1, routed)           1.072    21.294    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/g_pma[4].napot_match
    SLICE_X58Y103        LUT6 (Prop_lut6_I2_O)        0.124    21.418 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_22/O
                         net (fo=1, routed)           1.255    22.673    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_22_n_0
    SLICE_X49Y107        LUT6 (Prop_lut6_I1_O)        0.124    22.797 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_5/O
                         net (fo=1, routed)           0.633    23.430    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_5_n_0
    SLICE_X49Y108        LUT6 (Prop_lut6_I3_O)        0.124    23.554 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_1/O
                         net (fo=1, routed)           0.000    23.554    soc_i/cpu_wrap_0/inst/u_impu/pma_c_tmp
    SLICE_X49Y108        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pma_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.650    24.829    soc_i/cpu_wrap_0/inst/u_impu/clk
    SLICE_X49Y108        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pma_c_reg/C
                         clock pessimism              0.115    24.944    
                         clock uncertainty           -0.332    24.612    
    SLICE_X49Y108        FDCE (Setup_fdce_C_D)        0.029    24.641    soc_i/cpu_wrap_0/inst/u_impu/pma_c_reg
  -------------------------------------------------------------------
                         required time                         24.641    
                         arrival time                         -23.554    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_impu/pmp_x_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.257ns  (logic 4.986ns (24.614%)  route 15.271ns (75.386%))
  Logic Levels:           17  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 24.658 - 22.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.770     3.064    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/clk
    RAMB36_X3Y8          RAMB36E1                                     r  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.518 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/DOADO[1]
                         net (fo=1, routed)           0.982     6.500    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_out[65]
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.124     6.624 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_fifo[65]_i_1/O
                         net (fo=5, routed)           0.880     7.504    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/data_fifo_reg[127]_0[1]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.628 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[1]_i_3/O
                         net (fo=1, routed)           0.599     8.227    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[1]_i_3_n_0
    SLICE_X50Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.351 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[1]_i_2/O
                         net (fo=2, routed)           1.101     9.452    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pfu_insn[1]
    SLICE_X49Y47         LUT2 (Prop_lut2_I1_O)        0.124     9.576 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/_ndata[3]_i_4/O
                         net (fo=11, routed)          1.273    10.850    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/_ndata_reg[3]_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I1_O)        0.124    10.974 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc[63]_i_10/O
                         net (fo=3, routed)           0.794    11.767    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pa_reg[2]_1
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.891 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/core_vaddr_latch[9]_i_5/O
                         net (fo=127, routed)         1.155    13.047    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr1
    SLICE_X40Y73         LUT3 (Prop_lut3_I1_O)        0.150    13.197 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/va_latch[31]_i_1/O
                         net (fo=11, routed)          0.730    13.927    soc_i/cpu_wrap_0/inst/u_immu/bus_err_i_12__0[29]
    SLICE_X43Y80         LUT6 (Prop_lut6_I0_O)        0.326    14.253 r  soc_i/cpu_wrap_0/inst/u_immu/pa[31]_i_3__0/O
                         net (fo=1, routed)           0.628    14.880    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pa_reg[31]_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.004 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pa[31]_i_1__0/O
                         net (fo=155, routed)         1.475    16.480    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/va_latch_reg[31]
    SLICE_X35Y105        LUT2 (Prop_lut2_I0_O)        0.118    16.598 f  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pmp_v_i_657/O
                         net (fo=1, routed)           1.112    17.710    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_97_0
    SLICE_X26Y93         LUT6 (Prop_lut6_I2_O)        0.326    18.036 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_310/O
                         net (fo=1, routed)           1.106    19.142    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_310_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.124    19.266 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_97/O
                         net (fo=1, routed)           0.671    19.938    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_97_n_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I0_O)        0.124    20.062 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_17/O
                         net (fo=2, routed)           1.033    21.094    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_17_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.218 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_41/O
                         net (fo=2, routed)           0.681    21.899    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/pmp_match_4
    SLICE_X38Y101        LUT4 (Prop_lut4_I1_O)        0.124    22.023 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_15/O
                         net (fo=1, routed)           0.589    22.612    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_15_n_0
    SLICE_X46Y101        LUT5 (Prop_lut5_I0_O)        0.124    22.736 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_6/O
                         net (fo=1, routed)           0.462    23.198    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_6_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.124    23.322 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_1/O
                         net (fo=1, routed)           0.000    23.322    soc_i/cpu_wrap_0/inst/u_impu/pmp_x_tmp
    SLICE_X46Y99         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.479    24.658    soc_i/cpu_wrap_0/inst/u_impu/clk
    SLICE_X46Y99         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_x_reg/C
                         clock pessimism              0.115    24.773    
                         clock uncertainty           -0.332    24.441    
    SLICE_X46Y99         FDCE (Setup_fdce_C_D)        0.077    24.518    soc_i/cpu_wrap_0/inst/u_impu/pmp_x_reg
  -------------------------------------------------------------------
                         required time                         24.518    
                         arrival time                         -23.322    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmpu/pmp_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.190ns  (logic 2.858ns (15.712%)  route 15.332ns (84.288%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -2.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 24.720 - 22.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       2.336     3.630    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.754 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        1.306     5.060    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_asid_reg[15]_1
    SLICE_X34Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.518     5.578 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/Q
                         net (fo=123, routed)         0.884     6.463    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa_reg[21][0]
    SLICE_X33Y38         LUT6 (Prop_lut6_I3_O)        0.124     6.587 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_21/O
                         net (fo=1, routed)           0.871     7.457    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_21_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.581 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_10/O
                         net (fo=1, routed)           0.000     7.581    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_10_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.113 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_4/CO[3]
                         net (fo=33, routed)          1.349     9.462    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_30
    SLICE_X47Y32         LUT6 (Prop_lut6_I2_O)        0.124     9.586 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[27]_i_3/O
                         net (fo=1, routed)           0.438    10.024    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[27]_i_3_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.148 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[27]_i_2/O
                         net (fo=2, routed)           1.878    12.025    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_pte_out[37]
    SLICE_X53Y69         LUT6 (Prop_lut6_I3_O)        0.124    12.149 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/bus_err_i_58/O
                         net (fo=155, routed)         2.458    14.607    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/addr_latch_reg[39]
    SLICE_X49Y128        LUT2 (Prop_lut2_I0_O)        0.118    14.725 f  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pmp_v_i_717__0/O
                         net (fo=1, routed)           2.375    17.100    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_114__0_3
    SLICE_X30Y79         LUT6 (Prop_lut6_I5_O)        0.326    17.426 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_367__0/O
                         net (fo=1, routed)           0.808    18.234    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_367__0_n_0
    SLICE_X30Y76         LUT4 (Prop_lut4_I1_O)        0.124    18.358 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_114__0/O
                         net (fo=1, routed)           0.647    19.006    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_114__0_n_0
    SLICE_X27Y76         LUT6 (Prop_lut6_I3_O)        0.124    19.130 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_20__0/O
                         net (fo=2, routed)           0.629    19.759    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_20__0_n_0
    SLICE_X30Y79         LUT6 (Prop_lut6_I4_O)        0.124    19.883 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_42/O
                         net (fo=3, routed)           1.625    21.508    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/pmp_match_3
    SLICE_X56Y101        LUT4 (Prop_lut4_I3_O)        0.124    21.632 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_15/O
                         net (fo=1, routed)           0.584    22.216    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_15_n_0
    SLICE_X63Y101        LUT5 (Prop_lut5_I0_O)        0.124    22.340 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_6/O
                         net (fo=1, routed)           0.786    23.126    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_6_n_0
    SLICE_X66Y95         LUT6 (Prop_lut6_I4_O)        0.124    23.250 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_1/O
                         net (fo=1, routed)           0.000    23.250    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_r_tmp
    SLICE_X66Y95         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.541    24.720    soc_i/cpu_wrap_0/inst/u_dmpu/clk
    SLICE_X66Y95         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_r_reg/C
                         clock pessimism              0.115    24.835    
                         clock uncertainty           -0.332    24.503    
    SLICE_X66Y95         FDCE (Setup_fdce_C_D)        0.077    24.580    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_r_reg
  -------------------------------------------------------------------
                         required time                         24.580    
                         arrival time                         -23.250    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_impu/pmp_l_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.010ns  (logic 4.634ns (23.158%)  route 15.376ns (76.842%))
  Logic Levels:           16  (LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 24.659 - 22.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.770     3.064    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/clk
    RAMB36_X3Y8          RAMB36E1                                     r  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.518 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/memory_reg_1/DOADO[1]
                         net (fo=1, routed)           0.982     6.500    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_out[65]
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.124     6.624 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_fifo[65]_i_1/O
                         net (fo=5, routed)           0.880     7.504    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/data_fifo_reg[127]_0[1]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.628 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[1]_i_3/O
                         net (fo=1, routed)           0.599     8.227    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[1]_i_3_n_0
    SLICE_X50Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.351 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[1]_i_2/O
                         net (fo=2, routed)           1.101     9.452    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pfu_insn[1]
    SLICE_X49Y47         LUT2 (Prop_lut2_I1_O)        0.124     9.576 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/_ndata[3]_i_4/O
                         net (fo=11, routed)          1.273    10.850    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/_ndata_reg[3]_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I1_O)        0.124    10.974 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc[63]_i_10/O
                         net (fo=3, routed)           0.794    11.767    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pa_reg[2]_1
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.891 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/core_vaddr_latch[9]_i_5/O
                         net (fo=127, routed)         1.217    13.108    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr1
    SLICE_X47Y80         LUT3 (Prop_lut3_I1_O)        0.124    13.232 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/bus_err_i_27/O
                         net (fo=1, routed)           1.040    14.272    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/bus_err_i_12__0[41]
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.124    14.396 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/bus_err_i_7__0/O
                         net (fo=154, routed)         1.975    16.372    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/imem_addr_pre_reg[53]
    SLICE_X54Y121        LUT2 (Prop_lut2_I0_O)        0.116    16.488 f  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pmp_x_i_1314/O
                         net (fo=1, routed)           1.027    17.515    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/g_pmp[14].napot_match1[25]
    SLICE_X49Y120        LUT6 (Prop_lut6_I5_O)        0.328    17.843 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_926/O
                         net (fo=1, routed)           0.563    18.406    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_926_n_0
    SLICE_X54Y120        LUT4 (Prop_lut4_I3_O)        0.124    18.530 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_490/O
                         net (fo=1, routed)           0.282    18.812    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_490_n_0
    SLICE_X54Y120        LUT5 (Prop_lut5_I4_O)        0.124    18.936 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_182/O
                         net (fo=1, routed)           1.280    20.215    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_182_n_0
    SLICE_X46Y104        LUT6 (Prop_lut6_I4_O)        0.124    20.339 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_37/O
                         net (fo=1, routed)           0.607    20.947    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/g_pmp[14].napot_match
    SLICE_X46Y102        LUT5 (Prop_lut5_I2_O)        0.124    21.071 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_13/O
                         net (fo=3, routed)           0.781    21.852    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/pmp_match_14
    SLICE_X46Y99         LUT4 (Prop_lut4_I1_O)        0.124    21.976 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_5/O
                         net (fo=1, routed)           0.975    22.951    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124    23.075 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_1/O
                         net (fo=1, routed)           0.000    23.075    soc_i/cpu_wrap_0/inst/u_impu/pmp_l_tmp
    SLICE_X40Y98         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.480    24.659    soc_i/cpu_wrap_0/inst/u_impu/clk
    SLICE_X40Y98         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_l_reg/C
                         clock pessimism              0.115    24.774    
                         clock uncertainty           -0.332    24.442    
    SLICE_X40Y98         FDCE (Setup_fdce_C_D)        0.029    24.471    soc_i/cpu_wrap_0/inst/u_impu/pmp_l_reg
  -------------------------------------------------------------------
                         required time                         24.471    
                         arrival time                         -23.075    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmpu/pmp_l_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.106ns  (logic 2.858ns (15.785%)  route 15.248ns (84.215%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -2.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 24.720 - 22.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       2.336     3.630    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.754 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        1.306     5.060    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_asid_reg[15]_1
    SLICE_X34Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.518     5.578 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/Q
                         net (fo=123, routed)         0.884     6.463    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa_reg[21][0]
    SLICE_X33Y38         LUT6 (Prop_lut6_I3_O)        0.124     6.587 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_21/O
                         net (fo=1, routed)           0.871     7.457    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_21_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.581 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_10/O
                         net (fo=1, routed)           0.000     7.581    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_10_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.113 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_4/CO[3]
                         net (fo=33, routed)          1.349     9.462    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_30
    SLICE_X47Y32         LUT6 (Prop_lut6_I2_O)        0.124     9.586 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[27]_i_3/O
                         net (fo=1, routed)           0.438    10.024    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[27]_i_3_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.148 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[27]_i_2/O
                         net (fo=2, routed)           1.878    12.025    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_pte_out[37]
    SLICE_X53Y69         LUT6 (Prop_lut6_I3_O)        0.124    12.149 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/bus_err_i_58/O
                         net (fo=155, routed)         2.458    14.607    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/addr_latch_reg[39]
    SLICE_X49Y128        LUT2 (Prop_lut2_I0_O)        0.118    14.725 f  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pmp_v_i_717__0/O
                         net (fo=1, routed)           2.375    17.100    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_114__0_3
    SLICE_X30Y79         LUT6 (Prop_lut6_I5_O)        0.326    17.426 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_367__0/O
                         net (fo=1, routed)           0.808    18.234    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_367__0_n_0
    SLICE_X30Y76         LUT4 (Prop_lut4_I1_O)        0.124    18.358 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_114__0/O
                         net (fo=1, routed)           0.647    19.006    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_114__0_n_0
    SLICE_X27Y76         LUT6 (Prop_lut6_I3_O)        0.124    19.130 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_20__0/O
                         net (fo=2, routed)           0.629    19.759    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_20__0_n_0
    SLICE_X30Y79         LUT6 (Prop_lut6_I4_O)        0.124    19.883 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_42/O
                         net (fo=3, routed)           1.779    21.662    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/pmp_match_3
    SLICE_X56Y100        LUT4 (Prop_lut4_I3_O)        0.124    21.786 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_8__0/O
                         net (fo=1, routed)           0.540    22.325    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_8__0_n_0
    SLICE_X63Y100        LUT5 (Prop_lut5_I0_O)        0.124    22.449 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_6__0/O
                         net (fo=1, routed)           0.593    23.042    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_6__0_n_0
    SLICE_X66Y96         LUT6 (Prop_lut6_I4_O)        0.124    23.166 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_1__0/O
                         net (fo=1, routed)           0.000    23.166    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_l_tmp
    SLICE_X66Y96         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.541    24.720    soc_i/cpu_wrap_0/inst/u_dmpu/clk
    SLICE_X66Y96         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_l_reg/C
                         clock pessimism              0.115    24.835    
                         clock uncertainty           -0.332    24.503    
    SLICE_X66Y96         FDCE (Setup_fdce_C_D)        0.077    24.580    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_l_reg
  -------------------------------------------------------------------
                         required time                         24.580    
                         arrival time                         -23.166    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[127]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.629ns  (logic 6.587ns (31.930%)  route 14.042ns (68.070%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT3=2 LUT4=1 LUT5=5 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.535ns = ( 27.535 - 22.000 ) 
    Source Clock Delay      (SCD):    5.582ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       2.336     3.630    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.754 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        1.828     5.582    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X66Y37         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y37         FDCE (Prop_fdce_C_Q)         0.518     6.100 r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/Q
                         net (fo=41, routed)          1.096     7.196    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_ext_reg[31][1]
    SLICE_X58Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.320 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_22/O
                         net (fo=1, routed)           0.000     7.320    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_22_n_0
    SLICE_X58Y39         MUXF7 (Prop_muxf7_I0_O)      0.241     7.561 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_8/O
                         net (fo=1, routed)           0.925     8.486    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_8_n_0
    SLICE_X67Y40         LUT6 (Prop_lut6_I3_O)        0.298     8.784 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3/O
                         net (fo=128, routed)         1.067     9.851    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3_n_0
    SLICE_X73Y42         LUT5 (Prop_lut5_I2_O)        0.124     9.975 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_2/O
                         net (fo=1, routed)           0.433    10.408    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_2_n_0
    SLICE_X73Y42         LUT5 (Prop_lut5_I0_O)        0.124    10.532 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_1/O
                         net (fo=18, routed)          1.228    11.759    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/ma2mr_rd_data_reg[0]_0
    SLICE_X93Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.883 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[4]_i_3/O
                         net (fo=1, routed)           0.379    12.262    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/p_0_in__1[0]
    SLICE_X92Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.857 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.857    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[4]_i_2_n_0
    SLICE_X92Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.974 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.974    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[8]_i_2_n_0
    SLICE_X92Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.091 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.092    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[12]_i_2_n_0
    SLICE_X92Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.209 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.209    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[16]_i_2_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.326 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.326    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[20]_i_2_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.443 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.443    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[24]_i_2_n_0
    SLICE_X92Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.560 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.560    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[28]_i_2_n_0
    SLICE_X92Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.677 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.677    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[32]_i_2_n_0
    SLICE_X92Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.794 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.794    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[36]_i_2_n_0
    SLICE_X92Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.911 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.911    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[40]_i_2_n_0
    SLICE_X92Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.028 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.028    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[44]_i_2_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.145 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.145    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[48]_i_2_n_0
    SLICE_X92Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.364 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[52]_i_2/O[0]
                         net (fo=1, routed)           0.583    14.947    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos0[49]
    SLICE_X94Y59         LUT6 (Prop_lut6_I0_O)        0.295    15.242 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[49]_i_1/O
                         net (fo=7, routed)           1.299    16.541    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos[49]
    SLICE_X99Y61         LUT4 (Prop_lut4_I3_O)        0.152    16.693 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_30/O
                         net (fo=7, routed)           0.848    17.541    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/out476_out
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.356    17.897 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_15/O
                         net (fo=14, routed)          0.826    18.723    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/p_0_in[6]
    SLICE_X100Y57        LUT3 (Prop_lut3_I1_O)        0.320    19.043 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_23/O
                         net (fo=2, routed)           0.728    19.771    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_23_n_0
    SLICE_X100Y57        LUT5 (Prop_lut5_I0_O)        0.328    20.099 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_6/O
                         net (fo=1, routed)           1.069    21.168    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_6_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    21.747 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt_reg[2]_i_2/O[2]
                         net (fo=77, routed)          1.179    22.926    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/sft_bit_div2[1]
    SLICE_X108Y59        LUT6 (Prop_lut6_I5_O)        0.301    23.227 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[119]_i_6/O
                         net (fo=4, routed)           0.992    24.219    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[119]_i_6_n_0
    SLICE_X108Y57        LUT3 (Prop_lut3_I2_O)        0.150    24.369 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[127]_i_15/O
                         net (fo=3, routed)           0.503    24.872    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[127]_i_15_n_0
    SLICE_X108Y57        LUT5 (Prop_lut5_I0_O)        0.328    25.200 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[127]_i_5/O
                         net (fo=3, routed)           0.887    26.087    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[127]_i_5_n_0
    SLICE_X105Y57        LUT6 (Prop_lut6_I3_O)        0.124    26.211 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[127]_i_1/O
                         net (fo=1, routed)           0.000    26.211    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[127]_i_1_n_0
    SLICE_X105Y57        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       2.030    25.209    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.100    25.309 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        2.225    27.535    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[127]_0
    SLICE_X105Y57        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[127]/C
                         clock pessimism              0.444    27.979    
                         clock uncertainty           -0.332    27.647    
    SLICE_X105Y57        FDCE (Setup_fdce_C_D)        0.029    27.676    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[127]
  -------------------------------------------------------------------
                         required time                         27.676    
                         arrival time                         -26.211    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[125]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.510ns  (logic 6.433ns (31.366%)  route 14.077ns (68.634%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT3=2 LUT4=1 LUT5=6 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.418ns = ( 27.418 - 22.000 ) 
    Source Clock Delay      (SCD):    5.582ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       2.336     3.630    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.754 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        1.828     5.582    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X66Y37         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y37         FDCE (Prop_fdce_C_Q)         0.518     6.100 r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_rs2_addr_reg[1]/Q
                         net (fo=41, routed)          1.096     7.196    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_ext_reg[31][1]
    SLICE_X58Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.320 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_22/O
                         net (fo=1, routed)           0.000     7.320    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_22_n_0
    SLICE_X58Y39         MUXF7 (Prop_muxf7_I0_O)      0.241     7.561 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_8/O
                         net (fo=1, routed)           0.925     8.486    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_8_n_0
    SLICE_X67Y40         LUT6 (Prop_lut6_I3_O)        0.298     8.784 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3/O
                         net (fo=128, routed)         1.067     9.851    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3_n_0
    SLICE_X73Y42         LUT5 (Prop_lut5_I2_O)        0.124     9.975 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_2/O
                         net (fo=1, routed)           0.433    10.408    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_2_n_0
    SLICE_X73Y42         LUT5 (Prop_lut5_I0_O)        0.124    10.532 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_1/O
                         net (fo=18, routed)          1.228    11.759    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/ma2mr_rd_data_reg[0]_0
    SLICE_X93Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.883 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[4]_i_3/O
                         net (fo=1, routed)           0.379    12.262    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/p_0_in__1[0]
    SLICE_X92Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.857 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.857    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[4]_i_2_n_0
    SLICE_X92Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.974 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.974    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[8]_i_2_n_0
    SLICE_X92Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.091 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.092    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[12]_i_2_n_0
    SLICE_X92Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.209 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.209    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[16]_i_2_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.326 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.326    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[20]_i_2_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.443 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.443    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[24]_i_2_n_0
    SLICE_X92Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.560 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.560    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[28]_i_2_n_0
    SLICE_X92Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.677 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.677    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[32]_i_2_n_0
    SLICE_X92Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.794 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.794    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[36]_i_2_n_0
    SLICE_X92Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.911 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.911    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[40]_i_2_n_0
    SLICE_X92Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.028 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.028    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[44]_i_2_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.145 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.145    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[48]_i_2_n_0
    SLICE_X92Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.364 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[52]_i_2/O[0]
                         net (fo=1, routed)           0.583    14.947    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos0[49]
    SLICE_X94Y59         LUT6 (Prop_lut6_I0_O)        0.295    15.242 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[49]_i_1/O
                         net (fo=7, routed)           1.299    16.541    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos[49]
    SLICE_X99Y61         LUT4 (Prop_lut4_I3_O)        0.152    16.693 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_30/O
                         net (fo=7, routed)           0.848    17.541    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/out476_out
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.356    17.897 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_15/O
                         net (fo=14, routed)          0.826    18.723    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/p_0_in[6]
    SLICE_X100Y57        LUT3 (Prop_lut3_I1_O)        0.320    19.043 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_23/O
                         net (fo=2, routed)           0.728    19.771    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_23_n_0
    SLICE_X100Y57        LUT5 (Prop_lut5_I0_O)        0.328    20.099 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_6/O
                         net (fo=1, routed)           1.069    21.168    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_6_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    21.590 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt_reg[2]_i_2/O[1]
                         net (fo=77, routed)          1.406    22.996    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/sft_bit_div2[0]
    SLICE_X110Y46        LUT5 (Prop_lut5_I3_O)        0.306    23.302 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[117]_i_7/O
                         net (fo=6, routed)           0.815    24.117    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[117]_i_7_n_0
    SLICE_X109Y52        LUT3 (Prop_lut3_I0_O)        0.150    24.267 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[13]_i_3/O
                         net (fo=5, routed)           0.487    24.754    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[13]_i_3_n_0
    SLICE_X109Y54        LUT5 (Prop_lut5_I4_O)        0.326    25.080 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[125]_i_4/O
                         net (fo=4, routed)           0.887    25.967    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[125]_i_4_n_0
    SLICE_X105Y56        LUT6 (Prop_lut6_I3_O)        0.124    26.091 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[125]_i_1/O
                         net (fo=1, routed)           0.000    26.091    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[125]_i_1_n_0
    SLICE_X105Y56        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       2.030    25.209    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.100    25.309 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        2.108    27.418    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[127]_0
    SLICE_X105Y56        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[125]/C
                         clock pessimism              0.444    27.862    
                         clock uncertainty           -0.332    27.530    
    SLICE_X105Y56        FDCE (Setup_fdce_C_D)        0.031    27.561    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[125]
  -------------------------------------------------------------------
                         required time                         27.561    
                         arrival time                         -26.091    
  -------------------------------------------------------------------
                         slack                                  1.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_badaddr_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.186ns (10.760%)  route 1.543ns (89.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.549     0.885    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X49Y67         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[36]/Q
                         net (fo=8, routed)           1.543     2.568    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/Q[36]
    SLICE_X51Y61         LUT4 (Prop_lut4_I0_O)        0.045     2.613 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn_badaddr[36]_i_1/O
                         net (fo=1, routed)           0.000     2.613    soc_i/cpu_wrap_0/inst/u_cpu_top/if_insn_badaddr[36]
    SLICE_X51Y61         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_badaddr_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.107     1.473    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.529 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        0.970     2.498    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X51Y61         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_badaddr_reg[36]/C
                         clock pessimism             -0.030     2.468    
    SLICE_X51Y61         FDCE (Hold_fdce_C_D)         0.092     2.560    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_badaddr_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.186ns (10.859%)  route 1.527ns (89.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.579     0.915    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X56Y35         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDCE (Prop_fdce_C_Q)         0.141     1.056 r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[28]/Q
                         net (fo=1, routed)           1.527     2.582    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/insn_out[28]
    SLICE_X55Y34         LUT4 (Prop_lut4_I2_O)        0.045     2.627 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[28]_i_1/O
                         net (fo=1, routed)           0.000     2.627    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn0[28]
    SLICE_X55Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.107     1.473    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.529 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        0.983     2.512    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X55Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[28]/C
                         clock pessimism             -0.030     2.482    
    SLICE_X55Y34         FDCE (Hold_fdce_C_D)         0.092     2.574    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.186ns (10.905%)  route 1.520ns (89.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.580     0.916    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X63Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.057 r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[12]/Q
                         net (fo=1, routed)           1.520     2.576    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/insn_out[12]
    SLICE_X55Y32         LUT5 (Prop_lut5_I4_O)        0.045     2.621 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[12]_i_1/O
                         net (fo=1, routed)           0.000     2.621    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn0[12]
    SLICE_X55Y32         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.107     1.473    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.529 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        0.978     2.507    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X55Y32         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[12]/C
                         clock pessimism             -0.030     2.477    
    SLICE_X55Y32         FDCE (Hold_fdce_C_D)         0.091     2.568    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_epc_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.141ns (8.860%)  route 1.450ns (91.140%))
  Logic Levels:           0  
  Clock Path Skew:        1.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.575     0.911    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/clk
    SLICE_X55Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_epc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_epc_reg[31]/Q
                         net (fo=1, routed)           1.450     2.502    soc_i/cpu_wrap_0/inst/u_cpu_top/if_insn_misaligned_epc[31]
    SLICE_X54Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.107     1.473    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.529 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        0.862     2.390    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X54Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[31]/C
                         clock pessimism             -0.030     2.360    
    SLICE_X54Y57         FDCE (Hold_fdce_C_D)         0.088     2.448    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[2].tag_array_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[2].tag_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.655%)  route 0.221ns (54.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.563     0.899    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/clk
    SLICE_X44Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[2].tag_array_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141     1.040 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[2].tag_array_reg[0][0]/Q
                         net (fo=1, routed)           0.221     1.261    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[2].tag_array_reg[0]__0__0[0]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.306 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[2].tag_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.306    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[2].tag_out[0]_i_1__0_n_0
    SLICE_X43Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[2].tag_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.825     1.191    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/clk
    SLICE_X43Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[2].tag_out_reg[0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y50         FDCE (Hold_fdce_C_D)         0.091     1.252    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[2].tag_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_pc_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.141ns (8.646%)  route 1.490ns (91.354%))
  Logic Levels:           0  
  Clock Path Skew:        1.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.552     0.888    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X41Y65         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[34]/Q
                         net (fo=8, routed)           1.490     2.518    soc_i/cpu_wrap_0/inst/u_cpu_top/if_pc[34]
    SLICE_X50Y63         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_pc_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.107     1.473    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.529 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7841, routed)        0.881     2.410    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X50Y63         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_pc_reg[34]/C
                         clock pessimism             -0.030     2.380    
    SLICE_X50Y63         FDCE (Hold_fdce_C_D)         0.084     2.464    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_pc_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/skid_buffer_reg[1029]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i_reg[1029]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.912%)  route 0.219ns (54.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.639     0.975    soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aclk
    SLICE_X44Y147        FDRE                                         r  soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/skid_buffer_reg[1029]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/skid_buffer_reg[1029]/Q
                         net (fo=1, routed)           0.219     1.335    soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/skid_buffer_reg_n_0_[1029]
    SLICE_X51Y149        LUT3 (Prop_lut3_I2_O)        0.045     1.380 r  soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/soc_smartconnec159_LUT3_12/O
                         net (fo=1, routed)           0.000     1.380    soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i[1029]_i_1_n_0
    SLICE_X51Y149        FDRE                                         r  soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i_reg[1029]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.907     1.273    soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aclk
    SLICE_X51Y149        FDRE                                         r  soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i_reg[1029]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X51Y149        FDRE (Hold_fdre_C_D)         0.091     1.325    soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i_reg[1029]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_rptr_tail_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_rptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.764%)  route 0.220ns (54.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.562     0.898    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X49Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_rptr_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDCE (Prop_fdce_C_Q)         0.141     1.039 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_rptr_tail_reg[0]/Q
                         net (fo=4, routed)           0.220     1.259    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rx_ram_rptr_tail_reg[9]_0[0]
    SLICE_X51Y2          LUT4 (Prop_lut4_I0_O)        0.045     1.304 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rx_ram_rptr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.304    soc_i/cpu_wrap_0/inst/u_peri/u_mac/p_0_in__1[0]
    SLICE_X51Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_rptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.826     1.192    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X51Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_rptr_reg[0]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X51Y2          FDCE (Hold_fdce_C_D)         0.091     1.248    soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_rptr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.823%)  route 0.229ns (55.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.559     0.895    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X51Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.141     1.036 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_rptr_reg[0]/Q
                         net (fo=7, routed)           0.229     1.264    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rx_ram_rptr_reg[9][0]
    SLICE_X49Y0          LUT6 (Prop_lut6_I5_O)        0.045     1.309 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rx_ram_rptr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.309    soc_i/cpu_wrap_0/inst/u_peri/u_mac/p_0_in__1[1]
    SLICE_X49Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.830     1.196    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X49Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_rptr_reg[1]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y0          FDCE (Hold_fdce_C_D)         0.092     1.253    soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.572     0.908    soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X27Y59         FDRE                                         r  soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=63, routed)          0.241     1.289    soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/ADDRD0
    SLICE_X26Y59         RAMD32                                       r  soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.842     1.208    soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X26Y59         RAMD32                                       r  soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.231    soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 11.000 }
Period(ns):         22.000
Sources:            { soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y4    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y5    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X0Y3    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X0Y4    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X0Y5    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X0Y2    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X0Y1    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y0    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y2    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_1_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y3    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_1_0_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X26Y62   soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X26Y62   soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X26Y62   soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X26Y62   soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X26Y62   soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X26Y62   soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X26Y62   soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X26Y62   soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X22Y41   soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X22Y41   soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X2Y8     soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X2Y8     soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X2Y8     soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X2Y8     soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X2Y8     soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X2Y8     soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X2Y8     soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X2Y8     soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X36Y126  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X36Y126  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack       11.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.668ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.668ns  (required time - arrival time)
  Source:                 sclk_0
                            (clock source 'sclk'  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - sclk fall@22.000ns)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Output Delay:           10.000ns
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.822ns = ( 52.822 - 44.000 ) 
    Source Clock Delay      (SCD):    9.790ns = ( 31.790 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk fall edge)      22.000    22.000 f  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.669    24.963    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.518    25.481 f  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.788    28.269    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    31.790 f  sclk_0_OBUF_inst/O
  -------------------------------------------------------------------    -------------------
                         net (fo=0)                   0.000    31.790    sclk_0
    V6                                                                f  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.495    46.674    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.418    47.092 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.411    49.504    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    52.822 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    52.822    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.968    53.790    
                         clock uncertainty           -0.332    53.458    
                         output delay               -10.000    43.458    
  -------------------------------------------------------------------
                         required time                         43.458    
                         arrival time                         -31.790    
  -------------------------------------------------------------------
                         slack                                 11.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.668ns  (arrival time - required time)
  Source:                 sclk_0
                            (clock source 'sclk'  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Output Delay:           10.000ns
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.790ns
    Source Clock Delay      (SCD):    8.822ns
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.495     2.674    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.418     3.092 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.411     5.504    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318     8.822 r  sclk_0_OBUF_inst/O
  -------------------------------------------------------------------    -------------------
                         net (fo=0)                   0.000     8.822    sclk_0
    V6                                                                r  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.669     2.963    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.518     3.481 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.788     6.269    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.790 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.790    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.968     8.822    
                         clock uncertainty            0.332     9.154    
                         output delay               -10.000    -0.846    
  -------------------------------------------------------------------
                         required time                          0.846    
                         arrival time                           8.822    
  -------------------------------------------------------------------
                         slack                                  9.668    






---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      972.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             972.003ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.885ns  (logic 4.137ns (32.108%)  route 8.748ns (67.892%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 1002.805 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.881     3.175    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X106Y45        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y45        FDCE (Prop_fdce_C_Q)         0.456     3.631 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/Q
                         net (fo=3, routed)           1.392     5.023    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[56]
    SLICE_X102Y43        LUT6 (Prop_lut6_I4_O)        0.124     5.147 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_4/O
                         net (fo=5, routed)           1.383     6.530    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_7
    SLICE_X106Y41        LUT4 (Prop_lut4_I3_O)        0.124     6.654 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           0.879     7.533    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X106Y40        LUT5 (Prop_lut5_I2_O)        0.124     7.657 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=17, routed)          1.307     8.964    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X106Y33        LUT4 (Prop_lut4_I1_O)        0.124     9.088 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=2, routed)           0.789     9.877    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X105Y32        LUT3 (Prop_lut3_I1_O)        0.124    10.001 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.151    10.152    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X105Y32        LUT2 (Prop_lut2_I1_O)        0.124    10.276 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           0.970    11.246    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X110Y32        LUT3 (Prop_lut3_I2_O)        0.124    11.370 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.706    12.076    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X105Y32        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.656 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.656    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X105Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.770 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.770    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.884 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.884    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.998 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.998    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X105Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.112 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.112    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.226 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.226    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.340    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X105Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.454    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X105Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.568 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.568    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X105Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.682    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X105Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.796 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.796    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.910 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.910    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.024 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.024    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X105Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.138 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.138    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X105Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.252 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.252    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    SLICE_X105Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.586 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[1]
                         net (fo=2, routed)           1.170    15.757    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[62]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.303    16.060 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[62]_i_1/O
                         net (fo=1, routed)           0.000    16.060    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[62]
    SLICE_X103Y43        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.625  1002.805    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X103Y43        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                         clock pessimism              0.230  1003.034    
                         clock uncertainty          -15.000   988.034    
    SLICE_X103Y43        FDCE (Setup_fdce_C_D)        0.029   988.063    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]
  -------------------------------------------------------------------
                         required time                        988.063    
                         arrival time                         -16.060    
  -------------------------------------------------------------------
                         slack                                972.003    

Slack (MET) :             972.219ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.759ns  (logic 4.163ns (32.628%)  route 8.596ns (67.372%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 1002.805 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.881     3.175    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X106Y45        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y45        FDCE (Prop_fdce_C_Q)         0.456     3.631 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/Q
                         net (fo=3, routed)           1.392     5.023    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[56]
    SLICE_X102Y43        LUT6 (Prop_lut6_I4_O)        0.124     5.147 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_4/O
                         net (fo=5, routed)           1.383     6.530    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_7
    SLICE_X106Y41        LUT4 (Prop_lut4_I3_O)        0.124     6.654 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           0.879     7.533    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X106Y40        LUT5 (Prop_lut5_I2_O)        0.124     7.657 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=17, routed)          1.307     8.964    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X106Y33        LUT4 (Prop_lut4_I1_O)        0.124     9.088 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=2, routed)           0.789     9.877    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X105Y32        LUT3 (Prop_lut3_I1_O)        0.124    10.001 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.151    10.152    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X105Y32        LUT2 (Prop_lut2_I1_O)        0.124    10.276 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           0.970    11.246    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X110Y32        LUT3 (Prop_lut3_I2_O)        0.124    11.370 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.706    12.076    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X105Y32        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.656 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.656    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X105Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.770 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.770    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.884 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.884    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.998 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.998    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X105Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.112 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.112    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.226 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.226    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.340    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X105Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.454    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X105Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.568 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.568    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X105Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.682    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X105Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.796 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.796    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.910 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.910    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.024 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.024    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X105Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.138 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.138    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X105Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.252 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.252    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    SLICE_X105Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.586 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[1]
                         net (fo=2, routed)           1.019    15.605    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[62]
    SLICE_X102Y47        LUT2 (Prop_lut2_I1_O)        0.329    15.934 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[61]_i_1/O
                         net (fo=1, routed)           0.000    15.934    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[61]
    SLICE_X102Y47        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.626  1002.805    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X102Y47        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                         clock pessimism              0.230  1003.035    
                         clock uncertainty          -15.000   988.035    
    SLICE_X102Y47        FDCE (Setup_fdce_C_D)        0.118   988.153    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]
  -------------------------------------------------------------------
                         required time                        988.153    
                         arrival time                         -15.934    
  -------------------------------------------------------------------
                         slack                                972.219    

Slack (MET) :             972.237ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.813ns  (logic 3.803ns (29.681%)  route 9.010ns (70.319%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.881     3.175    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X106Y45        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y45        FDCE (Prop_fdce_C_Q)         0.456     3.631 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/Q
                         net (fo=3, routed)           1.392     5.023    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[56]
    SLICE_X102Y43        LUT6 (Prop_lut6_I4_O)        0.124     5.147 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_4/O
                         net (fo=5, routed)           1.383     6.530    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_7
    SLICE_X106Y41        LUT4 (Prop_lut4_I3_O)        0.124     6.654 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           0.879     7.533    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X106Y40        LUT5 (Prop_lut5_I2_O)        0.124     7.657 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=17, routed)          1.307     8.964    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X106Y33        LUT4 (Prop_lut4_I1_O)        0.124     9.088 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=2, routed)           0.789     9.877    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X105Y32        LUT3 (Prop_lut3_I1_O)        0.124    10.001 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.151    10.152    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X105Y32        LUT2 (Prop_lut2_I1_O)        0.124    10.276 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           0.970    11.246    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X110Y32        LUT3 (Prop_lut3_I2_O)        0.124    11.370 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.706    12.076    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X105Y32        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.656 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.656    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X105Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.770 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.770    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.884 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.884    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.998 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.998    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X105Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.112 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.112    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.226 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.226    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.340    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X105Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.454    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X105Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.568 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.568    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X105Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.682    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X105Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.796 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.796    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.910 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.910    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.223 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/O[3]
                         net (fo=2, routed)           1.433    15.656    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[52]
    SLICE_X106Y44        LUT2 (Prop_lut2_I1_O)        0.332    15.988 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[51]_i_1/O
                         net (fo=1, routed)           0.000    15.988    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[51]
    SLICE_X106Y44        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.700  1002.879    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X106Y44        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[51]/C
                         clock pessimism              0.271  1003.150    
                         clock uncertainty          -15.000   988.150    
    SLICE_X106Y44        FDCE (Setup_fdce_C_D)        0.075   988.225    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[51]
  -------------------------------------------------------------------
                         required time                        988.225    
                         arrival time                         -15.988    
  -------------------------------------------------------------------
                         slack                                972.237    

Slack (MET) :             972.419ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.656ns  (logic 4.051ns (32.010%)  route 8.605ns (67.990%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.881     3.175    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X106Y45        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y45        FDCE (Prop_fdce_C_Q)         0.456     3.631 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/Q
                         net (fo=3, routed)           1.392     5.023    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[56]
    SLICE_X102Y43        LUT6 (Prop_lut6_I4_O)        0.124     5.147 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_4/O
                         net (fo=5, routed)           1.383     6.530    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_7
    SLICE_X106Y41        LUT4 (Prop_lut4_I3_O)        0.124     6.654 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           0.879     7.533    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X106Y40        LUT5 (Prop_lut5_I2_O)        0.124     7.657 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=17, routed)          1.307     8.964    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X106Y33        LUT4 (Prop_lut4_I1_O)        0.124     9.088 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=2, routed)           0.789     9.877    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X105Y32        LUT3 (Prop_lut3_I1_O)        0.124    10.001 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.151    10.152    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X105Y32        LUT2 (Prop_lut2_I1_O)        0.124    10.276 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           0.970    11.246    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X110Y32        LUT3 (Prop_lut3_I2_O)        0.124    11.370 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.706    12.076    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X105Y32        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.656 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.656    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X105Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.770 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.770    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.884 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.884    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.998 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.998    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X105Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.112 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.112    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.226 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.226    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.340    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X105Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.454    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X105Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.568 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.568    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X105Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.682    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X105Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.796 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.796    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.910 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.910    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.024 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.024    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X105Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.138 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.138    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X105Y46        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.472 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[1]
                         net (fo=2, routed)           1.027    15.500    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[58]
    SLICE_X106Y45        LUT2 (Prop_lut2_I1_O)        0.331    15.831 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[57]_i_1/O
                         net (fo=1, routed)           0.000    15.831    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[57]
    SLICE_X106Y45        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.700  1002.879    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X106Y45        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/C
                         clock pessimism              0.296  1003.175    
                         clock uncertainty          -15.000   988.175    
    SLICE_X106Y45        FDCE (Setup_fdce_C_D)        0.075   988.250    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]
  -------------------------------------------------------------------
                         required time                        988.250    
                         arrival time                         -15.831    
  -------------------------------------------------------------------
                         slack                                972.419    

Slack (MET) :             972.456ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.435ns  (logic 3.909ns (31.437%)  route 8.526ns (68.563%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 1002.805 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.881     3.175    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X106Y45        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y45        FDCE (Prop_fdce_C_Q)         0.456     3.631 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/Q
                         net (fo=3, routed)           1.392     5.023    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[56]
    SLICE_X102Y43        LUT6 (Prop_lut6_I4_O)        0.124     5.147 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_4/O
                         net (fo=5, routed)           1.383     6.530    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_7
    SLICE_X106Y41        LUT4 (Prop_lut4_I3_O)        0.124     6.654 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           0.879     7.533    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X106Y40        LUT5 (Prop_lut5_I2_O)        0.124     7.657 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=17, routed)          1.307     8.964    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X106Y33        LUT4 (Prop_lut4_I1_O)        0.124     9.088 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=2, routed)           0.789     9.877    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X105Y32        LUT3 (Prop_lut3_I1_O)        0.124    10.001 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.151    10.152    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X105Y32        LUT2 (Prop_lut2_I1_O)        0.124    10.276 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           0.970    11.246    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X110Y32        LUT3 (Prop_lut3_I2_O)        0.124    11.370 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.706    12.076    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X105Y32        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.656 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.656    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X105Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.770 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.770    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.884 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.884    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.998 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.998    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X105Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.112 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.112    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.226 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.226    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.340    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X105Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.454    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X105Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.568 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.568    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X105Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.682    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X105Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.796 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.796    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.910 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.910    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.024 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.024    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X105Y45        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.358 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[1]
                         net (fo=2, routed)           0.948    15.307    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[54]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.303    15.610 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[54]_i_1/O
                         net (fo=1, routed)           0.000    15.610    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[54]
    SLICE_X103Y43        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.625  1002.805    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X103Y43        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/C
                         clock pessimism              0.230  1003.034    
                         clock uncertainty          -15.000   988.034    
    SLICE_X103Y43        FDCE (Setup_fdce_C_D)        0.032   988.066    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]
  -------------------------------------------------------------------
                         required time                        988.066    
                         arrival time                         -15.610    
  -------------------------------------------------------------------
                         slack                                972.456    

Slack (MET) :             972.466ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.469ns  (logic 3.938ns (31.583%)  route 8.531ns (68.416%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 1002.805 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.881     3.175    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X106Y45        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y45        FDCE (Prop_fdce_C_Q)         0.456     3.631 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/Q
                         net (fo=3, routed)           1.392     5.023    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[56]
    SLICE_X102Y43        LUT6 (Prop_lut6_I4_O)        0.124     5.147 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_4/O
                         net (fo=5, routed)           1.383     6.530    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_7
    SLICE_X106Y41        LUT4 (Prop_lut4_I3_O)        0.124     6.654 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           0.879     7.533    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X106Y40        LUT5 (Prop_lut5_I2_O)        0.124     7.657 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=17, routed)          1.307     8.964    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X106Y33        LUT4 (Prop_lut4_I1_O)        0.124     9.088 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=2, routed)           0.789     9.877    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X105Y32        LUT3 (Prop_lut3_I1_O)        0.124    10.001 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.151    10.152    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X105Y32        LUT2 (Prop_lut2_I1_O)        0.124    10.276 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           0.970    11.246    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X110Y32        LUT3 (Prop_lut3_I2_O)        0.124    11.370 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.706    12.076    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X105Y32        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.656 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.656    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X105Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.770 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.770    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.884 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.884    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.998 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.998    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X105Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.112 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.112    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.226 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.226    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.340    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X105Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.454    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X105Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.568 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.568    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X105Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.682    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X105Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.796 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.796    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.910 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.910    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.024 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.024    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X105Y45        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.358 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[1]
                         net (fo=2, routed)           0.953    15.312    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[54]
    SLICE_X103Y43        LUT2 (Prop_lut2_I1_O)        0.332    15.644 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[53]_i_1/O
                         net (fo=1, routed)           0.000    15.644    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[53]
    SLICE_X103Y43        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.625  1002.805    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X103Y43        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/C
                         clock pessimism              0.230  1003.034    
                         clock uncertainty          -15.000   988.034    
    SLICE_X103Y43        FDCE (Setup_fdce_C_D)        0.075   988.109    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]
  -------------------------------------------------------------------
                         required time                        988.109    
                         arrival time                         -15.644    
  -------------------------------------------------------------------
                         slack                                972.466    

Slack (MET) :             972.500ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.434ns  (logic 3.916ns (31.495%)  route 8.518ns (68.505%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 1002.805 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.881     3.175    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X106Y45        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y45        FDCE (Prop_fdce_C_Q)         0.456     3.631 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/Q
                         net (fo=3, routed)           1.392     5.023    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[56]
    SLICE_X102Y43        LUT6 (Prop_lut6_I4_O)        0.124     5.147 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_4/O
                         net (fo=5, routed)           1.383     6.530    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_7
    SLICE_X106Y41        LUT4 (Prop_lut4_I3_O)        0.124     6.654 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           0.879     7.533    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X106Y40        LUT5 (Prop_lut5_I2_O)        0.124     7.657 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=17, routed)          1.307     8.964    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X106Y33        LUT4 (Prop_lut4_I1_O)        0.124     9.088 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=2, routed)           0.789     9.877    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X105Y32        LUT3 (Prop_lut3_I1_O)        0.124    10.001 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.151    10.152    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X105Y32        LUT2 (Prop_lut2_I1_O)        0.124    10.276 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           0.970    11.246    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X110Y32        LUT3 (Prop_lut3_I2_O)        0.124    11.370 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.706    12.076    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X105Y32        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.656 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.656    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X105Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.770 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.770    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.884 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.884    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.998 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.998    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X105Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.112 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.112    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.226 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.226    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.340    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X105Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.454    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X105Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.568 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.568    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X105Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.682    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X105Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.796 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.796    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.910 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.910    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.024 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.024    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X105Y45        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.337 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[3]
                         net (fo=2, routed)           0.941    15.278    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[56]
    SLICE_X103Y43        LUT2 (Prop_lut2_I1_O)        0.331    15.609 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[55]_i_1/O
                         net (fo=1, routed)           0.000    15.609    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[55]
    SLICE_X103Y43        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.625  1002.805    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X103Y43        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/C
                         clock pessimism              0.230  1003.034    
                         clock uncertainty          -15.000   988.034    
    SLICE_X103Y43        FDCE (Setup_fdce_C_D)        0.075   988.109    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]
  -------------------------------------------------------------------
                         required time                        988.109    
                         arrival time                         -15.609    
  -------------------------------------------------------------------
                         slack                                972.500    

Slack (MET) :             972.511ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.426ns  (logic 4.005ns (32.232%)  route 8.421ns (67.768%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 1002.805 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.881     3.175    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X106Y45        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y45        FDCE (Prop_fdce_C_Q)         0.456     3.631 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/Q
                         net (fo=3, routed)           1.392     5.023    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[56]
    SLICE_X102Y43        LUT6 (Prop_lut6_I4_O)        0.124     5.147 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_4/O
                         net (fo=5, routed)           1.383     6.530    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_7
    SLICE_X106Y41        LUT4 (Prop_lut4_I3_O)        0.124     6.654 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           0.879     7.533    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X106Y40        LUT5 (Prop_lut5_I2_O)        0.124     7.657 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=17, routed)          1.307     8.964    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X106Y33        LUT4 (Prop_lut4_I1_O)        0.124     9.088 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=2, routed)           0.789     9.877    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X105Y32        LUT3 (Prop_lut3_I1_O)        0.124    10.001 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.151    10.152    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X105Y32        LUT2 (Prop_lut2_I1_O)        0.124    10.276 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           0.970    11.246    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X110Y32        LUT3 (Prop_lut3_I2_O)        0.124    11.370 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.706    12.076    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X105Y32        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.656 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.656    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X105Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.770 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.770    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.884 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.884    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.998 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.998    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X105Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.112 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.112    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.226 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.226    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.340    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X105Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.454    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X105Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.568 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.568    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X105Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.682    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X105Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.796 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.796    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.910 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.910    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.024 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.024    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X105Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.138 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.138    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X105Y46        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.451 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[3]
                         net (fo=2, routed)           0.843    15.295    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[60]
    SLICE_X102Y47        LUT2 (Prop_lut2_I0_O)        0.306    15.601 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[60]_i_1/O
                         net (fo=1, routed)           0.000    15.601    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[60]
    SLICE_X102Y47        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.626  1002.805    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X102Y47        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
                         clock pessimism              0.230  1003.035    
                         clock uncertainty          -15.000   988.035    
    SLICE_X102Y47        FDCE (Setup_fdce_C_D)        0.077   988.112    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]
  -------------------------------------------------------------------
                         required time                        988.112    
                         arrival time                         -15.601    
  -------------------------------------------------------------------
                         slack                                972.511    

Slack (MET) :             972.525ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.505ns  (logic 3.891ns (31.114%)  route 8.614ns (68.886%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.881     3.175    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X106Y45        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y45        FDCE (Prop_fdce_C_Q)         0.456     3.631 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/Q
                         net (fo=3, routed)           1.392     5.023    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[56]
    SLICE_X102Y43        LUT6 (Prop_lut6_I4_O)        0.124     5.147 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_4/O
                         net (fo=5, routed)           1.383     6.530    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_7
    SLICE_X106Y41        LUT4 (Prop_lut4_I3_O)        0.124     6.654 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           0.879     7.533    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X106Y40        LUT5 (Prop_lut5_I2_O)        0.124     7.657 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=17, routed)          1.307     8.964    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X106Y33        LUT4 (Prop_lut4_I1_O)        0.124     9.088 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=2, routed)           0.789     9.877    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X105Y32        LUT3 (Prop_lut3_I1_O)        0.124    10.001 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.151    10.152    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X105Y32        LUT2 (Prop_lut2_I1_O)        0.124    10.276 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           0.970    11.246    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X110Y32        LUT3 (Prop_lut3_I2_O)        0.124    11.370 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.706    12.076    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X105Y32        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.656 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.656    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X105Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.770 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.770    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.884 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.884    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.998 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.998    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X105Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.112 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.112    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.226 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.226    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.340    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X105Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.454    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X105Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.568 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.568    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X105Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.682    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X105Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.796 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.796    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.910 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.910    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.024 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.024    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X105Y45        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.337 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[3]
                         net (fo=2, routed)           1.037    15.374    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[56]
    SLICE_X106Y45        LUT2 (Prop_lut2_I0_O)        0.306    15.680 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[56]_i_1/O
                         net (fo=1, routed)           0.000    15.680    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[56]
    SLICE_X106Y45        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.700  1002.879    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X106Y45        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                         clock pessimism              0.296  1003.175    
                         clock uncertainty          -15.000   988.175    
    SLICE_X106Y45        FDCE (Setup_fdce_C_D)        0.031   988.206    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]
  -------------------------------------------------------------------
                         required time                        988.206    
                         arrival time                         -15.680    
  -------------------------------------------------------------------
                         slack                                972.525    

Slack (MET) :             972.570ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.320ns  (logic 3.793ns (30.788%)  route 8.527ns (69.212%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 1002.805 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.881     3.175    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X106Y45        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y45        FDCE (Prop_fdce_C_Q)         0.456     3.631 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/Q
                         net (fo=3, routed)           1.392     5.023    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[56]
    SLICE_X102Y43        LUT6 (Prop_lut6_I4_O)        0.124     5.147 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_4/O
                         net (fo=5, routed)           1.383     6.530    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_7
    SLICE_X106Y41        LUT4 (Prop_lut4_I3_O)        0.124     6.654 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           0.879     7.533    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X106Y40        LUT5 (Prop_lut5_I2_O)        0.124     7.657 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=17, routed)          1.307     8.964    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X106Y33        LUT4 (Prop_lut4_I1_O)        0.124     9.088 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=2, routed)           0.789     9.877    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X105Y32        LUT3 (Prop_lut3_I1_O)        0.124    10.001 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.151    10.152    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X105Y32        LUT2 (Prop_lut2_I1_O)        0.124    10.276 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           0.970    11.246    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X110Y32        LUT3 (Prop_lut3_I2_O)        0.124    11.370 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.706    12.076    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X105Y32        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.656 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.656    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X105Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.770 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.770    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X105Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.884 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.884    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X105Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.998 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.998    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X105Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.112 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.112    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X105Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.226 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.226    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X105Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.340 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.340    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X105Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.454    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X105Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.568 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.568    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X105Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.682    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X105Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.796 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.796    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X105Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.910 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.910    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X105Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.024 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.024    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X105Y45        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.246 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[0]
                         net (fo=2, routed)           0.949    15.196    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[53]
    SLICE_X103Y43        LUT2 (Prop_lut2_I1_O)        0.299    15.495 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[52]_i_1/O
                         net (fo=1, routed)           0.000    15.495    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[52]
    SLICE_X103Y43        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.625  1002.805    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X103Y43        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/C
                         clock pessimism              0.230  1003.034    
                         clock uncertainty          -15.000   988.034    
    SLICE_X103Y43        FDCE (Setup_fdce_C_D)        0.031   988.065    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]
  -------------------------------------------------------------------
                         required time                        988.065    
                         arrival time                         -15.495    
  -------------------------------------------------------------------
                         slack                                972.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.252ns (63.232%)  route 0.147ns (36.768%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.615     0.951    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X105Y47        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDCE (Prop_fdce_C_Q)         0.141     1.092 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/Q
                         net (fo=4, routed)           0.147     1.238    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]
    SLICE_X105Y47        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.349 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.349    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_bin[63]
    SLICE_X105Y47        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.885     1.251    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X105Y47        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                         clock pessimism             -0.300     0.951    
    SLICE_X105Y47        FDCE (Hold_fdce_C_D)         0.102     1.053    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.210%)  route 0.228ns (61.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.635     0.971    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/Q
                         net (fo=1, routed)           0.228     1.340    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.904     1.270    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                         clock pessimism             -0.299     0.971    
    SLICE_X111Y31        FDCE (Hold_fdce_C_D)         0.066     1.037    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.254ns (39.238%)  route 0.393ns (60.762%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.608     0.944    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X104Y32        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y32        FDCE (Prop_fdce_C_Q)         0.164     1.108 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/Q
                         net (fo=3, routed)           0.224     1.332    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[2]
    SLICE_X106Y32        LUT6 (Prop_lut6_I2_O)        0.045     1.377 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_2/O
                         net (fo=1, routed)           0.169     1.546    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[0]
    SLICE_X106Y32        LUT2 (Prop_lut2_I0_O)        0.045     1.591 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[0]_i_1/O
                         net (fo=1, routed)           0.000     1.591    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[0]
    SLICE_X106Y32        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.904     1.270    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X106Y32        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
                         clock pessimism             -0.263     1.007    
    SLICE_X106Y32        FDCE (Hold_fdce_C_D)         0.091     1.098    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.381ns (52.910%)  route 0.339ns (47.090%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.611     0.947    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X104Y37        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y37        FDCE (Prop_fdce_C_Q)         0.164     1.110 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/Q
                         net (fo=4, routed)           0.173     1.283    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[24]
    SLICE_X105Y37        LUT4 (Prop_lut4_I1_O)        0.045     1.328 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_8/O
                         net (fo=1, routed)           0.000     1.328    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[23]
    SLICE_X105Y37        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.394 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/O[2]
                         net (fo=2, routed)           0.166     1.561    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[23]
    SLICE_X104Y37        LUT2 (Prop_lut2_I0_O)        0.106     1.667 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[23]_i_1/O
                         net (fo=1, routed)           0.000     1.667    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[23]
    SLICE_X104Y37        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.880     1.246    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X104Y37        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[23]/C
                         clock pessimism             -0.299     0.947    
    SLICE_X104Y37        FDCE (Hold_fdce_C_D)         0.131     1.078    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.383ns (53.041%)  route 0.339ns (46.959%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.611     0.947    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X104Y37        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y37        FDCE (Prop_fdce_C_Q)         0.164     1.110 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/Q
                         net (fo=4, routed)           0.173     1.283    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[24]
    SLICE_X105Y37        LUT4 (Prop_lut4_I1_O)        0.045     1.328 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_8/O
                         net (fo=1, routed)           0.000     1.328    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[23]
    SLICE_X105Y37        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.394 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/O[2]
                         net (fo=2, routed)           0.166     1.561    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[23]
    SLICE_X104Y37        LUT2 (Prop_lut2_I1_O)        0.108     1.669 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[22]_i_1/O
                         net (fo=1, routed)           0.000     1.669    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[22]
    SLICE_X104Y37        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.880     1.246    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X104Y37        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[22]/C
                         clock pessimism             -0.299     0.947    
    SLICE_X104Y37        FDCE (Hold_fdce_C_D)         0.121     1.068    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.358ns (45.917%)  route 0.422ns (54.083%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.615     0.951    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X105Y47        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDCE (Prop_fdce_C_Q)         0.141     1.092 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/Q
                         net (fo=4, routed)           0.129     1.220    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[63]
    SLICE_X105Y46        LUT6 (Prop_lut6_I5_O)        0.045     1.265 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_5/O
                         net (fo=8, routed)           0.000     1.265    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[58]
    SLICE_X105Y46        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.330 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[1]
                         net (fo=2, routed)           0.293     1.623    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[58]
    SLICE_X106Y46        LUT2 (Prop_lut2_I0_O)        0.107     1.730 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[58]_i_1/O
                         net (fo=1, routed)           0.000     1.730    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[58]
    SLICE_X106Y46        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.912     1.278    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X106Y46        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/C
                         clock pessimism             -0.263     1.015    
    SLICE_X106Y46        FDCE (Hold_fdce_C_D)         0.091     1.106    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.419ns (54.702%)  route 0.347ns (45.298%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.609     0.945    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X104Y33        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y33        FDCE (Prop_fdce_C_Q)         0.148     1.092 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[7]/Q
                         net (fo=3, routed)           0.181     1.273    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[7]
    SLICE_X105Y33        LUT2 (Prop_lut2_I0_O)        0.099     1.372 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2_18/O
                         net (fo=2, routed)           0.000     1.372    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[7]
    SLICE_X105Y33        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.438 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/O[2]
                         net (fo=2, routed)           0.166     1.604    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[7]
    SLICE_X104Y33        LUT2 (Prop_lut2_I0_O)        0.106     1.710 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[7]_i_1/O
                         net (fo=1, routed)           0.000     1.710    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[7]
    SLICE_X104Y33        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.877     1.243    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X104Y33        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[7]/C
                         clock pessimism             -0.299     0.945    
    SLICE_X104Y33        FDCE (Hold_fdce_C_D)         0.131     1.076    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.421ns (54.820%)  route 0.347ns (45.180%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.609     0.945    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X104Y33        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y33        FDCE (Prop_fdce_C_Q)         0.148     1.092 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[7]/Q
                         net (fo=3, routed)           0.181     1.273    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[7]
    SLICE_X105Y33        LUT2 (Prop_lut2_I0_O)        0.099     1.372 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2_18/O
                         net (fo=2, routed)           0.000     1.372    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[7]
    SLICE_X105Y33        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.438 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/O[2]
                         net (fo=2, routed)           0.166     1.604    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[7]
    SLICE_X104Y33        LUT2 (Prop_lut2_I1_O)        0.108     1.712 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[6]_i_1/O
                         net (fo=1, routed)           0.000     1.712    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[6]
    SLICE_X104Y33        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.877     1.243    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X104Y33        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[6]/C
                         clock pessimism             -0.299     0.945    
    SLICE_X104Y33        FDCE (Hold_fdce_C_D)         0.121     1.066    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.382ns (49.513%)  route 0.390ns (50.487%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.611     0.947    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X104Y37        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y37        FDCE (Prop_fdce_C_Q)         0.164     1.110 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/Q
                         net (fo=4, routed)           0.174     1.284    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[24]
    SLICE_X105Y37        LUT3 (Prop_lut3_I0_O)        0.045     1.329 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_7/O
                         net (fo=1, routed)           0.000     1.329    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[24]
    SLICE_X105Y37        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.392 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/O[3]
                         net (fo=2, routed)           0.216     1.608    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[24]
    SLICE_X104Y37        LUT2 (Prop_lut2_I0_O)        0.110     1.718 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[24]_i_1/O
                         net (fo=1, routed)           0.000     1.718    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[24]
    SLICE_X104Y37        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.880     1.246    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X104Y37        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
                         clock pessimism             -0.299     0.947    
    SLICE_X104Y37        FDCE (Hold_fdce_C_D)         0.121     1.068    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.359ns (47.908%)  route 0.390ns (52.092%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.614     0.950    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X103Y43        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y43        FDCE (Prop_fdce_C_Q)         0.141     1.090 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/Q
                         net (fo=4, routed)           0.234     1.324    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[48]
    SLICE_X105Y43        LUT4 (Prop_lut4_I0_O)        0.045     1.369 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_11/O
                         net (fo=1, routed)           0.000     1.369    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[48]
    SLICE_X105Y43        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.432 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/O[3]
                         net (fo=2, routed)           0.157     1.589    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[48]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.110     1.699 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[48]_i_1/O
                         net (fo=1, routed)           0.000     1.699    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[48]
    SLICE_X103Y43        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.884     1.250    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X103Y43        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/C
                         clock pessimism             -0.300     0.950    
    SLICE_X103Y43        FDCE (Hold_fdce_C_D)         0.092     1.042    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.657    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y18  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X106Y32   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X106Y34   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X106Y34   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X111Y35   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X111Y35   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X111Y35   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X111Y35   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X107Y36   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X107Y36   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X106Y34   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X106Y34   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X111Y35   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X111Y35   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X111Y35   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X111Y35   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X107Y36   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X107Y36   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X107Y36   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X107Y36   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X104Y37   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X104Y37   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X104Y37   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X104Y37   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X104Y37   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X104Y37   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X104Y32   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X106Y41   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[34]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X106Y41   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[35]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X104Y32   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  riscv_jtag_tck
  To Clock:  riscv_jtag_tck

Setup :            0  Failing Endpoints,  Worst Slack       21.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.393ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[3]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.456ns (29.029%)  route 1.115ns (70.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    5.864ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.747     5.864    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X13Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDCE (Prop_fdce_C_Q)         0.456     6.320 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[3]/Q
                         net (fo=1, routed)           1.115     7.434    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[11]_0[1]
    SLICE_X11Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.650     5.283    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.418     5.701 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.527     6.229    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X0Y36          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.827    
    SLICE_X11Y36         FDCE (Setup_data_check)     22.000    28.827    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         28.827    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                 21.393    

Slack (MET) :             21.404ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[10]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.456ns (30.823%)  route 1.023ns (69.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.827     5.944    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X7Y34          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.456     6.400 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[10]/Q
                         net (fo=1, routed)           1.023     7.423    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[11]_0[8]
    SLICE_X11Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.650     5.283    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.418     5.701 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.527     6.229    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X0Y36          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.827    
    SLICE_X11Y36         FDCE (Setup_data_check)     22.000    28.827    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         28.827    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                 21.404    

Slack (MET) :             21.482ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[2]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.518ns (34.935%)  route 0.965ns (65.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.746     5.863    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X10Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.518     6.381 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[2]/Q
                         net (fo=1, routed)           0.965     7.345    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[31]_0[2]
    SLICE_X9Y37          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.650     5.283    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.418     5.701 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.527     6.229    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X0Y36          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.827    
    SLICE_X9Y37          FDCE (Setup_data_check)     22.000    28.827    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         28.827    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 21.482    

Slack (MET) :             21.496ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[7]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.456ns (32.862%)  route 0.932ns (67.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.827     5.944    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X7Y34          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.456     6.400 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[7]/Q
                         net (fo=1, routed)           0.932     7.331    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[11]_0[5]
    SLICE_X14Y37         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.650     5.283    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.418     5.701 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.527     6.229    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X0Y36          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.827    
    SLICE_X14Y37         FDCE (Setup_data_check)     22.000    28.827    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         28.827    
                         arrival time                          -7.331    
  -------------------------------------------------------------------
                         slack                                 21.496    

Slack (MET) :             21.525ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[8]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.456ns (33.462%)  route 0.907ns (66.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.823     5.940    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X7Y31          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDCE (Prop_fdce_C_Q)         0.456     6.396 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[8]/Q
                         net (fo=1, routed)           0.907     7.302    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[31]_0[8]
    SLICE_X9Y37          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.650     5.283    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.418     5.701 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.527     6.229    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X0Y36          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.827    
    SLICE_X9Y37          FDCE (Setup_data_check)     22.000    28.827    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[8]
  -------------------------------------------------------------------
                         required time                         28.827    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                 21.525    

Slack (MET) :             21.531ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[8]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.456ns (33.709%)  route 0.897ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.827     5.944    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X7Y34          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.456     6.400 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[8]/Q
                         net (fo=1, routed)           0.897     7.296    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[11]_0[6]
    SLICE_X17Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.650     5.283    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.418     5.701 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.527     6.229    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X0Y36          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.827    
    SLICE_X17Y36         FDCE (Setup_data_check)     22.000    28.827    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         28.827    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                 21.531    

Slack (MET) :             21.548ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_write_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_write_reg/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.419ns (31.283%)  route 0.920ns (68.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.823     5.940    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X7Y31          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDCE (Prop_fdce_C_Q)         0.419     6.359 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_write_reg/Q
                         net (fo=1, routed)           0.920     7.279    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_mem_write
    SLICE_X9Y37          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.650     5.283    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.418     5.701 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.527     6.229    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X0Y36          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.827    
    SLICE_X9Y37          FDCE (Setup_data_check)     22.000    28.827    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_write_reg
  -------------------------------------------------------------------
                         required time                         28.827    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                 21.548    

Slack (MET) :             21.556ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[1]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.456ns (34.252%)  route 0.875ns (65.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.823     5.940    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X7Y31          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDCE (Prop_fdce_C_Q)         0.456     6.396 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[1]/Q
                         net (fo=1, routed)           0.875     7.271    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[31]_0[1]
    SLICE_X9Y37          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.650     5.283    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.418     5.701 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.527     6.229    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X0Y36          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.827    
    SLICE_X9Y37          FDCE (Setup_data_check)     22.000    28.827    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         28.827    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                 21.556    

Slack (MET) :             21.611ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[12]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.456ns (33.410%)  route 0.909ns (66.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    5.852ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.735     5.852    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X24Y31         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDCE (Prop_fdce_C_Q)         0.456     6.308 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[12]/Q
                         net (fo=1, routed)           0.909     7.216    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[31]_0[12]
    SLICE_X20Y35         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.650     5.283    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.418     5.701 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.527     6.229    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X0Y36          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.827    
    SLICE_X20Y35         FDCE (Setup_data_check)     22.000    28.827    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[12]
  -------------------------------------------------------------------
                         required time                         28.827    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                 21.611    

Slack (MET) :             21.616ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[29]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.456ns (30.187%)  route 1.055ns (69.813%))
  Logic Levels:           0  
  Clock Path Skew:        1.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.382ns
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.737     5.854    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X24Y32         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         FDCE (Prop_fdce_C_Q)         0.456     6.310 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[29]/Q
                         net (fo=1, routed)           1.055     7.364    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[29]
    SLICE_X24Y35         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.565     5.198    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X14Y28         FDCE (Prop_fdce_C_Q)         0.418     5.616 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.765     6.382    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X14Y19         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.980    
    SLICE_X24Y35         FDCE (Setup_data_check)     22.000    28.980    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         28.980    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                 21.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.361%)  route 0.123ns (46.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.576     2.304    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X24Y25         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDCE (Prop_fdce_C_Q)         0.141     2.445 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/Q
                         net (fo=58, routed)          0.123     2.568    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/ADDRD5
    SLICE_X26Y25         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.841     2.797    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/WCLK
    SLICE_X26Y25         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMA/CLK
                         clock pessimism             -0.480     2.317    
    SLICE_X26Y25         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.487    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.361%)  route 0.123ns (46.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.576     2.304    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X24Y25         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDCE (Prop_fdce_C_Q)         0.141     2.445 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/Q
                         net (fo=58, routed)          0.123     2.568    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/ADDRD5
    SLICE_X26Y25         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.841     2.797    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/WCLK
    SLICE_X26Y25         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMB/CLK
                         clock pessimism             -0.480     2.317    
    SLICE_X26Y25         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.487    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.361%)  route 0.123ns (46.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.576     2.304    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X24Y25         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDCE (Prop_fdce_C_Q)         0.141     2.445 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/Q
                         net (fo=58, routed)          0.123     2.568    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/ADDRD5
    SLICE_X26Y25         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.841     2.797    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/WCLK
    SLICE_X26Y25         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMC/CLK
                         clock pessimism             -0.480     2.317    
    SLICE_X26Y25         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.487    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.361%)  route 0.123ns (46.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.576     2.304    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X24Y25         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDCE (Prop_fdce_C_Q)         0.141     2.445 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/Q
                         net (fo=58, routed)          0.123     2.568    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/ADDRD5
    SLICE_X26Y25         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.841     2.797    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/WCLK
    SLICE_X26Y25         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMD/CLK
                         clock pessimism             -0.480     2.317    
    SLICE_X26Y25         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.487    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.030%)  route 0.194ns (57.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.576     2.304    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X24Y25         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDCE (Prop_fdce_C_Q)         0.141     2.445 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/Q
                         net (fo=61, routed)          0.194     2.639    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/ADDRD4
    SLICE_X26Y25         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.841     2.797    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/WCLK
    SLICE_X26Y25         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMA/CLK
                         clock pessimism             -0.480     2.317    
    SLICE_X26Y25         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.517    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.030%)  route 0.194ns (57.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.576     2.304    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X24Y25         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDCE (Prop_fdce_C_Q)         0.141     2.445 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/Q
                         net (fo=61, routed)          0.194     2.639    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/ADDRD4
    SLICE_X26Y25         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.841     2.797    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/WCLK
    SLICE_X26Y25         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMB/CLK
                         clock pessimism             -0.480     2.317    
    SLICE_X26Y25         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.517    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.030%)  route 0.194ns (57.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.576     2.304    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X24Y25         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDCE (Prop_fdce_C_Q)         0.141     2.445 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/Q
                         net (fo=61, routed)          0.194     2.639    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/ADDRD4
    SLICE_X26Y25         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.841     2.797    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/WCLK
    SLICE_X26Y25         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMC/CLK
                         clock pessimism             -0.480     2.317    
    SLICE_X26Y25         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.517    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.030%)  route 0.194ns (57.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.576     2.304    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X24Y25         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDCE (Prop_fdce_C_Q)         0.141     2.445 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/Q
                         net (fo=61, routed)          0.194     2.639    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/ADDRD4
    SLICE_X26Y25         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.841     2.797    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/WCLK
    SLICE_X26Y25         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMD/CLK
                         clock pessimism             -0.480     2.317    
    SLICE_X26Y25         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.517    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.523%)  route 0.070ns (27.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.610     2.338    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X5Y25          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     2.479 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[28]/Q
                         net (fo=9, routed)           0.070     2.549    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_wbuf_wdata_0[27]
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.045     2.594 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter[27]_i_1/O
                         net (fo=1, routed)           0.000     2.594    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter[27]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.876     2.832    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X4Y25          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[27]/C
                         clock pessimism             -0.481     2.351    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.120     2.471    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.810ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.586     2.314    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X17Y31         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDCE (Prop_fdce_C_Q)         0.141     2.455 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[22]/Q
                         net (fo=1, routed)           0.080     2.535    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata[22]
    SLICE_X16Y31         LUT6 (Prop_lut6_I0_O)        0.045     2.580 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata[22]_i_1__0/O
                         net (fo=1, routed)           0.000     2.580    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata[22]_i_1__0_n_0
    SLICE_X16Y31         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.854     2.810    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X16Y31         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[22]/C
                         clock pessimism             -0.483     2.327    
    SLICE_X16Y31         FDCE (Hold_fdce_C_D)         0.121     2.448    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         riscv_jtag_tck
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { riscv_jtag_tck }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y12   soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  riscv_jtag_tck_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y30    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X4Y33    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X4Y33    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y30    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y30    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y30    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y30    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y30    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[7]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X22Y25   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X22Y25   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X22Y25   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X22Y25   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X22Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X22Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X22Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X22Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X26Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_21_23/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X26Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_21_23/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X26Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_21_23/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X26Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_21_23/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X26Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_21_23/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X26Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_21_23/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X22Y25   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X22Y25   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X22Y25   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X22Y25   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X22Y25   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X22Y25   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  riscv_rmii_refclk
  To Clock:  riscv_rmii_refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.357ns  (required time - arrival time)
  Source:                 riscv_rmii_rxd[1]
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 1.034ns (17.006%)  route 5.047ns (82.994%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        4.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 24.521 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.000    12.000    
    U19                                               0.000    12.000 r  riscv_rmii_rxd[1] (IN)
                         net (fo=0)                   0.000    12.000    riscv_rmii_rxd[1]
    U19                  IBUF (Prop_ibuf_I_O)         0.910    12.910 r  riscv_rmii_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           4.434    17.344    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rxd[1]
    SLICE_X68Y2          LUT3 (Prop_lut3_I0_O)        0.124    17.468 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rxd_d1[1]_i_1/O
                         net (fo=1, routed)           0.614    18.082    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]_0
    SLICE_X68Y2          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.559    24.521    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X68Y2          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/C
                         clock pessimism              0.000    24.521    
                         clock uncertainty           -0.035    24.486    
    SLICE_X68Y2          FDRE (Setup_fdre_C_D)       -0.047    24.439    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         24.439    
                         arrival time                         -18.082    
  -------------------------------------------------------------------
                         slack                                  6.357    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 riscv_rmii_rxd[0]
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.477ns (17.490%)  route 2.251ns (82.510%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        1.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 21.658 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.000    12.000    
    Y19                                               0.000    12.000 r  riscv_rmii_rxd[0] (IN)
                         net (fo=0)                   0.000    12.000    riscv_rmii_rxd[0]
    Y19                  IBUF (Prop_ibuf_I_O)         0.421    12.421 r  riscv_rmii_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           2.251    14.673    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rxd[0]
    SLICE_X68Y2          LUT3 (Prop_lut3_I0_O)        0.056    14.729 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rxd_d1[0]_i_1/O
                         net (fo=1, routed)           0.000    14.729    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]_0
    SLICE_X68Y2          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370    20.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    21.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588    21.658    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X68Y2          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/C
                         clock pessimism              0.000    21.658    
                         clock uncertainty           -0.035    21.622    
    SLICE_X68Y2          FDRE (Setup_fdre_C_D)        0.013    21.635    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.635    
                         arrival time                         -14.729    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_tx_en
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        16.029ns  (logic 2.748ns (17.147%)  route 13.281ns (82.853%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.731     4.942    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X61Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.419     5.361 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/Q
                         net (fo=2, routed)          13.281    18.642    riscv_rmii_tx_en_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         2.329    20.971 r  riscv_rmii_tx_en_OBUF_inst/O
                         net (fo=0)                   0.000    20.971    riscv_rmii_tx_en
    Y18                                                               r  riscv_rmii_tx_en (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                         -20.971    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             7.183ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_txd[1]
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        15.840ns  (logic 2.794ns (17.637%)  route 13.046ns (82.363%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.731     4.942    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X61Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.419     5.361 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/Q
                         net (fo=1, routed)          13.046    18.408    riscv_rmii_txd_OBUF[1]
    Y17                  OBUF (Prop_obuf_I_O)         2.375    20.782 r  riscv_rmii_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.782    riscv_rmii_txd[1]
    Y17                                                               r  riscv_rmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                         -20.782    
  -------------------------------------------------------------------
                         slack                                  7.183    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 riscv_rmii_crs_dv
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.393ns (16.507%)  route 1.988ns (83.493%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        1.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 21.658 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.000    12.000    
    W18                                               0.000    12.000 r  riscv_rmii_crs_dv (IN)
                         net (fo=0)                   0.000    12.000    riscv_rmii_crs_dv
    W18                  IBUF (Prop_ibuf_I_O)         0.393    12.393 r  riscv_rmii_crs_dv_IBUF_inst/O
                         net (fo=1, routed)           1.988    14.381    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_crsdv
    SLICE_X68Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370    20.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    21.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588    21.658    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X68Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/C
                         clock pessimism              0.000    21.658    
                         clock uncertainty           -0.035    21.622    
    SLICE_X68Y1          FDCE (Setup_fdce_C_D)       -0.009    21.613    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg
  -------------------------------------------------------------------
                         required time                         21.613    
                         arrival time                         -14.381    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.303ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_txd[0]
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        15.722ns  (logic 2.658ns (16.906%)  route 13.064ns (83.094%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.729     4.940    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X59Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDCE (Prop_fdce_C_Q)         0.456     5.396 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/Q
                         net (fo=1, routed)          13.064    18.460    riscv_rmii_txd_OBUF[0]
    Y16                  OBUF (Prop_obuf_I_O)         2.202    20.662 r  riscv_rmii_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.662    riscv_rmii_txd[0]
    Y16                                                               r  riscv_rmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                         -20.662    
  -------------------------------------------------------------------
                         slack                                  7.303    

Slack (MET) :             13.046ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 1.924ns (27.918%)  route 4.968ns (72.082%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 24.518 - 20.000 ) 
    Source Clock Delay      (SCD):    4.940ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.729     4.940    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X58Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.478     5.418 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/Q
                         net (fo=25, routed)          1.785     7.204    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.295     7.499 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_12/O
                         net (fo=1, routed)           0.000     7.499    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_12_n_0
    SLICE_X58Y11         MUXF7 (Prop_muxf7_I1_O)      0.214     7.713 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_6/O
                         net (fo=1, routed)           0.815     8.528    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_6_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I1_O)        0.297     8.825 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                         net (fo=1, routed)           0.000     8.825    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X59Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     9.042 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           1.141    10.184    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I1_O)        0.299    10.483 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          1.225    11.708    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X60Y4          LUT4 (Prop_lut4_I2_O)        0.124    11.832 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[4]_i_1__0/O
                         net (fo=1, routed)           0.000    11.832    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[4]_i_1__0_n_0
    SLICE_X60Y4          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.556    24.518    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X60Y4          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[4]/C
                         clock pessimism              0.364    24.882    
                         clock uncertainty           -0.035    24.847    
    SLICE_X60Y4          FDPE (Setup_fdpe_C_D)        0.031    24.878    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[4]
  -------------------------------------------------------------------
                         required time                         24.878    
                         arrival time                         -11.832    
  -------------------------------------------------------------------
                         slack                                 13.046    

Slack (MET) :             13.060ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 1.954ns (28.230%)  route 4.968ns (71.770%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 24.518 - 20.000 ) 
    Source Clock Delay      (SCD):    4.940ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.729     4.940    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X58Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.478     5.418 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/Q
                         net (fo=25, routed)          1.785     7.204    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.295     7.499 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_12/O
                         net (fo=1, routed)           0.000     7.499    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_12_n_0
    SLICE_X58Y11         MUXF7 (Prop_muxf7_I1_O)      0.214     7.713 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_6/O
                         net (fo=1, routed)           0.815     8.528    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_6_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I1_O)        0.297     8.825 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                         net (fo=1, routed)           0.000     8.825    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X59Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     9.042 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           1.141    10.184    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I1_O)        0.299    10.483 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          1.225    11.708    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X60Y4          LUT4 (Prop_lut4_I2_O)        0.154    11.862 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[7]_i_1__0/O
                         net (fo=1, routed)           0.000    11.862    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[7]_i_1__0_n_0
    SLICE_X60Y4          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.556    24.518    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X60Y4          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[7]/C
                         clock pessimism              0.364    24.882    
                         clock uncertainty           -0.035    24.847    
    SLICE_X60Y4          FDPE (Setup_fdpe_C_D)        0.075    24.922    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[7]
  -------------------------------------------------------------------
                         required time                         24.922    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                 13.060    

Slack (MET) :             13.413ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.924ns (29.325%)  route 4.637ns (70.675%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.940ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.729     4.940    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X58Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.478     5.418 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/Q
                         net (fo=25, routed)          1.785     7.204    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.295     7.499 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_12/O
                         net (fo=1, routed)           0.000     7.499    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_12_n_0
    SLICE_X58Y11         MUXF7 (Prop_muxf7_I1_O)      0.214     7.713 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_6/O
                         net (fo=1, routed)           0.815     8.528    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_6_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I1_O)        0.297     8.825 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                         net (fo=1, routed)           0.000     8.825    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X59Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     9.042 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           1.141    10.184    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I1_O)        0.299    10.483 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          0.895    11.377    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X59Y4          LUT6 (Prop_lut6_I4_O)        0.124    11.501 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[23]_i_1__0/O
                         net (fo=1, routed)           0.000    11.501    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[23]_i_1__0_n_0
    SLICE_X59Y4          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.554    24.516    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X59Y4          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[23]/C
                         clock pessimism              0.402    24.918    
                         clock uncertainty           -0.035    24.883    
    SLICE_X59Y4          FDPE (Setup_fdpe_C_D)        0.031    24.914    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[23]
  -------------------------------------------------------------------
                         required time                         24.914    
                         arrival time                         -11.501    
  -------------------------------------------------------------------
                         slack                                 13.413    

Slack (MET) :             13.419ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 1.924ns (29.526%)  route 4.592ns (70.474%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 24.518 - 20.000 ) 
    Source Clock Delay      (SCD):    4.940ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.729     4.940    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X58Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.478     5.418 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/Q
                         net (fo=25, routed)          1.785     7.204    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.295     7.499 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_12/O
                         net (fo=1, routed)           0.000     7.499    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_12_n_0
    SLICE_X58Y11         MUXF7 (Prop_muxf7_I1_O)      0.214     7.713 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_6/O
                         net (fo=1, routed)           0.815     8.528    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_6_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I1_O)        0.297     8.825 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                         net (fo=1, routed)           0.000     8.825    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X59Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     9.042 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           1.141    10.184    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I1_O)        0.299    10.483 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          0.850    11.333    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X61Y6          LUT6 (Prop_lut6_I4_O)        0.124    11.457 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[12]_i_1__0/O
                         net (fo=1, routed)           0.000    11.457    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[12]_i_1__0_n_0
    SLICE_X61Y6          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.556    24.518    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X61Y6          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/C
                         clock pessimism              0.364    24.882    
                         clock uncertainty           -0.035    24.847    
    SLICE_X61Y6          FDPE (Setup_fdpe_C_D)        0.029    24.876    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]
  -------------------------------------------------------------------
                         required time                         24.876    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                 13.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.583     1.653    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X59Y4          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.794 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]/Q
                         net (fo=1, routed)           0.056     1.850    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg_n_0_[17]
    SLICE_X59Y4          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.852     2.013    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X59Y4          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[19]/C
                         clock pessimism             -0.360     1.653    
    SLICE_X59Y4          FDPE (Hold_fdpe_C_D)         0.075     1.728    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.658    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X69Y0          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.799 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[12]/Q
                         net (fo=2, routed)           0.056     1.855    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg_n_0_[12]
    SLICE_X69Y0          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.855     2.016    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X69Y0          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[14]/C
                         clock pessimism             -0.358     1.658    
    SLICE_X69Y0          FDPE (Hold_fdpe_C_D)         0.071     1.729    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.281%)  route 0.134ns (48.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.582     1.652    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X64Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDCE (Prop_fdce_C_Q)         0.141     1.793 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[5]/Q
                         net (fo=2, routed)           0.134     1.927    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][34]_0[5]
    SLICE_X60Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.849     2.010    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X60Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][5]/C
                         clock pessimism             -0.324     1.686    
    SLICE_X60Y12         FDCE (Hold_fdce_C_D)         0.071     1.757    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][30]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.746%)  route 0.112ns (44.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.585     1.655    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X65Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDCE (Prop_fdce_C_Q)         0.141     1.796 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[30]/Q
                         net (fo=2, routed)           0.112     1.908    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][34]_0[30]
    SLICE_X67Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.853     2.014    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X67Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][30]/C
                         clock pessimism             -0.343     1.671    
    SLICE_X67Y6          FDCE (Hold_fdce_C_D)         0.066     1.737    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][30]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.581     1.651    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X63Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDCE (Prop_fdce_C_Q)         0.141     1.792 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[13]/Q
                         net (fo=2, routed)           0.120     1.912    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[13]
    SLICE_X63Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.849     2.010    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X63Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[11]/C
                         clock pessimism             -0.343     1.667    
    SLICE_X63Y12         FDCE (Hold_fdce_C_D)         0.070     1.737    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.419%)  route 0.080ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.586     1.656    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X61Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDCE (Prop_fdce_C_Q)         0.128     1.784 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[18]/Q
                         net (fo=2, routed)           0.080     1.864    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[18]
    SLICE_X60Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.015    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X60Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[18]/C
                         clock pessimism             -0.346     1.669    
    SLICE_X60Y1          FDCE (Hold_fdce_C_D)         0.017     1.686    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.302%)  route 0.129ns (47.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.585     1.655    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X60Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y5          FDCE (Prop_fdce_C_Q)         0.141     1.796 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[2]/Q
                         net (fo=2, routed)           0.129     1.924    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][34]_0[2]
    SLICE_X60Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.853     2.014    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X60Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][2]/C
                         clock pessimism             -0.343     1.671    
    SLICE_X60Y6          FDCE (Hold_fdce_C_D)         0.075     1.746    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.582     1.652    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X63Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDCE (Prop_fdce_C_Q)         0.141     1.793 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[7]/Q
                         net (fo=2, routed)           0.120     1.913    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[7]
    SLICE_X62Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.851     2.012    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X62Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[7]/C
                         clock pessimism             -0.343     1.669    
    SLICE_X62Y11         FDCE (Hold_fdce_C_D)         0.063     1.732    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.582     1.652    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X63Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDCE (Prop_fdce_C_Q)         0.141     1.793 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[9]/Q
                         net (fo=2, routed)           0.121     1.914    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[9]
    SLICE_X62Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.851     2.012    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X62Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[9]/C
                         clock pessimism             -0.343     1.669    
    SLICE_X62Y11         FDCE (Hold_fdce_C_D)         0.063     1.732    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.162%)  route 0.129ns (47.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.586     1.656    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X61Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDCE (Prop_fdce_C_Q)         0.141     1.797 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[4]/Q
                         net (fo=2, routed)           0.129     1.926    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[4]
    SLICE_X60Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.015    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X60Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[2]/C
                         clock pessimism             -0.343     1.672    
    SLICE_X60Y2          FDCE (Hold_fdce_C_D)         0.072     1.744    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         riscv_rmii_refclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { riscv_rmii_refclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  riscv_rmii_refclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X58Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X60Y6     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X59Y12    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X66Y7     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X58Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X60Y6     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X59Y12    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X66Y7     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X59Y2     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X58Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X59Y2     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X59Y2     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X59Y2     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][26]/C



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.549ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 1.697ns (62.825%)  route 1.004ns (37.175%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -6.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    9.790ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.669     2.963    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.518     3.481 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.788     6.269    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.790 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.790    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    21.790    
    U7                                                0.000    21.790 r  miso_0 (IN)
                         net (fo=0)                   0.000    21.790    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         1.573    23.363 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           1.004    24.367    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT5 (Prop_lut5_I0_O)        0.124    24.491 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[15]_i_2/O
                         net (fo=1, routed)           0.000    24.491    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[15]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/C
                         clock pessimism              0.115    24.941    
                         clock uncertainty           -0.332    24.610    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.079    24.689    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         24.689    
                         arrival time                         -24.491    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 1.697ns (65.866%)  route 0.880ns (34.134%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -6.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 24.827 - 22.000 ) 
    Source Clock Delay      (SCD):    9.790ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.669     2.963    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.518     3.481 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.788     6.269    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.790 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.790    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    21.790    
    U7                                                0.000    21.790 r  miso_0 (IN)
                         net (fo=0)                   0.000    21.790    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         1.573    23.363 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.880    24.243    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.124    24.367 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[7]_i_1/O
                         net (fo=1, routed)           0.000    24.367    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[7]
    SLICE_X1Y29          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.648    24.827    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X1Y29          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/C
                         clock pessimism              0.115    24.942    
                         clock uncertainty           -0.332    24.611    
    SLICE_X1Y29          FDCE (Setup_fdce_C_D)        0.032    24.643    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         24.643    
                         arrival time                         -24.367    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 1.697ns (66.050%)  route 0.872ns (33.950%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -6.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    9.790ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.669     2.963    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.518     3.481 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.788     6.269    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.790 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.790    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    21.790    
    U7                                                0.000    21.790 r  miso_0 (IN)
                         net (fo=0)                   0.000    21.790    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         1.573    23.363 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.872    24.235    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.124    24.359 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[0]_i_1/O
                         net (fo=1, routed)           0.000    24.359    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[0]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/C
                         clock pessimism              0.115    24.941    
                         clock uncertainty           -0.332    24.610    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.081    24.691    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         24.691    
                         arrival time                         -24.359    
  -------------------------------------------------------------------
                         slack                                  0.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.549ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.385ns (52.300%)  route 0.351ns (47.700%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.564     0.900    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.164     1.064 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           0.867     1.931    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     3.152 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.152    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    15.152    
    U7                                                0.000    15.152 r  miso_0 (IN)
                         net (fo=0)                   0.000    15.152    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         0.340    15.492 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.351    15.844    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.045    15.889 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[0]_i_1/O
                         net (fo=1, routed)           0.000    15.889    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[0]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.121     1.340    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                          15.889    
  -------------------------------------------------------------------
                         slack                                 14.549    

Slack (MET) :             14.577ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.385ns (52.286%)  route 0.352ns (47.714%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.564     0.900    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.164     1.064 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           0.867     1.931    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     3.152 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.152    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    15.152    
    U7                                                0.000    15.152 r  miso_0 (IN)
                         net (fo=0)                   0.000    15.152    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         0.340    15.492 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.352    15.844    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.045    15.889 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[7]_i_1/O
                         net (fo=1, routed)           0.000    15.889    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[7]
    SLICE_X1Y29          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.884     1.250    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X1Y29          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/C
                         clock pessimism             -0.030     1.220    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.092     1.312    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                          15.889    
  -------------------------------------------------------------------
                         slack                                 14.577    

Slack (MET) :             14.601ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.385ns (48.857%)  route 0.403ns (51.143%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.564     0.900    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.164     1.064 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           0.867     1.931    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     3.152 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.152    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    15.152    
    U7                                                0.000    15.152 r  miso_0 (IN)
                         net (fo=0)                   0.000    15.152    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         0.340    15.492 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.403    15.896    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT5 (Prop_lut5_I0_O)        0.045    15.941 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[15]_i_2/O
                         net (fo=1, routed)           0.000    15.941    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[15]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.121     1.340    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                          15.941    
  -------------------------------------------------------------------
                         slack                                 14.601    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        5.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.321ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            mosi_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        12.313ns  (logic 4.045ns (32.851%)  route 8.268ns (67.149%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.822ns = ( 52.822 - 44.000 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 24.962 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.668    24.962    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X36Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDCE (Prop_fdce_C_Q)         0.518    25.480 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/Q
                         net (fo=1, routed)           8.268    33.748    mosi_0_OBUF
    C20                  OBUF (Prop_obuf_I_O)         3.527    37.275 r  mosi_0_OBUF_inst/O
                         net (fo=0)                   0.000    37.275    mosi_0
    C20                                                               r  mosi_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.495    46.674    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.418    47.092 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.411    49.504    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    52.822 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    52.822    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.230    53.051    
                         clock uncertainty           -0.332    52.719    
                         output delay               -10.000    42.719    
  -------------------------------------------------------------------
                         required time                         42.720    
                         arrival time                         -37.275    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             9.605ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            nss_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        8.186ns  (logic 4.195ns (51.252%)  route 3.990ns (48.748%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.822ns = ( 52.822 - 44.000 ) 
    Source Clock Delay      (SCD):    2.963ns = ( 24.963 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.669    24.963    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y6          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDPE (Prop_fdpe_C_Q)         0.518    25.481 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/Q
                         net (fo=1, routed)           0.874    26.355    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o
    SLICE_X32Y6          LUT2 (Prop_lut2_I0_O)        0.124    26.479 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_INST_0/O
                         net (fo=1, routed)           3.116    29.595    nss_0_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         3.553    33.149 r  nss_0_OBUF_inst/O
                         net (fo=0)                   0.000    33.149    nss_0
    Y6                                                                r  nss_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.495    46.674    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.418    47.092 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.411    49.504    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    52.822 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    52.822    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.264    53.085    
                         clock uncertainty           -0.332    52.753    
                         output delay               -10.000    42.753    
  -------------------------------------------------------------------
                         required time                         42.754    
                         arrival time                         -33.149    
  -------------------------------------------------------------------
                         slack                                  9.605    

Slack (MET) :             10.989ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        6.827ns  (logic 4.038ns (59.156%)  route 2.788ns (40.844%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.822ns = ( 52.822 - 44.000 ) 
    Source Clock Delay      (SCD):    2.963ns = ( 24.963 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.669    24.963    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.518    25.481 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.788    28.269    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    31.790 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    31.790    sclk_0
    V6                                                                r  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.495    46.674    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.418    47.092 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.411    49.504    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    52.822 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    52.822    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.289    53.110    
                         clock uncertainty           -0.332    52.778    
                         output delay               -10.000    42.778    
  -------------------------------------------------------------------
                         required time                         42.779    
                         arrival time                         -31.790    
  -------------------------------------------------------------------
                         slack                                 10.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.321ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 3.736ns (60.777%)  route 2.411ns (39.223%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.790ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.495     2.674    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.418     3.092 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.411     5.504    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318     8.822 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.822    sclk_0
    V6                                                                r  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.669     2.963    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.518     3.481 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.788     6.269    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.790 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.790    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.289     9.501    
                         output delay               -10.000    -0.499    
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                           8.822    
  -------------------------------------------------------------------
                         slack                                  9.321    

Slack (MET) :             9.794ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            nss_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 1.440ns (54.517%)  route 1.201ns (45.483%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        2.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.011ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.564     0.900    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X35Y6          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDPE (Prop_fdpe_C_Q)         0.141     1.041 f  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/Q
                         net (fo=2, routed)           0.210     1.250    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_rxneie_reg_0[0]
    SLICE_X32Y6          LUT2 (Prop_lut2_I1_O)        0.045     1.295 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_INST_0/O
                         net (fo=1, routed)           0.991     2.287    nss_0_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         1.254     3.541 r  nss_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.541    nss_0
    Y6                                                                r  nss_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.830     1.196    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.204     1.400 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.189     2.589    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.421     4.011 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.011    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.263     3.747    
                         output delay               -10.000    -6.253    
  -------------------------------------------------------------------
                         required time                          6.253    
                         arrival time                           3.541    
  -------------------------------------------------------------------
                         slack                                  9.794    

Slack (MET) :             11.939ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            mosi_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 1.392ns (29.058%)  route 3.398ns (70.942%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        2.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.011ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.561     0.897    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X36Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDCE (Prop_fdce_C_Q)         0.164     1.061 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/Q
                         net (fo=1, routed)           3.398     4.458    mosi_0_OBUF
    C20                  OBUF (Prop_obuf_I_O)         1.228     5.686 r  mosi_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.686    mosi_0
    C20                                                               r  mosi_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.830     1.196    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X32Y5          FDCE (Prop_fdce_C_Q)         0.204     1.400 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.189     2.589    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.421     4.011 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.011    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.263     3.747    
                         output delay               -10.000    -6.253    
  -------------------------------------------------------------------
                         required time                          6.253    
                         arrival time                           5.686    
  -------------------------------------------------------------------
                         slack                                 11.939    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.331ns  (logic 0.419ns (2.167%)  route 18.912ns (97.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 24.724 - 22.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.731     3.025    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X61Y5          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDPE (Prop_fdpe_C_Q)         0.419     3.444 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)       18.912    22.356    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg_0
    SLICE_X80Y96         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.545    24.724    soc_i/cpu_wrap_0/inst/u_dmpu/clk
    SLICE_X80Y96         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_reg/C
                         clock pessimism              0.115    24.839    
                         clock uncertainty           -0.332    24.507    
    SLICE_X80Y96         FDCE (Recov_fdce_C_CLR)     -0.577    23.930    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_reg
  -------------------------------------------------------------------
                         required time                         23.930    
                         arrival time                         -22.356    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmpu/pmp_r_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.910ns  (logic 0.419ns (2.216%)  route 18.491ns (97.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 24.720 - 22.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.731     3.025    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X61Y5          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDPE (Prop_fdpe_C_Q)         0.419     3.444 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)       18.491    21.935    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg_0
    SLICE_X66Y95         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.541    24.720    soc_i/cpu_wrap_0/inst/u_dmpu/clk
    SLICE_X66Y95         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_r_reg/C
                         clock pessimism              0.115    24.835    
                         clock uncertainty           -0.332    24.503    
    SLICE_X66Y95         FDCE (Recov_fdce_C_CLR)     -0.491    24.012    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_r_reg
  -------------------------------------------------------------------
                         required time                         24.012    
                         arrival time                         -21.935    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmpu/pmp_l_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.682ns  (logic 0.419ns (2.243%)  route 18.263ns (97.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 24.720 - 22.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.731     3.025    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X61Y5          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDPE (Prop_fdpe_C_Q)         0.419     3.444 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)       18.263    21.707    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg_0
    SLICE_X66Y96         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_l_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.541    24.720    soc_i/cpu_wrap_0/inst/u_dmpu/clk
    SLICE_X66Y96         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_l_reg/C
                         clock pessimism              0.115    24.835    
                         clock uncertainty           -0.332    24.503    
    SLICE_X66Y96         FDCE (Recov_fdce_C_CLR)     -0.491    24.012    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_l_reg
  -------------------------------------------------------------------
                         required time                         24.012    
                         arrival time                         -21.707    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.587ns  (logic 0.419ns (2.254%)  route 18.168ns (97.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 24.720 - 22.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.731     3.025    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X61Y5          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDPE (Prop_fdpe_C_Q)         0.419     3.444 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)       18.168    21.612    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    SLICE_X67Y54         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.541    24.720    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X67Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[0]_rep__1/C
                         clock pessimism              0.115    24.835    
                         clock uncertainty           -0.332    24.503    
    SLICE_X67Y54         FDCE (Recov_fdce_C_CLR)     -0.577    23.926    soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         23.926    
                         arrival time                         -21.612    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[0]_rep__3/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.587ns  (logic 0.419ns (2.254%)  route 18.168ns (97.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 24.720 - 22.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.731     3.025    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X61Y5          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDPE (Prop_fdpe_C_Q)         0.419     3.444 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)       18.168    21.612    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    SLICE_X67Y54         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[0]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.541    24.720    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X67Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[0]_rep__3/C
                         clock pessimism              0.115    24.835    
                         clock uncertainty           -0.332    24.503    
    SLICE_X67Y54         FDCE (Recov_fdce_C_CLR)     -0.577    23.926    soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         23.926    
                         arrival time                         -21.612    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.587ns  (logic 0.419ns (2.254%)  route 18.168ns (97.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 24.720 - 22.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.731     3.025    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X61Y5          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDPE (Prop_fdpe_C_Q)         0.419     3.444 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)       18.168    21.612    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    SLICE_X67Y54         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.541    24.720    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X67Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[1]/C
                         clock pessimism              0.115    24.835    
                         clock uncertainty           -0.332    24.503    
    SLICE_X67Y54         FDCE (Recov_fdce_C_CLR)     -0.577    23.926    soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         23.926    
                         arrival time                         -21.612    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.587ns  (logic 0.419ns (2.254%)  route 18.168ns (97.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 24.720 - 22.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.731     3.025    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X61Y5          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDPE (Prop_fdpe_C_Q)         0.419     3.444 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)       18.168    21.612    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    SLICE_X67Y54         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.541    24.720    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X67Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[1]_rep__1/C
                         clock pessimism              0.115    24.835    
                         clock uncertainty           -0.332    24.503    
    SLICE_X67Y54         FDCE (Recov_fdce_C_CLR)     -0.577    23.926    soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         23.926    
                         arrival time                         -21.612    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.587ns  (logic 0.419ns (2.254%)  route 18.168ns (97.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 24.720 - 22.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.731     3.025    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X61Y5          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDPE (Prop_fdpe_C_Q)         0.419     3.444 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)       18.168    21.612    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    SLICE_X67Y54         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.541    24.720    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X67Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[1]_rep__3/C
                         clock pessimism              0.115    24.835    
                         clock uncertainty           -0.332    24.503    
    SLICE_X67Y54         FDCE (Recov_fdce_C_CLR)     -0.577    23.926    soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         23.926    
                         arrival time                         -21.612    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[44]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.415ns  (logic 0.419ns (2.275%)  route 17.996ns (97.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 24.720 - 22.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.731     3.025    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X61Y5          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDPE (Prop_fdpe_C_Q)         0.419     3.444 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)       17.996    21.440    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    SLICE_X67Y53         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.541    24.720    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X67Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[44]/C
                         clock pessimism              0.115    24.835    
                         clock uncertainty           -0.332    24.503    
    SLICE_X67Y53         FDCE (Recov_fdce_C_CLR)     -0.577    23.926    soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         23.926    
                         arrival time                         -21.440    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[48]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.415ns  (logic 0.419ns (2.275%)  route 17.996ns (97.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 24.720 - 22.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.731     3.025    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X61Y5          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDPE (Prop_fdpe_C_Q)         0.419     3.444 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)       17.996    21.440    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    SLICE_X67Y53         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.541    24.720    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X67Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[48]/C
                         clock pessimism              0.115    24.835    
                         clock uncertainty           -0.332    24.503    
    SLICE_X67Y53         FDCE (Recov_fdce_C_CLR)     -0.577    23.926    soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         23.926    
                         arrival time                         -21.440    
  -------------------------------------------------------------------
                         slack                                  2.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.858%)  route 0.380ns (67.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.563     0.899    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X44Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDCE (Prop_fdce_C_Q)         0.141     1.040 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/Q
                         net (fo=9, routed)           0.096     1.136    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[15][4]_0[1]
    SLICE_X45Y0          LUT5 (Prop_lut5_I2_O)        0.045     1.181 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/wflag_d1[1]_i_1/O
                         net (fo=100, routed)         0.284     1.465    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo_n_37
    SLICE_X50Y1          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.826     1.192    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X50Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[7]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X50Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.090    soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.858%)  route 0.380ns (67.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.563     0.899    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X44Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDCE (Prop_fdce_C_Q)         0.141     1.040 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/Q
                         net (fo=9, routed)           0.096     1.136    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[15][4]_0[1]
    SLICE_X45Y0          LUT5 (Prop_lut5_I2_O)        0.045     1.181 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/wflag_d1[1]_i_1/O
                         net (fo=100, routed)         0.284     1.465    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo_n_37
    SLICE_X50Y1          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.826     1.192    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X50Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[9]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X50Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.090    soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.942%)  route 0.379ns (67.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.563     0.899    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X44Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDCE (Prop_fdce_C_Q)         0.141     1.040 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/Q
                         net (fo=9, routed)           0.096     1.136    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[15][4]_0[1]
    SLICE_X45Y0          LUT5 (Prop_lut5_I2_O)        0.045     1.181 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/wflag_d1[1]_i_1/O
                         net (fo=100, routed)         0.282     1.463    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo_n_37
    SLICE_X52Y0          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.826     1.192    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X52Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[1]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X52Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.065    soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.942%)  route 0.379ns (67.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.563     0.899    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X44Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDCE (Prop_fdce_C_Q)         0.141     1.040 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/Q
                         net (fo=9, routed)           0.096     1.136    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[15][4]_0[1]
    SLICE_X45Y0          LUT5 (Prop_lut5_I2_O)        0.045     1.181 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/wflag_d1[1]_i_1/O
                         net (fo=100, routed)         0.282     1.463    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo_n_37
    SLICE_X52Y0          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.826     1.192    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X52Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[2]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X52Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.065    soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.942%)  route 0.379ns (67.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.563     0.899    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X44Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDCE (Prop_fdce_C_Q)         0.141     1.040 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/Q
                         net (fo=9, routed)           0.096     1.136    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[15][4]_0[1]
    SLICE_X45Y0          LUT5 (Prop_lut5_I2_O)        0.045     1.181 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/wflag_d1[1]_i_1/O
                         net (fo=100, routed)         0.282     1.463    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo_n_37
    SLICE_X52Y0          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.826     1.192    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X52Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[3]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X52Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.065    soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.942%)  route 0.379ns (67.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.563     0.899    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X44Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDCE (Prop_fdce_C_Q)         0.141     1.040 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/Q
                         net (fo=9, routed)           0.096     1.136    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[15][4]_0[1]
    SLICE_X45Y0          LUT5 (Prop_lut5_I2_O)        0.045     1.181 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/wflag_d1[1]_i_1/O
                         net (fo=100, routed)         0.282     1.463    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo_n_37
    SLICE_X52Y0          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.826     1.192    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X52Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[4]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X52Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.065    soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.942%)  route 0.379ns (67.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.563     0.899    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X44Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDCE (Prop_fdce_C_Q)         0.141     1.040 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/Q
                         net (fo=9, routed)           0.096     1.136    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[15][4]_0[1]
    SLICE_X45Y0          LUT5 (Prop_lut5_I2_O)        0.045     1.181 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/wflag_d1[1]_i_1/O
                         net (fo=100, routed)         0.282     1.463    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo_n_37
    SLICE_X52Y0          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.826     1.192    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X52Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[8]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X52Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.065    soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_head_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_len_cnt_upd_dly_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.858%)  route 0.380ns (67.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.563     0.899    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X44Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDCE (Prop_fdce_C_Q)         0.141     1.040 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/Q
                         net (fo=9, routed)           0.096     1.136    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[15][4]_0[1]
    SLICE_X45Y0          LUT5 (Prop_lut5_I2_O)        0.045     1.181 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/wflag_d1[1]_i_1/O
                         net (fo=100, routed)         0.284     1.465    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo_n_37
    SLICE_X51Y1          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_len_cnt_upd_dly_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.826     1.192    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X51Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_len_cnt_upd_dly_reg/C
                         clock pessimism             -0.035     1.157    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.065    soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_len_cnt_upd_dly_reg
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.858%)  route 0.380ns (67.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.563     0.899    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X44Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDCE (Prop_fdce_C_Q)         0.141     1.040 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/Q
                         net (fo=9, routed)           0.096     1.136    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[15][4]_0[1]
    SLICE_X45Y0          LUT5 (Prop_lut5_I2_O)        0.045     1.181 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/wflag_d1[1]_i_1/O
                         net (fo=100, routed)         0.284     1.465    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_2
    SLICE_X51Y1          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.826     1.192    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/clk
    SLICE_X51Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rptr_reg[0]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X51Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.065    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.096%)  route 0.432ns (69.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.563     0.899    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X44Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDCE (Prop_fdce_C_Q)         0.141     1.040 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt_reg[1]/Q
                         net (fo=9, routed)           0.096     1.136    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem_reg[15][4]_0[1]
    SLICE_X45Y0          LUT5 (Prop_lut5_I2_O)        0.045     1.181 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/wflag_d1[1]_i_1/O
                         net (fo=100, routed)         0.336     1.517    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo_n_37
    SLICE_X52Y1          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.826     1.192    soc_i/cpu_wrap_0/inst/u_peri/u_mac/clk
    SLICE_X52Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_reg[7]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X52Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.065    soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_wptr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.452    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      981.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             981.749ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.580ns (21.361%)  route 2.135ns (78.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 1002.805 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.871     3.165    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.456     3.621 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.291     3.912    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X111Y32        LUT1 (Prop_lut1_I0_O)        0.124     4.036 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          1.844     5.880    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X103Y43        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.625  1002.805    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X103Y43        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/C
                         clock pessimism              0.230  1003.034    
                         clock uncertainty          -15.000   988.034    
    SLICE_X103Y43        FDCE (Recov_fdce_C_CLR)     -0.405   987.629    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]
  -------------------------------------------------------------------
                         required time                        987.629    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                981.749    

Slack (MET) :             981.749ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.580ns (21.361%)  route 2.135ns (78.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 1002.805 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.871     3.165    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.456     3.621 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.291     3.912    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X111Y32        LUT1 (Prop_lut1_I0_O)        0.124     4.036 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          1.844     5.880    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X103Y43        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.625  1002.805    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X103Y43        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]/C
                         clock pessimism              0.230  1003.034    
                         clock uncertainty          -15.000   988.034    
    SLICE_X103Y43        FDCE (Recov_fdce_C_CLR)     -0.405   987.629    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]
  -------------------------------------------------------------------
                         required time                        987.629    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                981.749    

Slack (MET) :             981.749ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.580ns (21.361%)  route 2.135ns (78.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 1002.805 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.871     3.165    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.456     3.621 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.291     3.912    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X111Y32        LUT1 (Prop_lut1_I0_O)        0.124     4.036 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          1.844     5.880    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X103Y43        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.625  1002.805    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X103Y43        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/C
                         clock pessimism              0.230  1003.034    
                         clock uncertainty          -15.000   988.034    
    SLICE_X103Y43        FDCE (Recov_fdce_C_CLR)     -0.405   987.629    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]
  -------------------------------------------------------------------
                         required time                        987.629    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                981.749    

Slack (MET) :             981.749ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.580ns (21.361%)  route 2.135ns (78.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 1002.805 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.871     3.165    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.456     3.621 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.291     3.912    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X111Y32        LUT1 (Prop_lut1_I0_O)        0.124     4.036 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          1.844     5.880    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X103Y43        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.625  1002.805    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X103Y43        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/C
                         clock pessimism              0.230  1003.034    
                         clock uncertainty          -15.000   988.034    
    SLICE_X103Y43        FDCE (Recov_fdce_C_CLR)     -0.405   987.629    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]
  -------------------------------------------------------------------
                         required time                        987.629    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                981.749    

Slack (MET) :             981.749ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.580ns (21.361%)  route 2.135ns (78.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 1002.805 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.871     3.165    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.456     3.621 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.291     3.912    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X111Y32        LUT1 (Prop_lut1_I0_O)        0.124     4.036 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          1.844     5.880    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X103Y43        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.625  1002.805    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X103Y43        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/C
                         clock pessimism              0.230  1003.034    
                         clock uncertainty          -15.000   988.034    
    SLICE_X103Y43        FDCE (Recov_fdce_C_CLR)     -0.405   987.629    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]
  -------------------------------------------------------------------
                         required time                        987.629    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                981.749    

Slack (MET) :             981.749ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.580ns (21.361%)  route 2.135ns (78.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 1002.805 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.871     3.165    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.456     3.621 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.291     3.912    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X111Y32        LUT1 (Prop_lut1_I0_O)        0.124     4.036 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          1.844     5.880    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X103Y43        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.625  1002.805    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X103Y43        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/C
                         clock pessimism              0.230  1003.034    
                         clock uncertainty          -15.000   988.034    
    SLICE_X103Y43        FDCE (Recov_fdce_C_CLR)     -0.405   987.629    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]
  -------------------------------------------------------------------
                         required time                        987.629    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                981.749    

Slack (MET) :             981.749ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.580ns (21.361%)  route 2.135ns (78.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 1002.805 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.871     3.165    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.456     3.621 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.291     3.912    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X111Y32        LUT1 (Prop_lut1_I0_O)        0.124     4.036 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          1.844     5.880    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X103Y43        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.625  1002.805    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X103Y43        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                         clock pessimism              0.230  1003.034    
                         clock uncertainty          -15.000   988.034    
    SLICE_X103Y43        FDCE (Recov_fdce_C_CLR)     -0.405   987.629    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]
  -------------------------------------------------------------------
                         required time                        987.629    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                981.749    

Slack (MET) :             981.850ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.580ns (22.171%)  route 2.036ns (77.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 1002.807 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.871     3.165    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.456     3.621 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.291     3.912    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X111Y32        LUT1 (Prop_lut1_I0_O)        0.124     4.036 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          1.745     5.781    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X105Y47        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.627  1002.806    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X105Y47        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                         clock pessimism              0.230  1003.036    
                         clock uncertainty          -15.000   988.036    
    SLICE_X105Y47        FDCE (Recov_fdce_C_CLR)     -0.405   987.631    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]
  -------------------------------------------------------------------
                         required time                        987.631    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                981.850    

Slack (MET) :             981.920ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.580ns (22.142%)  route 2.039ns (77.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.871     3.165    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.456     3.621 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.291     3.912    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X111Y32        LUT1 (Prop_lut1_I0_O)        0.124     4.036 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          1.748     5.784    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X106Y45        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.700  1002.879    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X106Y45        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                         clock pessimism              0.230  1003.109    
                         clock uncertainty          -15.000   988.109    
    SLICE_X106Y45        FDCE (Recov_fdce_C_CLR)     -0.405   987.704    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]
  -------------------------------------------------------------------
                         required time                        987.704    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                981.920    

Slack (MET) :             981.920ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.580ns (22.142%)  route 2.039ns (77.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.871     3.165    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.456     3.621 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.291     3.912    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X111Y32        LUT1 (Prop_lut1_I0_O)        0.124     4.036 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          1.748     5.784    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X106Y45        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.700  1002.879    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X106Y45        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/C
                         clock pessimism              0.230  1003.109    
                         clock uncertainty          -15.000   988.109    
    SLICE_X106Y45        FDCE (Recov_fdce_C_CLR)     -0.405   987.704    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]
  -------------------------------------------------------------------
                         required time                        987.704    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                981.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.367%)  route 0.340ns (64.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.635     0.971    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.105     1.217    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X111Y32        LUT1 (Prop_lut1_I0_O)        0.045     1.262 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.235     1.496    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X104Y32        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.876     1.242    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X104Y32        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
                         clock pessimism             -0.263     0.979    
    SLICE_X104Y32        FDCE (Remov_fdce_C_CLR)     -0.067     0.911    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.367%)  route 0.340ns (64.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.635     0.971    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.105     1.217    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X111Y32        LUT1 (Prop_lut1_I0_O)        0.045     1.262 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.235     1.496    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X104Y32        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.876     1.242    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X104Y32        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/C
                         clock pessimism             -0.263     0.979    
    SLICE_X104Y32        FDCE (Remov_fdce_C_CLR)     -0.067     0.911    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.450%)  route 0.370ns (66.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.635     0.971    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.105     1.217    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X111Y32        LUT1 (Prop_lut1_I0_O)        0.045     1.262 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.265     1.527    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X106Y38        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.910     1.276    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X106Y38        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]/C
                         clock pessimism             -0.263     1.013    
    SLICE_X106Y38        FDCE (Remov_fdce_C_CLR)     -0.092     0.921    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.450%)  route 0.370ns (66.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.635     0.971    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.105     1.217    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X111Y32        LUT1 (Prop_lut1_I0_O)        0.045     1.262 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.265     1.527    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X106Y38        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.910     1.276    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X106Y38        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[29]/C
                         clock pessimism             -0.263     1.013    
    SLICE_X106Y38        FDCE (Remov_fdce_C_CLR)     -0.092     0.921    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.813%)  route 0.418ns (69.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.635     0.971    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.105     1.217    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X111Y32        LUT1 (Prop_lut1_I0_O)        0.045     1.262 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.312     1.574    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X111Y35        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.908     1.274    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X111Y35        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]/C
                         clock pessimism             -0.285     0.989    
    SLICE_X111Y35        FDCE (Remov_fdce_C_CLR)     -0.092     0.897    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.813%)  route 0.418ns (69.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.635     0.971    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.105     1.217    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X111Y32        LUT1 (Prop_lut1_I0_O)        0.045     1.262 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.312     1.574    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X111Y35        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.908     1.274    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X111Y35        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[13]/C
                         clock pessimism             -0.285     0.989    
    SLICE_X111Y35        FDCE (Remov_fdce_C_CLR)     -0.092     0.897    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.813%)  route 0.418ns (69.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.635     0.971    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.105     1.217    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X111Y32        LUT1 (Prop_lut1_I0_O)        0.045     1.262 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.312     1.574    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X111Y35        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.908     1.274    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X111Y35        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[14]/C
                         clock pessimism             -0.285     0.989    
    SLICE_X111Y35        FDCE (Remov_fdce_C_CLR)     -0.092     0.897    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.813%)  route 0.418ns (69.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.635     0.971    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.105     1.217    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X111Y32        LUT1 (Prop_lut1_I0_O)        0.045     1.262 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.312     1.574    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X111Y35        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.908     1.274    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X111Y35        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[15]/C
                         clock pessimism             -0.285     0.989    
    SLICE_X111Y35        FDCE (Remov_fdce_C_CLR)     -0.092     0.897    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.716%)  route 0.440ns (70.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.635     0.971    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.105     1.217    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X111Y32        LUT1 (Prop_lut1_I0_O)        0.045     1.262 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.335     1.596    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X107Y37        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.908     1.274    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X107Y37        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]/C
                         clock pessimism             -0.263     1.011    
    SLICE_X107Y37        FDCE (Remov_fdce_C_CLR)     -0.092     0.919    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.716%)  route 0.440ns (70.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.635     0.971    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X111Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.105     1.217    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X111Y32        LUT1 (Prop_lut1_I0_O)        0.045     1.262 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.335     1.596    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X107Y37        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.908     1.274    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X107Y37        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[21]/C
                         clock pessimism             -0.263     1.011    
    SLICE_X107Y37        FDCE (Remov_fdce_C_CLR)     -0.092     0.919    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.678    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  riscv_jtag_tck
  To Clock:  riscv_jtag_tck

Setup :            0  Failing Endpoints,  Worst Slack       93.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.702ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.950ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[29]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 0.718ns (13.168%)  route 4.735ns (86.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 105.185 - 100.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.824     5.941    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.419     6.360 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.839     7.198    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.299     7.497 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         3.896    11.393    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X27Y25         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.552   105.185    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X27Y25         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[29]/C
                         clock pessimism              0.598   105.784    
                         clock uncertainty           -0.035   105.748    
    SLICE_X27Y25         FDCE (Recov_fdce_C_CLR)     -0.405   105.343    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[29]
  -------------------------------------------------------------------
                         required time                        105.343    
                         arrival time                         -11.393    
  -------------------------------------------------------------------
                         slack                                 93.950    

Slack (MET) :             94.116ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[14]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 0.718ns (13.580%)  route 4.569ns (86.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 105.185 - 100.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.824     5.941    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.419     6.360 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.839     7.198    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.299     7.497 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         3.730    11.228    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X27Y24         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.552   105.185    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X27Y24         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[14]/C
                         clock pessimism              0.598   105.784    
                         clock uncertainty           -0.035   105.748    
    SLICE_X27Y24         FDCE (Recov_fdce_C_CLR)     -0.405   105.343    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[14]
  -------------------------------------------------------------------
                         required time                        105.343    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                 94.116    

Slack (MET) :             94.116ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[21]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 0.718ns (13.580%)  route 4.569ns (86.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 105.185 - 100.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.824     5.941    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.419     6.360 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.839     7.198    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.299     7.497 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         3.730    11.228    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X27Y24         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.552   105.185    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X27Y24         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[21]/C
                         clock pessimism              0.598   105.784    
                         clock uncertainty           -0.035   105.748    
    SLICE_X27Y24         FDCE (Recov_fdce_C_CLR)     -0.405   105.343    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[21]
  -------------------------------------------------------------------
                         required time                        105.343    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                 94.116    

Slack (MET) :             94.116ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[22]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 0.718ns (13.580%)  route 4.569ns (86.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 105.185 - 100.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.824     5.941    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.419     6.360 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.839     7.198    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.299     7.497 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         3.730    11.228    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X27Y24         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.552   105.185    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X27Y24         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[22]/C
                         clock pessimism              0.598   105.784    
                         clock uncertainty           -0.035   105.748    
    SLICE_X27Y24         FDCE (Recov_fdce_C_CLR)     -0.405   105.343    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[22]
  -------------------------------------------------------------------
                         required time                        105.343    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                 94.116    

Slack (MET) :             94.116ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[23]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 0.718ns (13.580%)  route 4.569ns (86.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 105.185 - 100.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.824     5.941    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.419     6.360 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.839     7.198    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.299     7.497 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         3.730    11.228    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X27Y24         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.552   105.185    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X27Y24         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[23]/C
                         clock pessimism              0.598   105.784    
                         clock uncertainty           -0.035   105.748    
    SLICE_X27Y24         FDCE (Recov_fdce_C_CLR)     -0.405   105.343    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[23]
  -------------------------------------------------------------------
                         required time                        105.343    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                 94.116    

Slack (MET) :             94.116ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[28]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 0.718ns (13.580%)  route 4.569ns (86.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 105.185 - 100.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.824     5.941    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.419     6.360 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.839     7.198    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.299     7.497 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         3.730    11.228    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X27Y24         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.552   105.185    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X27Y24         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[28]/C
                         clock pessimism              0.598   105.784    
                         clock uncertainty           -0.035   105.748    
    SLICE_X27Y24         FDCE (Recov_fdce_C_CLR)     -0.405   105.343    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[28]
  -------------------------------------------------------------------
                         required time                        105.343    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                 94.116    

Slack (MET) :             94.116ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[30]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 0.718ns (13.580%)  route 4.569ns (86.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 105.185 - 100.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.824     5.941    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.419     6.360 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.839     7.198    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.299     7.497 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         3.730    11.228    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X27Y24         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.552   105.185    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X27Y24         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[30]/C
                         clock pessimism              0.598   105.784    
                         clock uncertainty           -0.035   105.748    
    SLICE_X27Y24         FDCE (Recov_fdce_C_CLR)     -0.405   105.343    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[30]
  -------------------------------------------------------------------
                         required time                        105.343    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                 94.116    

Slack (MET) :             94.116ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[31]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 0.718ns (13.580%)  route 4.569ns (86.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 105.185 - 100.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.824     5.941    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.419     6.360 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.839     7.198    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.299     7.497 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         3.730    11.228    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X27Y24         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.552   105.185    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X27Y24         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[31]/C
                         clock pessimism              0.598   105.784    
                         clock uncertainty           -0.035   105.748    
    SLICE_X27Y24         FDCE (Recov_fdce_C_CLR)     -0.405   105.343    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[31]
  -------------------------------------------------------------------
                         required time                        105.343    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                 94.116    

Slack (MET) :             94.393ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[27]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 0.776ns (15.463%)  route 4.243ns (84.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 105.194 - 100.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.824     5.941    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X0Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.478     6.419 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         0.913     7.332    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X3Y32          LUT3 (Prop_lut3_I1_O)        0.298     7.630 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[30]_i_1/O
                         net (fo=106, routed)         3.329    10.959    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[31]_0
    SLICE_X24Y32         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.561   105.194    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X24Y32         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[27]/C
                         clock pessimism              0.598   105.793    
                         clock uncertainty           -0.035   105.757    
    SLICE_X24Y32         FDCE (Recov_fdce_C_CLR)     -0.405   105.352    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[27]
  -------------------------------------------------------------------
                         required time                        105.352    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                 94.393    

Slack (MET) :             94.393ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[29]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 0.776ns (15.463%)  route 4.243ns (84.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 105.194 - 100.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.824     5.941    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X0Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.478     6.419 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         0.913     7.332    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X3Y32          LUT3 (Prop_lut3_I1_O)        0.298     7.630 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[30]_i_1/O
                         net (fo=106, routed)         3.329    10.959    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[31]_0
    SLICE_X24Y32         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.561   105.194    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X24Y32         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[29]/C
                         clock pessimism              0.598   105.793    
                         clock uncertainty           -0.035   105.757    
    SLICE_X24Y32         FDCE (Recov_fdce_C_CLR)     -0.405   105.352    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[29]
  -------------------------------------------------------------------
                         required time                        105.352    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                 94.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[10]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.209ns (32.285%)  route 0.438ns (67.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.616     2.344    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     2.508 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/Q
                         net (fo=9, routed)           0.225     2.732    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.045     2.777 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.214     2.991    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[0]_0
    SLICE_X5Y34          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.886     2.842    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y34          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[10]/C
                         clock pessimism             -0.461     2.381    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     2.289    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[11]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.209ns (32.285%)  route 0.438ns (67.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.616     2.344    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     2.508 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/Q
                         net (fo=9, routed)           0.225     2.732    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.045     2.777 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.214     2.991    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[0]_0
    SLICE_X5Y34          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.886     2.842    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y34          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[11]/C
                         clock pessimism             -0.461     2.381    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     2.289    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[13]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.209ns (32.285%)  route 0.438ns (67.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.616     2.344    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     2.508 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/Q
                         net (fo=9, routed)           0.225     2.732    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.045     2.777 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.214     2.991    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[0]_0
    SLICE_X5Y34          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.886     2.842    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y34          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[13]/C
                         clock pessimism             -0.461     2.381    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     2.289    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[1]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.209ns (32.285%)  route 0.438ns (67.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.616     2.344    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     2.508 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/Q
                         net (fo=9, routed)           0.225     2.732    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.045     2.777 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.214     2.991    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[0]_0
    SLICE_X5Y34          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.886     2.842    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y34          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[1]/C
                         clock pessimism             -0.461     2.381    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     2.289    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[0]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.568%)  route 0.475ns (69.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.616     2.344    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     2.508 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/Q
                         net (fo=9, routed)           0.225     2.732    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.045     2.777 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.250     3.028    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[0]_0
    SLICE_X6Y34          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.886     2.842    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X6Y34          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[0]/C
                         clock pessimism             -0.461     2.381    
    SLICE_X6Y34          FDCE (Remov_fdce_C_CLR)     -0.067     2.314    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[2]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.568%)  route 0.475ns (69.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.616     2.344    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     2.508 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/Q
                         net (fo=9, routed)           0.225     2.732    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.045     2.777 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.250     3.028    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[0]_0
    SLICE_X6Y34          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.886     2.842    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X6Y34          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[2]/C
                         clock pessimism             -0.461     2.381    
    SLICE_X6Y34          FDCE (Remov_fdce_C_CLR)     -0.067     2.314    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[4]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.568%)  route 0.475ns (69.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.616     2.344    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     2.508 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/Q
                         net (fo=9, routed)           0.225     2.732    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.045     2.777 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.250     3.028    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[0]_0
    SLICE_X6Y34          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.886     2.842    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X6Y34          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[4]/C
                         clock pessimism             -0.461     2.381    
    SLICE_X6Y34          FDCE (Remov_fdce_C_CLR)     -0.067     2.314    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[6]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.568%)  route 0.475ns (69.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.616     2.344    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     2.508 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/Q
                         net (fo=9, routed)           0.225     2.732    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.045     2.777 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.250     3.028    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[0]_0
    SLICE_X6Y34          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.886     2.842    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X6Y34          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[6]/C
                         clock pessimism             -0.461     2.381    
    SLICE_X6Y34          FDCE (Remov_fdce_C_CLR)     -0.067     2.314    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[9]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.568%)  route 0.475ns (69.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.616     2.344    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     2.508 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/Q
                         net (fo=9, routed)           0.225     2.732    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.045     2.777 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.250     3.028    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[0]_0
    SLICE_X6Y34          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.886     2.842    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X6Y34          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[9]/C
                         clock pessimism             -0.461     2.381    
    SLICE_X6Y34          FDCE (Remov_fdce_C_CLR)     -0.067     2.314    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_busy_reg/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.209ns (29.637%)  route 0.496ns (70.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.616     2.344    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     2.508 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/Q
                         net (fo=9, routed)           0.225     2.732    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.045     2.777 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.272     3.049    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[7]_0
    SLICE_X4Y30          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.882     2.838    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X4Y30          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_busy_reg/C
                         clock pessimism             -0.461     2.377    
    SLICE_X4Y30          FDCE (Remov_fdce_C_CLR)     -0.067     2.310    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_busy_reg
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.739    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  riscv_rmii_refclk
  To Clock:  riscv_rmii_refclk

Setup :            0  Failing Endpoints,  Worst Slack       14.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.517ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][13]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 0.608ns (12.759%)  route 4.157ns (87.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 24.512 - 20.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.734     4.945    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X69Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y1          FDCE (Prop_fdce_C_Q)         0.456     5.401 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.822     6.223    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X68Y2          LUT1 (Prop_lut1_I0_O)        0.152     6.375 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.335     9.711    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X59Y12         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.550    24.512    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X59Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][13]/C
                         clock pessimism              0.364    24.876    
                         clock uncertainty           -0.035    24.841    
    SLICE_X59Y12         FDCE (Recov_fdce_C_CLR)     -0.613    24.228    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][13]
  -------------------------------------------------------------------
                         required time                         24.228    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                 14.517    

Slack (MET) :             14.517ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][19]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 0.608ns (12.759%)  route 4.157ns (87.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 24.512 - 20.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.734     4.945    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X69Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y1          FDCE (Prop_fdce_C_Q)         0.456     5.401 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.822     6.223    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X68Y2          LUT1 (Prop_lut1_I0_O)        0.152     6.375 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.335     9.711    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X59Y12         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.550    24.512    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X59Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][19]/C
                         clock pessimism              0.364    24.876    
                         clock uncertainty           -0.035    24.841    
    SLICE_X59Y12         FDCE (Recov_fdce_C_CLR)     -0.613    24.228    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][19]
  -------------------------------------------------------------------
                         required time                         24.228    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                 14.517    

Slack (MET) :             14.517ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][21]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 0.608ns (12.759%)  route 4.157ns (87.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 24.512 - 20.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.734     4.945    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X69Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y1          FDCE (Prop_fdce_C_Q)         0.456     5.401 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.822     6.223    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X68Y2          LUT1 (Prop_lut1_I0_O)        0.152     6.375 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.335     9.711    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X59Y12         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.550    24.512    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X59Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][21]/C
                         clock pessimism              0.364    24.876    
                         clock uncertainty           -0.035    24.841    
    SLICE_X59Y12         FDCE (Recov_fdce_C_CLR)     -0.613    24.228    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][21]
  -------------------------------------------------------------------
                         required time                         24.228    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                 14.517    

Slack (MET) :             14.517ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][5]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 0.608ns (12.759%)  route 4.157ns (87.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 24.512 - 20.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.734     4.945    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X69Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y1          FDCE (Prop_fdce_C_Q)         0.456     5.401 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.822     6.223    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X68Y2          LUT1 (Prop_lut1_I0_O)        0.152     6.375 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.335     9.711    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X59Y12         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.550    24.512    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X59Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][5]/C
                         clock pessimism              0.364    24.876    
                         clock uncertainty           -0.035    24.841    
    SLICE_X59Y12         FDCE (Recov_fdce_C_CLR)     -0.613    24.228    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][5]
  -------------------------------------------------------------------
                         required time                         24.228    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                 14.517    

Slack (MET) :             14.517ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][9]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 0.608ns (12.759%)  route 4.157ns (87.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 24.512 - 20.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.734     4.945    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X69Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y1          FDCE (Prop_fdce_C_Q)         0.456     5.401 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.822     6.223    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X68Y2          LUT1 (Prop_lut1_I0_O)        0.152     6.375 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.335     9.711    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X59Y12         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.550    24.512    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X59Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][9]/C
                         clock pessimism              0.364    24.876    
                         clock uncertainty           -0.035    24.841    
    SLICE_X59Y12         FDCE (Recov_fdce_C_CLR)     -0.613    24.228    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][9]
  -------------------------------------------------------------------
                         required time                         24.228    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                 14.517    

Slack (MET) :             14.543ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[5]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.608ns (12.820%)  route 4.134ns (87.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 24.515 - 20.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.734     4.945    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X69Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y1          FDCE (Prop_fdce_C_Q)         0.456     5.401 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.822     6.223    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X68Y2          LUT1 (Prop_lut1_I0_O)        0.152     6.375 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.312     9.688    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X64Y12         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.553    24.515    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X64Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[5]/C
                         clock pessimism              0.364    24.879    
                         clock uncertainty           -0.035    24.844    
    SLICE_X64Y12         FDCE (Recov_fdce_C_CLR)     -0.613    24.231    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         24.231    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                 14.543    

Slack (MET) :             14.548ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[1]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 0.608ns (12.832%)  route 4.130ns (87.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 24.515 - 20.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.734     4.945    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X69Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y1          FDCE (Prop_fdce_C_Q)         0.456     5.401 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.822     6.223    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X68Y2          LUT1 (Prop_lut1_I0_O)        0.152     6.375 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.308     9.684    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X65Y12         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.553    24.515    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X65Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[1]/C
                         clock pessimism              0.364    24.879    
                         clock uncertainty           -0.035    24.844    
    SLICE_X65Y12         FDCE (Recov_fdce_C_CLR)     -0.613    24.231    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         24.231    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 14.548    

Slack (MET) :             14.548ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[3]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 0.608ns (12.832%)  route 4.130ns (87.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 24.515 - 20.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.734     4.945    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X69Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y1          FDCE (Prop_fdce_C_Q)         0.456     5.401 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.822     6.223    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X68Y2          LUT1 (Prop_lut1_I0_O)        0.152     6.375 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.308     9.684    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X65Y12         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.553    24.515    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X65Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[3]/C
                         clock pessimism              0.364    24.879    
                         clock uncertainty           -0.035    24.844    
    SLICE_X65Y12         FDCE (Recov_fdce_C_CLR)     -0.613    24.231    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         24.231    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 14.548    

Slack (MET) :             14.597ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[11]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.608ns (12.733%)  route 4.167ns (87.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 24.515 - 20.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.734     4.945    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X69Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y1          FDCE (Prop_fdce_C_Q)         0.456     5.401 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.822     6.223    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X68Y2          LUT1 (Prop_lut1_I0_O)        0.152     6.375 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.345     9.720    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X62Y11         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.553    24.515    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X62Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[11]/C
                         clock pessimism              0.364    24.879    
                         clock uncertainty           -0.035    24.844    
    SLICE_X62Y11         FDCE (Recov_fdce_C_CLR)     -0.527    24.317    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         24.317    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                 14.597    

Slack (MET) :             14.597ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[21]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.608ns (12.733%)  route 4.167ns (87.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 24.515 - 20.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.734     4.945    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X69Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y1          FDCE (Prop_fdce_C_Q)         0.456     5.401 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.822     6.223    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X68Y2          LUT1 (Prop_lut1_I0_O)        0.152     6.375 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         3.345     9.720    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X62Y11         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.553    24.515    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X62Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[21]/C
                         clock pessimism              0.364    24.879    
                         clock uncertainty           -0.035    24.844    
    SLICE_X62Y11         FDCE (Recov_fdce_C_CLR)     -0.527    24.317    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[21]
  -------------------------------------------------------------------
                         required time                         24.317    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                 14.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.184ns (27.057%)  route 0.496ns (72.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.658    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X69Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y1          FDCE (Prop_fdce_C_Q)         0.141     1.799 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.300     2.099    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X68Y2          LUT1 (Prop_lut1_I0_O)        0.043     2.142 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.196     2.338    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X68Y1          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.855     2.016    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X68Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/C
                         clock pessimism             -0.345     1.671    
    SLICE_X68Y1          FDCE (Remov_fdce_C_CLR)     -0.159     1.512    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d2_reg/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.184ns (27.057%)  route 0.496ns (72.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.658    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X69Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y1          FDCE (Prop_fdce_C_Q)         0.141     1.799 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.300     2.099    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X68Y2          LUT1 (Prop_lut1_I0_O)        0.043     2.142 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.196     2.338    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X68Y1          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.855     2.016    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X68Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d2_reg/C
                         clock pessimism             -0.345     1.671    
    SLICE_X68Y1          FDCE (Remov_fdce_C_CLR)     -0.159     1.512    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[30]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.184ns (27.057%)  route 0.496ns (72.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.658    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X69Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y1          FDCE (Prop_fdce_C_Q)         0.141     1.799 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.300     2.099    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X68Y2          LUT1 (Prop_lut1_I0_O)        0.043     2.142 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.196     2.338    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X68Y1          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.855     2.016    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X68Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[30]/C
                         clock pessimism             -0.345     1.671    
    SLICE_X68Y1          FDCE (Remov_fdce_C_CLR)     -0.159     1.512    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[31]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.184ns (27.057%)  route 0.496ns (72.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.658    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X69Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y1          FDCE (Prop_fdce_C_Q)         0.141     1.799 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.300     2.099    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X68Y2          LUT1 (Prop_lut1_I0_O)        0.043     2.142 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.196     2.338    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X68Y1          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.855     2.016    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X68Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[31]/C
                         clock pessimism             -0.345     1.671    
    SLICE_X68Y1          FDCE (Remov_fdce_C_CLR)     -0.159     1.512    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[0]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.184ns (27.057%)  route 0.496ns (72.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.658    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X69Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y1          FDCE (Prop_fdce_C_Q)         0.141     1.799 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.300     2.099    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X68Y2          LUT1 (Prop_lut1_I0_O)        0.043     2.142 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.196     2.338    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]_0
    SLICE_X68Y1          FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.855     2.016    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X68Y1          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[0]/C
                         clock pessimism             -0.345     1.671    
    SLICE_X68Y1          FDPE (Remov_fdpe_C_PRE)     -0.162     1.509    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[1]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.184ns (27.057%)  route 0.496ns (72.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.658    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X69Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y1          FDCE (Prop_fdce_C_Q)         0.141     1.799 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.300     2.099    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X68Y2          LUT1 (Prop_lut1_I0_O)        0.043     2.142 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.196     2.338    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]_0
    SLICE_X68Y1          FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.855     2.016    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X68Y1          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[1]/C
                         clock pessimism             -0.345     1.671    
    SLICE_X68Y1          FDPE (Remov_fdpe_C_PRE)     -0.162     1.509    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[2]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.184ns (27.057%)  route 0.496ns (72.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.658    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X69Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y1          FDCE (Prop_fdce_C_Q)         0.141     1.799 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.300     2.099    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X68Y2          LUT1 (Prop_lut1_I0_O)        0.043     2.142 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.196     2.338    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]_0
    SLICE_X68Y1          FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.855     2.016    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X68Y1          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[2]/C
                         clock pessimism             -0.345     1.671    
    SLICE_X68Y1          FDPE (Remov_fdpe_C_PRE)     -0.162     1.509    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[1]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.787%)  route 0.596ns (76.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.658    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X69Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y1          FDCE (Prop_fdce_C_Q)         0.141     1.799 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.297     2.095    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X67Y2          LUT1 (Prop_lut1_I0_O)        0.045     2.140 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.299     2.440    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]_0
    SLICE_X60Y4          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.853     2.014    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X60Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[1]/C
                         clock pessimism             -0.324     1.690    
    SLICE_X60Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.598    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d2_reg[1]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.787%)  route 0.596ns (76.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.658    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X69Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y1          FDCE (Prop_fdce_C_Q)         0.141     1.799 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.297     2.095    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X67Y2          LUT1 (Prop_lut1_I0_O)        0.045     2.140 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.299     2.440    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]_0
    SLICE_X60Y4          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.853     2.014    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X60Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d2_reg[1]/C
                         clock pessimism             -0.324     1.690    
    SLICE_X60Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.598    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[22]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.787%)  route 0.596ns (76.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.658    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X69Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y1          FDCE (Prop_fdce_C_Q)         0.141     1.799 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.297     2.095    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X67Y2          LUT1 (Prop_lut1_I0_O)        0.045     2.140 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=54, routed)          0.299     2.440    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[24]_0
    SLICE_X60Y4          FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.853     2.014    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X60Y4          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[22]/C
                         clock pessimism             -0.324     1.690    
    SLICE_X60Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.595    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.845    





