{"Source Block": ["hdl/library/common/ad_dcfilter.v@87:114@HdlStmProcess", "  wire    [14:0]  dc_offset_15_s;\n  wire    [32:0]  dc_offset_33_s;\n\n  // cancelling the dc offset\n\n  always @(posedge clk) begin\n    dc_offset <= dc_offset_33_s[32:17];\n    dc_offset_d <= dc_offset;\n    valid_d <= valid;\n    if (valid == 1'b1) begin\n      data_d <= data + dcfilt_offset;\n    end\n    valid_2d <= valid_d;\n    data_2d <= data_d;\n    data_dcfilt <= data_d - dc_offset;\n    if (dcfilt_enb == 1'b1) begin\n      valid_out <= valid_2d;\n      data_out <= data_dcfilt;\n    end else begin\n      valid_out <= valid_2d;\n      data_out <= data_2d;\n    end\n  end\n\n  // dsp slice instance ((D-A)*B)+C\n\n  DSP48E1 #(\n    .ACASCREG (1),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[92, "  always @(posedge clk) begin\n"], [93, "    dc_offset <= dc_offset_33_s[32:17];\n"], [94, "    dc_offset_d <= dc_offset;\n"], [95, "    valid_d <= valid;\n"], [96, "    if (valid == 1'b1) begin\n"], [97, "      data_d <= data + dcfilt_offset;\n"], [98, "    end\n"], [99, "    valid_2d <= valid_d;\n"], [100, "    data_2d <= data_d;\n"], [101, "    data_dcfilt <= data_d - dc_offset;\n"], [102, "    if (dcfilt_enb == 1'b1) begin\n"], [103, "      valid_out <= valid_2d;\n"], [104, "      data_out <= data_dcfilt;\n"], [105, "    end else begin\n"], [106, "      valid_out <= valid_2d;\n"], [107, "      data_out <= data_2d;\n"], [108, "    end\n"], [109, "  end\n"]], "Add": []}}