*$
* TPS92638-Q1
*****************************************************************************
* (C) Copyright 2016 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS92638-Q1
* Date: 15APR2016
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS92638EVM
* EVM Users Guide: SLVUAB9A – October 2014 – Revised November 2014
* Datasheet: SLVSCK5B – SEPTEMBER 2014 – REVISED MARCH 2015
*
* Model Version: Final 1.10
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
* Final 1.10
* Added weak pulldown, removed ICs from output channels, implemented Min PWM ON Width,
* Added Ref Deglitch, Modified PMOS and parasitics.
*
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modeled
*	   a. Dropout Voltage
*      b. Timing Parameters - Output Current Slew Rate, PWM ON/OFF Delay and Startup Time
*	   c. Separate Single Resistors for Stop & Tail Current Set Points
*      d. PROTECTION feature for Short Circuit fault, Open Load/Short to Battery fault
*		  and REF/REFHI Short fault
*	   e. Analog and PWM Dimming (4-Bank PWM Dimming to control 8 Channels)
*      f. Deglitch time for all Faults (2ms/7 PWM pulses depending on PWM input)
*	   g. Minimum PWM ON time width to avoid Short Circuit Fault during PWM Dimming
*	   h. Internal Pulldown and/or Pullup for all pins whichever applicable
*	   i. Device functional modes for different (VIN thresholds for Channel Enable & Fault Enable)
*      j. Thermal Shutdown and Thermal Foldback both are modelled using TEMP pin. An
*		  additional pin TJN is used to pass junction temperature information in form
*		  of voltage (1V at TJN pin indicates 1 degC junction temperature for model). All
*		  temperature sweeps must be performed using an equivalent voltage sweep at TJN pin.
*
*		  	TJN PIN IS NOT PRESENT IN REAL DEVICE and is only provided for convenience of
*		  	simulation in model. Apart from Thermal Shutdown and Thermal foldback, other
*		  	temperature effects are not modeled.
*
* 2. Quiescent current have not been modeled.
*
*****************************************************************************
.SUBCKT TPS92638-Q1_TRANS EN FAULTB GND IOUT1 IOUT2 IOUT3 IOUT4 IOUT5 IOUT6
+  IOUT7 IOUT8 PAD PWM1 PWM2 PWM3 PWM4 REF REFH STOP SUPPLY TEMP TJN  
X_U20         N109783 N110601 N111993 SC OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_ABMII1         FAULTB N486477 VALUE { (V(FAULT_ASSERT) * 780u)    }
E_UCR3_E3         UCR3_N16931691 0 UCR3_S 0 1
R_UCR3_R3         UCR3_VGATE 0  2108.185Meg TC=0,0 
X_UCR3_U11         VIN5OK UCR3_N16776915 UCR3_N17069654 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_UCR3_ABMII1         UCR3_N16832758 0 VALUE { V(UCR3_N17063551)/1    }
D_UCR3_D11         UCR3_N16931741 UCR3_VGATE D_D 
V_UCR3_VISETOFF_SEL         UCR3_ISETOFFSEL 0  
+PULSE 1 0 1p 1n 1n 1e6 2e6
C_UCR3_C24         UCR3_N16994372 UCR3_VGATE  8p  
C_UCR3_C23         UCR3_VGATE UCR3_S  40p  
D_UCR3_D13         GND UCR3_N16994372 D_D 
V_UCR3_V9         UCR3_N16931691 UCR3_N16931741 6Vdc
X_UCR3_S2    UCR3_N17067200 0 UCR3_VGATE UCR3_S Current_Regulator_UCR3_S2 
R_UCR3_R1         UCR3_N16832758 VIN  600 TC=0,0 
E_UCR3_ABM3         UCR3_ISETOFF 0 VALUE { IF(V(UCR3_ISETOFFSEL) > 0.5, 0,
+  -100u)    }
R_UCR3_R2         UCR3_S VIN  3 TC=0,0 
X_UCR3_S1    UCR3_WEAK_PULLDWN_B 0 UCR3_N16994372 GND Current_Regulator_UCR3_S1
+  
X_UCR3_U21         SDWNB3 PWM_INT_34_DELAYED UCR3_WEAK_PULLDWN_B AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UCR3_V12         UCR3_VTH_SHORT_BAT IOUT3 0.1
E_UCR3_ABM2         UCR3_N17063551 0 VALUE { IF(V(SDWNB3)>0.5 &
+  V(PWM_INT_34_DELAYED)>0.5,V(ICTRL), V(UCR3_ISETOFF))    }
E_UCR3_ABM4         UCR3_N17067200 0 VALUE { IF(V(UCR3_ISETOFFSEL)>0.5,
+  IF(V(SDWNB3)>0.5 & V(PWM_INT_34_DELAYED)>0.5, 1, 0), 1)    }
V_UCR3_V11         UCR3_VTHSC GND 0.89
X_UCR3_U32         UCR3_N17069654 SCDET3 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=500n
X_UCR3_U6         UCR3_VTHSC IOUT3 UCR3_N16776915 COMPHYS3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 HYS=0.335
R_UCR3_R79         UCR3_S UCR3_N16901408  5  
V_UCR3_V10         UCR3_N16990170 UCR3_N16931691 -0.026
X_UCR3_U33         UCR3_N17070169 OLDET3 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=900n
X_UCR3_U7         UCR3_VTH_SHORT_BAT VIN UCR3_N16776945 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.2
G_UCR3_ABM2I2         0 VIN VALUE { IF(V(SDWNB3)>0.5 &
+  V(PWM_INT_34_DELAYED)>0.5,0, V(UCR3_ISETOFF))    }
X_UCR3_U10         VIN5OK UCR3_N16776945 UCR3_N17070169 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_UCR3_R78         UCR3_N16994372 IOUT3  1u TC=0,0 
M_UCR3_M1         UCR3_N16994372 UCR3_VGATE UCR3_N16901408 UCR3_N16901408
+  PMOS01           
G_UCR3_ABM2I1         0 UCR3_VGATE VALUE { LIMIT((V(UCR3_N16832758) -
+  V(UCR3_S)) * 1.5m, -6u, 6u)    }
D_UCR3_D10         UCR3_VGATE UCR3_N16990170 D_D 
E_UCR5_E3         UCR5_N16931691 0 UCR5_S 0 1
R_UCR5_R3         UCR5_VGATE 0  2108.185Meg TC=0,0 
X_UCR5_U11         VIN5OK UCR5_N16776915 UCR5_N17069654 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_UCR5_ABMII1         UCR5_N16832758 0 VALUE { V(UCR5_N17063551)/1    }
D_UCR5_D11         UCR5_N16931741 UCR5_VGATE D_D 
V_UCR5_VISETOFF_SEL         UCR5_ISETOFFSEL 0  
+PULSE 1 0 1p 1n 1n 1e6 2e6
C_UCR5_C24         UCR5_N16994372 UCR5_VGATE  8p  
C_UCR5_C23         UCR5_VGATE UCR5_S  40p  
D_UCR5_D13         GND UCR5_N16994372 D_D 
V_UCR5_V9         UCR5_N16931691 UCR5_N16931741 6Vdc
X_UCR5_S2    UCR5_N17067200 0 UCR5_VGATE UCR5_S Current_Regulator_UCR5_S2 
R_UCR5_R1         UCR5_N16832758 VIN  600 TC=0,0 
E_UCR5_ABM3         UCR5_ISETOFF 0 VALUE { IF(V(UCR5_ISETOFFSEL) > 0.5, 0,
+  -100u)    }
R_UCR5_R2         UCR5_S VIN  3 TC=0,0 
X_UCR5_S1    UCR5_WEAK_PULLDWN_B 0 UCR5_N16994372 GND Current_Regulator_UCR5_S1
+  
X_UCR5_U21         SDWNB5 PWM_INT_56_DELAYED UCR5_WEAK_PULLDWN_B AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UCR5_V12         UCR5_VTH_SHORT_BAT IOUT5 0.1
E_UCR5_ABM2         UCR5_N17063551 0 VALUE { IF(V(SDWNB5)>0.5 &
+  V(PWM_INT_56_DELAYED)>0.5,V(ICTRL), V(UCR5_ISETOFF))    }
E_UCR5_ABM4         UCR5_N17067200 0 VALUE { IF(V(UCR5_ISETOFFSEL)>0.5,
+  IF(V(SDWNB5)>0.5 & V(PWM_INT_56_DELAYED)>0.5, 1, 0), 1)    }
V_UCR5_V11         UCR5_VTHSC GND 0.89
X_UCR5_U32         UCR5_N17069654 SCDET5 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=500n
X_UCR5_U6         UCR5_VTHSC IOUT5 UCR5_N16776915 COMPHYS3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 HYS=0.335
R_UCR5_R79         UCR5_S UCR5_N16901408  5  
V_UCR5_V10         UCR5_N16990170 UCR5_N16931691 -0.026
X_UCR5_U33         UCR5_N17070169 OLDET5 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=900n
X_UCR5_U7         UCR5_VTH_SHORT_BAT VIN UCR5_N16776945 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.2
G_UCR5_ABM2I2         0 VIN VALUE { IF(V(SDWNB5)>0.5 &
+  V(PWM_INT_56_DELAYED)>0.5,0, V(UCR5_ISETOFF))    }
X_UCR5_U10         VIN5OK UCR5_N16776945 UCR5_N17070169 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_UCR5_R78         UCR5_N16994372 IOUT5  1u TC=0,0 
M_UCR5_M1         UCR5_N16994372 UCR5_VGATE UCR5_N16901408 UCR5_N16901408
+  PMOS01           
G_UCR5_ABM2I1         0 UCR5_VGATE VALUE { LIMIT((V(UCR5_N16832758) -
+  V(UCR5_S)) * 1.5m, -6u, 6u)    }
D_UCR5_D10         UCR5_VGATE UCR5_N16990170 D_D 
X_UDgSC3_U50         PWM_INT_34 SDWNB3 UDgSC3_C AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDgSC3_U51         SCDET3 UDgSC3_C UDgSC3_N00826 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_UDgSC3_C4         0 UDgSC3_COUNT  1n  TC=0,0 
X_UDgSC3_S1    UDgSC3_RESET_COUNT_B 0 UDgSC3_COUNT 0
+  Fault_Deglitch_Latching_UDgSC3_S1 
X_UDgSC3_U58         UDgSC3_PWM_FALL_1SHOT UDgSC3_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDgSC3_U6         UDgSC3_COUNT UDgSC3_N00726 UDgSC3_N43231 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
R_UDgSC3_R6         UDgSC3_N00826 UDgSC3_PWM_TON_2MS  100k TC=0,0 
X_UDgSC3_U59         UDgSC3_N16730590 UDgSC3_N16737259 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_UDgSC3_U52         SDWNB3 UDgSC3_COUNT_PULSE UDgSC3_N113838 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC3_U57         UDgSC3_COUNT_PULSE UDgSC3_N16731154 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_UDgSC3_G1         0 UDgSC3_COUNT UDgSC3_N113838 0 1m
X_UDgSC3_U54         PWM_FALLING_34 SCDET3 UDgSC3_N16663964 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC3_U20         VIN_EN_SHTDN_N_D UDgSC3_N10316 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDgSC3_U60         UDgSC3_N16731154 UDgSC3_N16730590 UDgSC3_N16737259
+  UDgSC3_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC3_U61         UDgSC3_N101093 UDgSC3_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDgSC3_N16783006 UDgSC3_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDgSC3_U56         PWM_FALLING_34 UDgSC3_PWM_FALL_1SHOT one_shot PARAMS: 
+  T=50k  
C_UDgSC3_C3         0 UDgSC3_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
X_UDgSC3_U46         UDgSC3_N43231 PWM_INT_B_34 UDgSC3_N11969 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgSC3_VRESET_COUNT         UDgSC3_N16783006 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
X_UDgSC3_U48         UDgSC3_N132676 UDgSC3_N10316 SCDET_D3 UDgSC3_N101093
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UDgSC3_U25         UDgSC3_PWM_TON_2MS UDgSC3_N11969 UDgSC3_N132676
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgSC3_V14         UDgSC3_N00726 0 375mVdc
X_UDgSC3_U49         UDgSC3_N16663964 UDgSC3_COUNT_PULSE one_shot PARAMS:  T=50
+   
D_UDgSC3_D16         UDgSC3_PWM_TON_2MS UDgSC3_N00826 D_D 
X_UDgSC5_U50         PWM_INT_56 SDWNB5 UDgSC5_C AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDgSC5_U51         SCDET5 UDgSC5_C UDgSC5_N00826 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_UDgSC5_C4         0 UDgSC5_COUNT  1n  TC=0,0 
X_UDgSC5_S1    UDgSC5_RESET_COUNT_B 0 UDgSC5_COUNT 0
+  Fault_Deglitch_Latching_UDgSC5_S1 
X_UDgSC5_U58         UDgSC5_PWM_FALL_1SHOT UDgSC5_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDgSC5_U6         UDgSC5_COUNT UDgSC5_N00726 UDgSC5_N43231 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
R_UDgSC5_R6         UDgSC5_N00826 UDgSC5_PWM_TON_2MS  100k TC=0,0 
X_UDgSC5_U59         UDgSC5_N16730590 UDgSC5_N16737259 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_UDgSC5_U52         SDWNB5 UDgSC5_COUNT_PULSE UDgSC5_N113838 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC5_U57         UDgSC5_COUNT_PULSE UDgSC5_N16731154 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_UDgSC5_G1         0 UDgSC5_COUNT UDgSC5_N113838 0 1m
X_UDgSC5_U54         PWM_FALLING_56 SCDET5 UDgSC5_N16663964 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC5_U20         VIN_EN_SHTDN_N_D UDgSC5_N10316 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDgSC5_U60         UDgSC5_N16731154 UDgSC5_N16730590 UDgSC5_N16737259
+  UDgSC5_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC5_U61         UDgSC5_N101093 UDgSC5_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDgSC5_N16783006 UDgSC5_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDgSC5_U56         PWM_FALLING_56 UDgSC5_PWM_FALL_1SHOT one_shot PARAMS: 
+  T=50k  
C_UDgSC5_C3         0 UDgSC5_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
X_UDgSC5_U46         UDgSC5_N43231 PWM_INT_B_56 UDgSC5_N11969 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgSC5_VRESET_COUNT         UDgSC5_N16783006 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
X_UDgSC5_U48         UDgSC5_N132676 UDgSC5_N10316 SCDET_D5 UDgSC5_N101093
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UDgSC5_U25         UDgSC5_PWM_TON_2MS UDgSC5_N11969 UDgSC5_N132676
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgSC5_V14         UDgSC5_N00726 0 375mVdc
X_UDgSC5_U49         UDgSC5_N16663964 UDgSC5_COUNT_PULSE one_shot PARAMS:  T=50
+   
D_UDgSC5_D16         UDgSC5_PWM_TON_2MS UDgSC5_N00826 D_D 
D_D10         FAULTB 3P3SUP D_D 
R_UFualtShdwn3_R1         UFualtShdwn3_N11101 UFualtShdwn3_FAULT_SHDWNB  1k
+  TC=0,0 
X_UFualtShdwn3_U34         EXT_H UFualtShdwn3_N08130 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn3_U37         UFualtShdwn3_N10929 UFualtShdwn3_N11011
+  UFualtShdwn3_N11101 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn3_U39         EXT_H SCDET_D3 UFualtShdwn3_N11011 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_UFualtShdwn3_C1         0 UFualtShdwn3_FAULT_SHDWNB  1n  TC=0,0 
X_UFualtShdwn3_U40         REF_FAULT_B VIN_EN_SHTDN_N_D
+  UFualtShdwn3_FAULT_SHDWNB SDWNB3 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UFualtShdwn3_U35         UFualtShdwn3_N10117 UFualtShdwn3_N13506
+  UFualtShdwn3_N08130 UFualtShdwn3_N10929 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UFualtShdwn3_U33         OLDET_D3 UFualtShdwn3_N10117 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn3_U38         FAULTB_INT UFualtShdwn3_N13506 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_V12         N563753 GND 2Vdc
V_V5         9VDC GND 9Vdc
E_UCR2_E3         UCR2_N16931691 0 UCR2_S 0 1
R_UCR2_R3         UCR2_VGATE 0  2108.185Meg TC=0,0 
X_UCR2_U11         VIN5OK UCR2_N16776915 UCR2_N17069654 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_UCR2_ABMII1         UCR2_N16832758 0 VALUE { V(UCR2_N17063551)/1    }
D_UCR2_D11         UCR2_N16931741 UCR2_VGATE D_D 
V_UCR2_VISETOFF_SEL         UCR2_ISETOFFSEL 0  
+PULSE 1 0 1p 1n 1n 1e6 2e6
C_UCR2_C24         UCR2_N16994372 UCR2_VGATE  8p  
C_UCR2_C23         UCR2_VGATE UCR2_S  40p  
D_UCR2_D13         GND UCR2_N16994372 D_D 
V_UCR2_V9         UCR2_N16931691 UCR2_N16931741 6Vdc
X_UCR2_S2    UCR2_N17067200 0 UCR2_VGATE UCR2_S Current_Regulator_UCR2_S2 
R_UCR2_R1         UCR2_N16832758 VIN  600 TC=0,0 
E_UCR2_ABM3         UCR2_ISETOFF 0 VALUE { IF(V(UCR2_ISETOFFSEL) > 0.5, 0,
+  -100u)    }
R_UCR2_R2         UCR2_S VIN  3 TC=0,0 
X_UCR2_S1    UCR2_WEAK_PULLDWN_B 0 UCR2_N16994372 GND Current_Regulator_UCR2_S1
+  
X_UCR2_U21         SDWNB2 PWM_INT_12_DELAYED UCR2_WEAK_PULLDWN_B AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UCR2_V12         UCR2_VTH_SHORT_BAT IOUT2 0.1
E_UCR2_ABM2         UCR2_N17063551 0 VALUE { IF(V(SDWNB2)>0.5 &
+  V(PWM_INT_12_DELAYED)>0.5,V(ICTRL), V(UCR2_ISETOFF))    }
E_UCR2_ABM4         UCR2_N17067200 0 VALUE { IF(V(UCR2_ISETOFFSEL)>0.5,
+  IF(V(SDWNB2)>0.5 & V(PWM_INT_12_DELAYED)>0.5, 1, 0), 1)    }
V_UCR2_V11         UCR2_VTHSC GND 0.89
X_UCR2_U32         UCR2_N17069654 SCDET2 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=500n
X_UCR2_U6         UCR2_VTHSC IOUT2 UCR2_N16776915 COMPHYS3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 HYS=0.335
R_UCR2_R79         UCR2_S UCR2_N16901408  5  
V_UCR2_V10         UCR2_N16990170 UCR2_N16931691 -0.026
X_UCR2_U33         UCR2_N17070169 OLDET2 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=900n
X_UCR2_U7         UCR2_VTH_SHORT_BAT VIN UCR2_N16776945 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.2
G_UCR2_ABM2I2         0 VIN VALUE { IF(V(SDWNB2)>0.5 &
+  V(PWM_INT_12_DELAYED)>0.5,0, V(UCR2_ISETOFF))    }
X_UCR2_U10         VIN5OK UCR2_N16776945 UCR2_N17070169 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_UCR2_R78         UCR2_N16994372 IOUT2  1u TC=0,0 
M_UCR2_M1         UCR2_N16994372 UCR2_VGATE UCR2_N16901408 UCR2_N16901408
+  PMOS01           
G_UCR2_ABM2I1         0 UCR2_VGATE VALUE { LIMIT((V(UCR2_N16832758) -
+  V(UCR2_S)) * 1.5m, -6u, 6u)    }
D_UCR2_D10         UCR2_VGATE UCR2_N16990170 D_D 
X_U11         EN N17025647 EN_INT COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 HYS=1.3
X_U34         N491702 FAULTB_DET_INT FAULTB_INT OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_V10         N486477 GND 67.3637m
X_U15         STOP N563753 STOP_INT COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 HYS=1.3
V_V8         N17025647 GND 2Vdc
X_U35         VIN5OK N491702 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U17         FAULT_ASSERT FAULTB_INT EXT_H AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDgOL2_U62         UDgOL2_N16764204 OLDET2 UDgOL2_N16759306 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_UDgOL2_C4         0 UDgOL2_COUNT  1n  TC=0,0 
C_UDgOL2_C3         0 UDgOL2_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
C_UDgOL2_C5         0 UDgOL2_N16764204  {1.4427*50u/100k}  TC=0,0 
X_UDgOL2_U6         UDgOL2_COUNT UDgOL2_N00726 UDgOL2_N43231 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
X_UDgOL2_U56         PWM_FALLING_12 UDgOL2_PWM_FALL_1SHOT one_shot PARAMS: 
+  T=50k  
X_UDgOL2_U63         UDgOL2_N101093 UDgOL2_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDgOL2_N16774070 UDgOL2_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDgOL2_U57         UDgOL2_COUNT_PULSE UDgOL2_N16731154 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL2_U52         SDWNB2 UDgOL2_COUNT_PULSE UDgOL2_N113838 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL2_U49         UDgOL2_N16663964 UDgOL2_COUNT_PULSE one_shot PARAMS:  T=50
+   
X_UDgOL2_U58         UDgOL2_PWM_FALL_1SHOT UDgOL2_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDgOL2_U48         UDgOL2_N11969 UDgOL2_N10316 UDgOL2_7PWM_COUNTER_OUTPUT
+  UDgOL2_N101093 srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UDgOL2_U54         PWM_FALLING_12 OLDET2 UDgOL2_N16663964 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_UDgOL2_D17         PWM_INT_B_12 UDgOL2_N16764204 D_D 
X_UDgOL2_U51         OLDET2 SDWNB2 UDgOL2_N00826 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_UDgOL2_R7         PWM_INT_B_12 UDgOL2_N16764204  100k TC=0,0 
X_UDgOL2_U25         UDgOL2_PWM_TON_2MS UDgOL2_7PWM_COUNTER_OUTPUT OLDET_D2
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgOL2_V14         UDgOL2_N00726 0 375mVdc
X_UDgOL2_U59         UDgOL2_N16730590 UDgOL2_N16737259 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
V_UDgOL2_VISETOFF_SEL         UDgOL2_N16774070 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
X_UDgOL2_U46         UDgOL2_N43231 PWM_INT_B_12 UDgOL2_N11969 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL2_U61         VIN_EN_SHTDN_N_D UDgOL2_N16759306 UDgOL2_N10316
+  NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_UDgOL2_D16         UDgOL2_PWM_TON_2MS UDgOL2_N00826 D_D 
X_UDgOL2_U60         UDgOL2_N16731154 UDgOL2_N16730590 UDgOL2_N16737259
+  UDgOL2_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL2_S1    UDgOL2_RESET_COUNT_B 0 UDgOL2_COUNT 0
+  Fault_Deglitch_NonLatching_OL_UDgOL2_S1 
G_UDgOL2_G1         0 UDgOL2_COUNT UDgOL2_N113838 0 1m
R_UDgOL2_R6         UDgOL2_N00826 UDgOL2_PWM_TON_2MS  100k TC=0,0 
E_USS_ABM4         USS_N108138 0 VALUE { IF((V(VIN5OK) > 0.5) &
+  (V(VIN_EN_SHTDN_N_D)>0.5), (IF( (V(USS_IREF) < 0.660541m), 1, 0)), 1)    }
C_USS_C9         0 USS_REFHI_SHORT_DETECT_B  {1.4427*200n/10}  TC=0,0 
E_USS_ABM5         USS_N114489 0 VALUE { V(USS_IREF) * V(ITHERM_FACTOR) *
+  V(VIN_EN_SHTDN_N_D)    }
R_USS_R2         REF_FAULT_B 0  1k TC=0,0 
X_USS_U17         VIN_EN_SHTDN_N_D STOP_INT USS_N88876 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_USS_D15         USS_N81343 VIN_EN_SHTDN_N D_D 
R_USS_R10         USS_N108138 USS_REF_SHORT_DETECT_B  10 TC=0,0 
X_USS_U21         USS_N121381 VIN_EN_SHTDN_N_D REF_FAULT REF_FAULT_B
+  sbrblatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_USS_H2    USS_N88758 REFH USS_IREFH 0 Soft_Start_USS_H2 
E_USS_ABM7         ICTRL 0 VALUE { (V(USS_ICTRL_REF) + V(USS_ICTRL_REFH)) *
+  V(USS_N91027)    }
C_USS_C8         0 USS_REF_SHORT_DETECT_B  {1.4427*200n/10}  TC=0,0 
E_USS_ABM10         USS_N88325 0 VALUE { IF(V(VIN_EN_SHTDN_N_D) > 0.5, V(VREF),
+  0)    }
X_USS_U22         USS_N81343 VIN_EN_SHTDN_N_D BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_USS_ABM11         USS_N88758 0 VALUE { IF(V(VIN_EN_SHTDN_N_D) > 0.5, V(VREF),
+  0)    }
R_USS_R12         USS_REF_FAULT_DET USS_N121381  10 TC=0,0 
C_USS_C5         0 USS_N81343  {1.4427*107u/100k}  TC=0,0 
X_USS_H1    USS_N88325 REF USS_IREF 0 Soft_Start_USS_H1 
R_USS_R7         VIN_EN_SHTDN_N USS_N81343  100k TC=0,0 
R_USS_R9         USS_N115935 USS_ICTRL_REFH  1 TC=0,0 
C_USS_C10         0 USS_N121381  {1.4427*50u/10}  TC=0,0 
X_USS_U18         USS_REF_SHORT_DETECT_B USS_REFHI_SHORT_DETECT_B
+  USS_REF_FAULT_DET AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_USS_R8         USS_N114489 USS_ICTRL_REF  1 TC=0,0 
E_USS_ABM6         USS_N115935 0 VALUE { V(USS_IREFH) * V(ITHERM_FACTOR) *
+  V(USS_N88876)    }
C_USS_C6         USS_ICTRL_REF 0  1n  TC=0,0 
V_USS_V3         USS_N91027 0 1
R_USS_R11         USS_N108729 USS_REFHI_SHORT_DETECT_B  10 TC=0,0 
E_USS_ABM8         USS_N108729 0 VALUE { IF((V(VIN5OK) > 0.5) &
+  (V(VIN_EN_SHTDN_N_D)>0.5), (IF( (V(USS_IREFH) < 0.660541m), 1, 0)), 1)    }
C_USS_C7         USS_ICTRL_REFH 0  1n  TC=0,0 
E_UCR4_E3         UCR4_N16931691 0 UCR4_S 0 1
R_UCR4_R3         UCR4_VGATE 0  2108.185Meg TC=0,0 
X_UCR4_U11         VIN5OK UCR4_N16776915 UCR4_N17069654 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_UCR4_ABMII1         UCR4_N16832758 0 VALUE { V(UCR4_N17063551)/1    }
D_UCR4_D11         UCR4_N16931741 UCR4_VGATE D_D 
V_UCR4_VISETOFF_SEL         UCR4_ISETOFFSEL 0  
+PULSE 1 0 1p 1n 1n 1e6 2e6
C_UCR4_C24         UCR4_N16994372 UCR4_VGATE  8p  
C_UCR4_C23         UCR4_VGATE UCR4_S  40p  
D_UCR4_D13         GND UCR4_N16994372 D_D 
V_UCR4_V9         UCR4_N16931691 UCR4_N16931741 6Vdc
X_UCR4_S2    UCR4_N17067200 0 UCR4_VGATE UCR4_S Current_Regulator_UCR4_S2 
R_UCR4_R1         UCR4_N16832758 VIN  600 TC=0,0 
E_UCR4_ABM3         UCR4_ISETOFF 0 VALUE { IF(V(UCR4_ISETOFFSEL) > 0.5, 0,
+  -100u)    }
R_UCR4_R2         UCR4_S VIN  3 TC=0,0 
X_UCR4_S1    UCR4_WEAK_PULLDWN_B 0 UCR4_N16994372 GND Current_Regulator_UCR4_S1
+  
X_UCR4_U21         SDWNB4 PWM_INT_34_DELAYED UCR4_WEAK_PULLDWN_B AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UCR4_V12         UCR4_VTH_SHORT_BAT IOUT4 0.1
E_UCR4_ABM2         UCR4_N17063551 0 VALUE { IF(V(SDWNB4)>0.5 &
+  V(PWM_INT_34_DELAYED)>0.5,V(ICTRL), V(UCR4_ISETOFF))    }
E_UCR4_ABM4         UCR4_N17067200 0 VALUE { IF(V(UCR4_ISETOFFSEL)>0.5,
+  IF(V(SDWNB4)>0.5 & V(PWM_INT_34_DELAYED)>0.5, 1, 0), 1)    }
V_UCR4_V11         UCR4_VTHSC GND 0.89
X_UCR4_U32         UCR4_N17069654 SCDET4 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=500n
X_UCR4_U6         UCR4_VTHSC IOUT4 UCR4_N16776915 COMPHYS3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 HYS=0.335
R_UCR4_R79         UCR4_S UCR4_N16901408  5  
V_UCR4_V10         UCR4_N16990170 UCR4_N16931691 -0.026
X_UCR4_U33         UCR4_N17070169 OLDET4 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=900n
X_UCR4_U7         UCR4_VTH_SHORT_BAT VIN UCR4_N16776945 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.2
G_UCR4_ABM2I2         0 VIN VALUE { IF(V(SDWNB4)>0.5 &
+  V(PWM_INT_34_DELAYED)>0.5,0, V(UCR4_ISETOFF))    }
X_UCR4_U10         VIN5OK UCR4_N16776945 UCR4_N17070169 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_UCR4_R78         UCR4_N16994372 IOUT4  1u TC=0,0 
M_UCR4_M1         UCR4_N16994372 UCR4_VGATE UCR4_N16901408 UCR4_N16901408
+  PMOS01           
G_UCR4_ABM2I1         0 UCR4_VGATE VALUE { LIMIT((V(UCR4_N16832758) -
+  V(UCR4_S)) * 1.5m, -6u, 6u)    }
D_UCR4_D10         UCR4_VGATE UCR4_N16990170 D_D 
E_UCR8_E3         UCR8_N16931691 0 UCR8_S 0 1
R_UCR8_R3         UCR8_VGATE 0  2108.185Meg TC=0,0 
X_UCR8_U11         VIN5OK UCR8_N16776915 UCR8_N17069654 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_UCR8_ABMII1         UCR8_N16832758 0 VALUE { V(UCR8_N17063551)/1    }
D_UCR8_D11         UCR8_N16931741 UCR8_VGATE D_D 
V_UCR8_VISETOFF_SEL         UCR8_ISETOFFSEL 0  
+PULSE 1 0 1p 1n 1n 1e6 2e6
C_UCR8_C24         UCR8_N16994372 UCR8_VGATE  8p  
C_UCR8_C23         UCR8_VGATE UCR8_S  40p  
D_UCR8_D13         GND UCR8_N16994372 D_D 
V_UCR8_V9         UCR8_N16931691 UCR8_N16931741 6Vdc
X_UCR8_S2    UCR8_N17067200 0 UCR8_VGATE UCR8_S Current_Regulator_UCR8_S2 
R_UCR8_R1         UCR8_N16832758 VIN  600 TC=0,0 
E_UCR8_ABM3         UCR8_ISETOFF 0 VALUE { IF(V(UCR8_ISETOFFSEL) > 0.5, 0,
+  -100u)    }
R_UCR8_R2         UCR8_S VIN  3 TC=0,0 
X_UCR8_S1    UCR8_WEAK_PULLDWN_B 0 UCR8_N16994372 GND Current_Regulator_UCR8_S1
+  
X_UCR8_U21         SDWNB8 PWM_INT_78_DELAYED UCR8_WEAK_PULLDWN_B AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UCR8_V12         UCR8_VTH_SHORT_BAT IOUT8 0.1
E_UCR8_ABM2         UCR8_N17063551 0 VALUE { IF(V(SDWNB8)>0.5 &
+  V(PWM_INT_78_DELAYED)>0.5,V(ICTRL), V(UCR8_ISETOFF))    }
E_UCR8_ABM4         UCR8_N17067200 0 VALUE { IF(V(UCR8_ISETOFFSEL)>0.5,
+  IF(V(SDWNB8)>0.5 & V(PWM_INT_78_DELAYED)>0.5, 1, 0), 1)    }
V_UCR8_V11         UCR8_VTHSC GND 0.89
X_UCR8_U32         UCR8_N17069654 SCDET8 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=500n
X_UCR8_U6         UCR8_VTHSC IOUT8 UCR8_N16776915 COMPHYS3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 HYS=0.335
R_UCR8_R79         UCR8_S UCR8_N16901408  5  
V_UCR8_V10         UCR8_N16990170 UCR8_N16931691 -0.026
X_UCR8_U33         UCR8_N17070169 OLDET8 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=900n
X_UCR8_U7         UCR8_VTH_SHORT_BAT VIN UCR8_N16776945 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.2
G_UCR8_ABM2I2         0 VIN VALUE { IF(V(SDWNB8)>0.5 &
+  V(PWM_INT_78_DELAYED)>0.5,0, V(UCR8_ISETOFF))    }
X_UCR8_U10         VIN5OK UCR8_N16776945 UCR8_N17070169 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_UCR8_R78         UCR8_N16994372 IOUT8  1u TC=0,0 
M_UCR8_M1         UCR8_N16994372 UCR8_VGATE UCR8_N16901408 UCR8_N16901408
+  PMOS01           
G_UCR8_ABM2I1         0 UCR8_VGATE VALUE { LIMIT((V(UCR8_N16832758) -
+  V(UCR8_S)) * 1.5m, -6u, 6u)    }
D_UCR8_D10         UCR8_VGATE UCR8_N16990170 D_D 
R_UFualtShdwn2_R1         UFualtShdwn2_N11101 UFualtShdwn2_FAULT_SHDWNB  1k
+  TC=0,0 
X_UFualtShdwn2_U34         EXT_H UFualtShdwn2_N08130 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn2_U37         UFualtShdwn2_N10929 UFualtShdwn2_N11011
+  UFualtShdwn2_N11101 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn2_U39         EXT_H SCDET_D2 UFualtShdwn2_N11011 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_UFualtShdwn2_C1         0 UFualtShdwn2_FAULT_SHDWNB  1n  TC=0,0 
X_UFualtShdwn2_U40         REF_FAULT_B VIN_EN_SHTDN_N_D
+  UFualtShdwn2_FAULT_SHDWNB SDWNB2 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UFualtShdwn2_U35         UFualtShdwn2_N10117 UFualtShdwn2_N13506
+  UFualtShdwn2_N08130 UFualtShdwn2_N10929 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UFualtShdwn2_U33         OLDET_D2 UFualtShdwn2_N10117 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn2_U38         FAULTB_INT UFualtShdwn2_N13506 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U27         VIN4OK EN_INT VIN_EN_SHTDN_N AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_D14         GND EN D_D 
X_UDgSC1_U50         PWM_INT_12 SDWNB1 UDgSC1_C AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDgSC1_U51         SCDET1 UDgSC1_C UDgSC1_N00826 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_UDgSC1_C4         0 UDgSC1_COUNT  1n  TC=0,0 
X_UDgSC1_S1    UDgSC1_RESET_COUNT_B 0 UDgSC1_COUNT 0
+  Fault_Deglitch_Latching_UDgSC1_S1 
X_UDgSC1_U58         UDgSC1_PWM_FALL_1SHOT UDgSC1_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDgSC1_U6         UDgSC1_COUNT UDgSC1_N00726 UDgSC1_N43231 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
R_UDgSC1_R6         UDgSC1_N00826 UDgSC1_PWM_TON_2MS  100k TC=0,0 
X_UDgSC1_U59         UDgSC1_N16730590 UDgSC1_N16737259 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_UDgSC1_U52         SDWNB1 UDgSC1_COUNT_PULSE UDgSC1_N113838 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC1_U57         UDgSC1_COUNT_PULSE UDgSC1_N16731154 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_UDgSC1_G1         0 UDgSC1_COUNT UDgSC1_N113838 0 1m
X_UDgSC1_U54         PWM_FALLING_12 SCDET1 UDgSC1_N16663964 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC1_U20         VIN_EN_SHTDN_N_D UDgSC1_N10316 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDgSC1_U60         UDgSC1_N16731154 UDgSC1_N16730590 UDgSC1_N16737259
+  UDgSC1_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC1_U61         UDgSC1_N101093 UDgSC1_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDgSC1_N16783006 UDgSC1_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDgSC1_U56         PWM_FALLING_12 UDgSC1_PWM_FALL_1SHOT one_shot PARAMS: 
+  T=50k  
C_UDgSC1_C3         0 UDgSC1_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
X_UDgSC1_U46         UDgSC1_N43231 PWM_INT_B_12 UDgSC1_N11969 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgSC1_VRESET_COUNT         UDgSC1_N16783006 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
X_UDgSC1_U48         UDgSC1_N132676 UDgSC1_N10316 SCDET_D1 UDgSC1_N101093
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UDgSC1_U25         UDgSC1_PWM_TON_2MS UDgSC1_N11969 UDgSC1_N132676
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgSC1_V14         UDgSC1_N00726 0 375mVdc
X_UDgSC1_U49         UDgSC1_N16663964 UDgSC1_COUNT_PULSE one_shot PARAMS:  T=50
+   
D_UDgSC1_D16         UDgSC1_PWM_TON_2MS UDgSC1_N00826 D_D 
V_V4         N16791501 GND 4.99Vdc
X_UDgOL6_U62         UDgOL6_N16764204 OLDET6 UDgOL6_N16759306 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_UDgOL6_C4         0 UDgOL6_COUNT  1n  TC=0,0 
C_UDgOL6_C3         0 UDgOL6_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
C_UDgOL6_C5         0 UDgOL6_N16764204  {1.4427*50u/100k}  TC=0,0 
X_UDgOL6_U6         UDgOL6_COUNT UDgOL6_N00726 UDgOL6_N43231 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
X_UDgOL6_U56         PWM_FALLING_56 UDgOL6_PWM_FALL_1SHOT one_shot PARAMS: 
+  T=50k  
X_UDgOL6_U63         UDgOL6_N101093 UDgOL6_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDgOL6_N16774070 UDgOL6_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDgOL6_U57         UDgOL6_COUNT_PULSE UDgOL6_N16731154 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL6_U52         SDWNB6 UDgOL6_COUNT_PULSE UDgOL6_N113838 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL6_U49         UDgOL6_N16663964 UDgOL6_COUNT_PULSE one_shot PARAMS:  T=50
+   
X_UDgOL6_U58         UDgOL6_PWM_FALL_1SHOT UDgOL6_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDgOL6_U48         UDgOL6_N11969 UDgOL6_N10316 UDgOL6_7PWM_COUNTER_OUTPUT
+  UDgOL6_N101093 srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UDgOL6_U54         PWM_FALLING_56 OLDET6 UDgOL6_N16663964 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_UDgOL6_D17         PWM_INT_B_56 UDgOL6_N16764204 D_D 
X_UDgOL6_U51         OLDET6 SDWNB6 UDgOL6_N00826 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_UDgOL6_R7         PWM_INT_B_56 UDgOL6_N16764204  100k TC=0,0 
X_UDgOL6_U25         UDgOL6_PWM_TON_2MS UDgOL6_7PWM_COUNTER_OUTPUT OLDET_D6
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgOL6_V14         UDgOL6_N00726 0 375mVdc
X_UDgOL6_U59         UDgOL6_N16730590 UDgOL6_N16737259 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
V_UDgOL6_VISETOFF_SEL         UDgOL6_N16774070 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
X_UDgOL6_U46         UDgOL6_N43231 PWM_INT_B_56 UDgOL6_N11969 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL6_U61         VIN_EN_SHTDN_N_D UDgOL6_N16759306 UDgOL6_N10316
+  NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_UDgOL6_D16         UDgOL6_PWM_TON_2MS UDgOL6_N00826 D_D 
X_UDgOL6_U60         UDgOL6_N16731154 UDgOL6_N16730590 UDgOL6_N16737259
+  UDgOL6_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL6_S1    UDgOL6_RESET_COUNT_B 0 UDgOL6_COUNT 0
+  Fault_Deglitch_NonLatching_OL_UDgOL6_S1 
G_UDgOL6_G1         0 UDgOL6_COUNT UDgOL6_N113838 0 1m
R_UDgOL6_R6         UDgOL6_N00826 UDgOL6_PWM_TON_2MS  100k TC=0,0 
V_V7         N477751 GND 4Vdc
X_UDgOL3_U62         UDgOL3_N16764204 OLDET3 UDgOL3_N16759306 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_UDgOL3_C4         0 UDgOL3_COUNT  1n  TC=0,0 
C_UDgOL3_C3         0 UDgOL3_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
C_UDgOL3_C5         0 UDgOL3_N16764204  {1.4427*50u/100k}  TC=0,0 
X_UDgOL3_U6         UDgOL3_COUNT UDgOL3_N00726 UDgOL3_N43231 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
X_UDgOL3_U56         PWM_FALLING_34 UDgOL3_PWM_FALL_1SHOT one_shot PARAMS: 
+  T=50k  
X_UDgOL3_U63         UDgOL3_N101093 UDgOL3_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDgOL3_N16774070 UDgOL3_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDgOL3_U57         UDgOL3_COUNT_PULSE UDgOL3_N16731154 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL3_U52         SDWNB3 UDgOL3_COUNT_PULSE UDgOL3_N113838 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL3_U49         UDgOL3_N16663964 UDgOL3_COUNT_PULSE one_shot PARAMS:  T=50
+   
X_UDgOL3_U58         UDgOL3_PWM_FALL_1SHOT UDgOL3_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDgOL3_U48         UDgOL3_N11969 UDgOL3_N10316 UDgOL3_7PWM_COUNTER_OUTPUT
+  UDgOL3_N101093 srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UDgOL3_U54         PWM_FALLING_34 OLDET3 UDgOL3_N16663964 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_UDgOL3_D17         PWM_INT_B_34 UDgOL3_N16764204 D_D 
X_UDgOL3_U51         OLDET3 SDWNB3 UDgOL3_N00826 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_UDgOL3_R7         PWM_INT_B_34 UDgOL3_N16764204  100k TC=0,0 
X_UDgOL3_U25         UDgOL3_PWM_TON_2MS UDgOL3_7PWM_COUNTER_OUTPUT OLDET_D3
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgOL3_V14         UDgOL3_N00726 0 375mVdc
X_UDgOL3_U59         UDgOL3_N16730590 UDgOL3_N16737259 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
V_UDgOL3_VISETOFF_SEL         UDgOL3_N16774070 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
X_UDgOL3_U46         UDgOL3_N43231 PWM_INT_B_34 UDgOL3_N11969 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL3_U61         VIN_EN_SHTDN_N_D UDgOL3_N16759306 UDgOL3_N10316
+  NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_UDgOL3_D16         UDgOL3_PWM_TON_2MS UDgOL3_N00826 D_D 
X_UDgOL3_U60         UDgOL3_N16731154 UDgOL3_N16730590 UDgOL3_N16737259
+  UDgOL3_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL3_S1    UDgOL3_RESET_COUNT_B 0 UDgOL3_COUNT 0
+  Fault_Deglitch_NonLatching_OL_UDgOL3_S1 
G_UDgOL3_G1         0 UDgOL3_COUNT UDgOL3_N113838 0 1m
R_UDgOL3_R6         UDgOL3_N00826 UDgOL3_PWM_TON_2MS  100k TC=0,0 
X_U32         SCDET_D7 SCDET_D8 N111993 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_UFualtShdwn8_R1         UFualtShdwn8_N11101 UFualtShdwn8_FAULT_SHDWNB  1k
+  TC=0,0 
X_UFualtShdwn8_U34         EXT_H UFualtShdwn8_N08130 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn8_U37         UFualtShdwn8_N10929 UFualtShdwn8_N11011
+  UFualtShdwn8_N11101 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn8_U39         EXT_H SCDET_D8 UFualtShdwn8_N11011 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_UFualtShdwn8_C1         0 UFualtShdwn8_FAULT_SHDWNB  1n  TC=0,0 
X_UFualtShdwn8_U40         REF_FAULT_B VIN_EN_SHTDN_N_D
+  UFualtShdwn8_FAULT_SHDWNB SDWNB8 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UFualtShdwn8_U35         UFualtShdwn8_N10117 UFualtShdwn8_N13506
+  UFualtShdwn8_N08130 UFualtShdwn8_N10929 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UFualtShdwn8_U33         OLDET_D8 UFualtShdwn8_N10117 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn8_U38         FAULTB_INT UFualtShdwn8_N13506 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC2_U50         PWM_INT_12 SDWNB2 UDgSC2_C AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDgSC2_U51         SCDET2 UDgSC2_C UDgSC2_N00826 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_UDgSC2_C4         0 UDgSC2_COUNT  1n  TC=0,0 
X_UDgSC2_S1    UDgSC2_RESET_COUNT_B 0 UDgSC2_COUNT 0
+  Fault_Deglitch_Latching_UDgSC2_S1 
X_UDgSC2_U58         UDgSC2_PWM_FALL_1SHOT UDgSC2_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDgSC2_U6         UDgSC2_COUNT UDgSC2_N00726 UDgSC2_N43231 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
R_UDgSC2_R6         UDgSC2_N00826 UDgSC2_PWM_TON_2MS  100k TC=0,0 
X_UDgSC2_U59         UDgSC2_N16730590 UDgSC2_N16737259 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_UDgSC2_U52         SDWNB2 UDgSC2_COUNT_PULSE UDgSC2_N113838 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC2_U57         UDgSC2_COUNT_PULSE UDgSC2_N16731154 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_UDgSC2_G1         0 UDgSC2_COUNT UDgSC2_N113838 0 1m
X_UDgSC2_U54         PWM_FALLING_12 SCDET2 UDgSC2_N16663964 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC2_U20         VIN_EN_SHTDN_N_D UDgSC2_N10316 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDgSC2_U60         UDgSC2_N16731154 UDgSC2_N16730590 UDgSC2_N16737259
+  UDgSC2_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC2_U61         UDgSC2_N101093 UDgSC2_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDgSC2_N16783006 UDgSC2_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDgSC2_U56         PWM_FALLING_12 UDgSC2_PWM_FALL_1SHOT one_shot PARAMS: 
+  T=50k  
C_UDgSC2_C3         0 UDgSC2_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
X_UDgSC2_U46         UDgSC2_N43231 PWM_INT_B_12 UDgSC2_N11969 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgSC2_VRESET_COUNT         UDgSC2_N16783006 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
X_UDgSC2_U48         UDgSC2_N132676 UDgSC2_N10316 SCDET_D2 UDgSC2_N101093
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UDgSC2_U25         UDgSC2_PWM_TON_2MS UDgSC2_N11969 UDgSC2_N132676
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgSC2_V14         UDgSC2_N00726 0 375mVdc
X_UDgSC2_U49         UDgSC2_N16663964 UDgSC2_COUNT_PULSE one_shot PARAMS:  T=50
+   
D_UDgSC2_D16         UDgSC2_PWM_TON_2MS UDgSC2_N00826 D_D 
E_ABM2         5VDC 0 VALUE { IF(V(VIN5OK) > 0.5, (5+V(GND)), V(GND))    }
X_U31         REF_FAULT TH_SHDWN SC SB FAULT_ASSERT OR4_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_V11         N492999 GND 2Vdc
I_I5         EN GND DC 1.6uAdc  
X_U3         VIN N477751 VIN4OK COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_UFualtShdwn5_R1         UFualtShdwn5_N11101 UFualtShdwn5_FAULT_SHDWNB  1k
+  TC=0,0 
X_UFualtShdwn5_U34         EXT_H UFualtShdwn5_N08130 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn5_U37         UFualtShdwn5_N10929 UFualtShdwn5_N11011
+  UFualtShdwn5_N11101 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn5_U39         EXT_H SCDET_D5 UFualtShdwn5_N11011 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_UFualtShdwn5_C1         0 UFualtShdwn5_FAULT_SHDWNB  1n  TC=0,0 
X_UFualtShdwn5_U40         REF_FAULT_B VIN_EN_SHTDN_N_D
+  UFualtShdwn5_FAULT_SHDWNB SDWNB5 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UFualtShdwn5_U35         UFualtShdwn5_N10117 UFualtShdwn5_N13506
+  UFualtShdwn5_N08130 UFualtShdwn5_N10929 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UFualtShdwn5_U33         OLDET_D5 UFualtShdwn5_N10117 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn5_U38         FAULTB_INT UFualtShdwn5_N13506 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL5_U62         UDgOL5_N16764204 OLDET5 UDgOL5_N16759306 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_UDgOL5_C4         0 UDgOL5_COUNT  1n  TC=0,0 
C_UDgOL5_C3         0 UDgOL5_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
C_UDgOL5_C5         0 UDgOL5_N16764204  {1.4427*50u/100k}  TC=0,0 
X_UDgOL5_U6         UDgOL5_COUNT UDgOL5_N00726 UDgOL5_N43231 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
X_UDgOL5_U56         PWM_FALLING_56 UDgOL5_PWM_FALL_1SHOT one_shot PARAMS: 
+  T=50k  
X_UDgOL5_U63         UDgOL5_N101093 UDgOL5_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDgOL5_N16774070 UDgOL5_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDgOL5_U57         UDgOL5_COUNT_PULSE UDgOL5_N16731154 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL5_U52         SDWNB5 UDgOL5_COUNT_PULSE UDgOL5_N113838 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL5_U49         UDgOL5_N16663964 UDgOL5_COUNT_PULSE one_shot PARAMS:  T=50
+   
X_UDgOL5_U58         UDgOL5_PWM_FALL_1SHOT UDgOL5_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDgOL5_U48         UDgOL5_N11969 UDgOL5_N10316 UDgOL5_7PWM_COUNTER_OUTPUT
+  UDgOL5_N101093 srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UDgOL5_U54         PWM_FALLING_56 OLDET5 UDgOL5_N16663964 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_UDgOL5_D17         PWM_INT_B_56 UDgOL5_N16764204 D_D 
X_UDgOL5_U51         OLDET5 SDWNB5 UDgOL5_N00826 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_UDgOL5_R7         PWM_INT_B_56 UDgOL5_N16764204  100k TC=0,0 
X_UDgOL5_U25         UDgOL5_PWM_TON_2MS UDgOL5_7PWM_COUNTER_OUTPUT OLDET_D5
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgOL5_V14         UDgOL5_N00726 0 375mVdc
X_UDgOL5_U59         UDgOL5_N16730590 UDgOL5_N16737259 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
V_UDgOL5_VISETOFF_SEL         UDgOL5_N16774070 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
X_UDgOL5_U46         UDgOL5_N43231 PWM_INT_B_56 UDgOL5_N11969 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL5_U61         VIN_EN_SHTDN_N_D UDgOL5_N16759306 UDgOL5_N10316
+  NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_UDgOL5_D16         UDgOL5_PWM_TON_2MS UDgOL5_N00826 D_D 
X_UDgOL5_U60         UDgOL5_N16731154 UDgOL5_N16730590 UDgOL5_N16737259
+  UDgOL5_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL5_S1    UDgOL5_RESET_COUNT_B 0 UDgOL5_COUNT 0
+  Fault_Deglitch_NonLatching_OL_UDgOL5_S1 
G_UDgOL5_G1         0 UDgOL5_COUNT UDgOL5_N113838 0 1m
R_UDgOL5_R6         UDgOL5_N00826 UDgOL5_PWM_TON_2MS  100k TC=0,0 
X_UDgOL1_U62         UDgOL1_N16764204 OLDET1 UDgOL1_N16759306 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_UDgOL1_C4         0 UDgOL1_COUNT  1n  TC=0,0 
C_UDgOL1_C3         0 UDgOL1_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
C_UDgOL1_C5         0 UDgOL1_N16764204  {1.4427*50u/100k}  TC=0,0 
X_UDgOL1_U6         UDgOL1_COUNT UDgOL1_N00726 UDgOL1_N43231 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
X_UDgOL1_U56         PWM_FALLING_12 UDgOL1_PWM_FALL_1SHOT one_shot PARAMS: 
+  T=50k  
X_UDgOL1_U63         UDgOL1_N101093 UDgOL1_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDgOL1_N16774070 UDgOL1_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDgOL1_U57         UDgOL1_COUNT_PULSE UDgOL1_N16731154 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL1_U52         SDWNB1 UDgOL1_COUNT_PULSE UDgOL1_N113838 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL1_U49         UDgOL1_N16663964 UDgOL1_COUNT_PULSE one_shot PARAMS:  T=50
+   
X_UDgOL1_U58         UDgOL1_PWM_FALL_1SHOT UDgOL1_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDgOL1_U48         UDgOL1_N11969 UDgOL1_N10316 UDgOL1_7PWM_COUNTER_OUTPUT
+  UDgOL1_N101093 srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UDgOL1_U54         PWM_FALLING_12 OLDET1 UDgOL1_N16663964 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_UDgOL1_D17         PWM_INT_B_12 UDgOL1_N16764204 D_D 
X_UDgOL1_U51         OLDET1 SDWNB1 UDgOL1_N00826 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_UDgOL1_R7         PWM_INT_B_12 UDgOL1_N16764204  100k TC=0,0 
X_UDgOL1_U25         UDgOL1_PWM_TON_2MS UDgOL1_7PWM_COUNTER_OUTPUT OLDET_D1
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgOL1_V14         UDgOL1_N00726 0 375mVdc
X_UDgOL1_U59         UDgOL1_N16730590 UDgOL1_N16737259 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
V_UDgOL1_VISETOFF_SEL         UDgOL1_N16774070 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
X_UDgOL1_U46         UDgOL1_N43231 PWM_INT_B_12 UDgOL1_N11969 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL1_U61         VIN_EN_SHTDN_N_D UDgOL1_N16759306 UDgOL1_N10316
+  NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_UDgOL1_D16         UDgOL1_PWM_TON_2MS UDgOL1_N00826 D_D 
X_UDgOL1_U60         UDgOL1_N16731154 UDgOL1_N16730590 UDgOL1_N16737259
+  UDgOL1_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL1_S1    UDgOL1_RESET_COUNT_B 0 UDgOL1_COUNT 0
+  Fault_Deglitch_NonLatching_OL_UDgOL1_S1 
G_UDgOL1_G1         0 UDgOL1_COUNT UDgOL1_N113838 0 1m
R_UDgOL1_R6         UDgOL1_N00826 UDgOL1_PWM_TON_2MS  100k TC=0,0 
X_UDgSC6_U50         PWM_INT_56 SDWNB6 UDgSC6_C AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDgSC6_U51         SCDET6 UDgSC6_C UDgSC6_N00826 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_UDgSC6_C4         0 UDgSC6_COUNT  1n  TC=0,0 
X_UDgSC6_S1    UDgSC6_RESET_COUNT_B 0 UDgSC6_COUNT 0
+  Fault_Deglitch_Latching_UDgSC6_S1 
X_UDgSC6_U58         UDgSC6_PWM_FALL_1SHOT UDgSC6_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDgSC6_U6         UDgSC6_COUNT UDgSC6_N00726 UDgSC6_N43231 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
R_UDgSC6_R6         UDgSC6_N00826 UDgSC6_PWM_TON_2MS  100k TC=0,0 
X_UDgSC6_U59         UDgSC6_N16730590 UDgSC6_N16737259 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_UDgSC6_U52         SDWNB6 UDgSC6_COUNT_PULSE UDgSC6_N113838 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC6_U57         UDgSC6_COUNT_PULSE UDgSC6_N16731154 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_UDgSC6_G1         0 UDgSC6_COUNT UDgSC6_N113838 0 1m
X_UDgSC6_U54         PWM_FALLING_56 SCDET6 UDgSC6_N16663964 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC6_U20         VIN_EN_SHTDN_N_D UDgSC6_N10316 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDgSC6_U60         UDgSC6_N16731154 UDgSC6_N16730590 UDgSC6_N16737259
+  UDgSC6_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC6_U61         UDgSC6_N101093 UDgSC6_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDgSC6_N16783006 UDgSC6_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDgSC6_U56         PWM_FALLING_56 UDgSC6_PWM_FALL_1SHOT one_shot PARAMS: 
+  T=50k  
C_UDgSC6_C3         0 UDgSC6_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
X_UDgSC6_U46         UDgSC6_N43231 PWM_INT_B_56 UDgSC6_N11969 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgSC6_VRESET_COUNT         UDgSC6_N16783006 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
X_UDgSC6_U48         UDgSC6_N132676 UDgSC6_N10316 SCDET_D6 UDgSC6_N101093
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UDgSC6_U25         UDgSC6_PWM_TON_2MS UDgSC6_N11969 UDgSC6_N132676
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgSC6_V14         UDgSC6_N00726 0 375mVdc
X_UDgSC6_U49         UDgSC6_N16663964 UDgSC6_COUNT_PULSE one_shot PARAMS:  T=50
+   
D_UDgSC6_D16         UDgSC6_PWM_TON_2MS UDgSC6_N00826 D_D 
X_U16         FAULTB N492999 FAULTB_DET_INT COMPHYS3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 HYS=1.6
X_U14         SCDET_D4 SCDET_D5 SCDET_D6 N110601 OR3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
I_I4         VIN TEMP DC 200uAdc  
V_V14         VREF GND 1.222
E_ABM3         3P3SUP 0 VALUE { IF(V(VIN_EN_SHTDN_N_D) > 0.5 & V(VIN5OK) > 0.5,
+  V(3P3VDC), 0)    }
X_UDgSC7_U50         PWM_INT_78 SDWNB7 UDgSC7_C AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDgSC7_U51         SCDET7 UDgSC7_C UDgSC7_N00826 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_UDgSC7_C4         0 UDgSC7_COUNT  1n  TC=0,0 
X_UDgSC7_S1    UDgSC7_RESET_COUNT_B 0 UDgSC7_COUNT 0
+  Fault_Deglitch_Latching_UDgSC7_S1 
X_UDgSC7_U58         UDgSC7_PWM_FALL_1SHOT UDgSC7_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDgSC7_U6         UDgSC7_COUNT UDgSC7_N00726 UDgSC7_N43231 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
R_UDgSC7_R6         UDgSC7_N00826 UDgSC7_PWM_TON_2MS  100k TC=0,0 
X_UDgSC7_U59         UDgSC7_N16730590 UDgSC7_N16737259 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_UDgSC7_U52         SDWNB7 UDgSC7_COUNT_PULSE UDgSC7_N113838 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC7_U57         UDgSC7_COUNT_PULSE UDgSC7_N16731154 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_UDgSC7_G1         0 UDgSC7_COUNT UDgSC7_N113838 0 1m
X_UDgSC7_U54         PWM_FALLING_78 SCDET7 UDgSC7_N16663964 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC7_U20         VIN_EN_SHTDN_N_D UDgSC7_N10316 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDgSC7_U60         UDgSC7_N16731154 UDgSC7_N16730590 UDgSC7_N16737259
+  UDgSC7_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC7_U61         UDgSC7_N101093 UDgSC7_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDgSC7_N16783006 UDgSC7_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDgSC7_U56         PWM_FALLING_78 UDgSC7_PWM_FALL_1SHOT one_shot PARAMS: 
+  T=50k  
C_UDgSC7_C3         0 UDgSC7_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
X_UDgSC7_U46         UDgSC7_N43231 PWM_INT_B_78 UDgSC7_N11969 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgSC7_VRESET_COUNT         UDgSC7_N16783006 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
X_UDgSC7_U48         UDgSC7_N132676 UDgSC7_N10316 SCDET_D7 UDgSC7_N101093
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UDgSC7_U25         UDgSC7_PWM_TON_2MS UDgSC7_N11969 UDgSC7_N132676
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgSC7_V14         UDgSC7_N00726 0 375mVdc
X_UDgSC7_U49         UDgSC7_N16663964 UDgSC7_COUNT_PULSE one_shot PARAMS:  T=50
+   
D_UDgSC7_D16         UDgSC7_PWM_TON_2MS UDgSC7_N00826 D_D 
X_UDgOL4_U62         UDgOL4_N16764204 OLDET4 UDgOL4_N16759306 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_UDgOL4_C4         0 UDgOL4_COUNT  1n  TC=0,0 
C_UDgOL4_C3         0 UDgOL4_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
C_UDgOL4_C5         0 UDgOL4_N16764204  {1.4427*50u/100k}  TC=0,0 
X_UDgOL4_U6         UDgOL4_COUNT UDgOL4_N00726 UDgOL4_N43231 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
X_UDgOL4_U56         PWM_FALLING_34 UDgOL4_PWM_FALL_1SHOT one_shot PARAMS: 
+  T=50k  
X_UDgOL4_U63         UDgOL4_N101093 UDgOL4_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDgOL4_N16774070 UDgOL4_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDgOL4_U57         UDgOL4_COUNT_PULSE UDgOL4_N16731154 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL4_U52         SDWNB4 UDgOL4_COUNT_PULSE UDgOL4_N113838 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL4_U49         UDgOL4_N16663964 UDgOL4_COUNT_PULSE one_shot PARAMS:  T=50
+   
X_UDgOL4_U58         UDgOL4_PWM_FALL_1SHOT UDgOL4_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDgOL4_U48         UDgOL4_N11969 UDgOL4_N10316 UDgOL4_7PWM_COUNTER_OUTPUT
+  UDgOL4_N101093 srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UDgOL4_U54         PWM_FALLING_34 OLDET4 UDgOL4_N16663964 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_UDgOL4_D17         PWM_INT_B_34 UDgOL4_N16764204 D_D 
X_UDgOL4_U51         OLDET4 SDWNB4 UDgOL4_N00826 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_UDgOL4_R7         PWM_INT_B_34 UDgOL4_N16764204  100k TC=0,0 
X_UDgOL4_U25         UDgOL4_PWM_TON_2MS UDgOL4_7PWM_COUNTER_OUTPUT OLDET_D4
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgOL4_V14         UDgOL4_N00726 0 375mVdc
X_UDgOL4_U59         UDgOL4_N16730590 UDgOL4_N16737259 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
V_UDgOL4_VISETOFF_SEL         UDgOL4_N16774070 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
X_UDgOL4_U46         UDgOL4_N43231 PWM_INT_B_34 UDgOL4_N11969 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL4_U61         VIN_EN_SHTDN_N_D UDgOL4_N16759306 UDgOL4_N10316
+  NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_UDgOL4_D16         UDgOL4_PWM_TON_2MS UDgOL4_N00826 D_D 
X_UDgOL4_U60         UDgOL4_N16731154 UDgOL4_N16730590 UDgOL4_N16737259
+  UDgOL4_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL4_S1    UDgOL4_RESET_COUNT_B 0 UDgOL4_COUNT 0
+  Fault_Deglitch_NonLatching_OL_UDgOL4_S1 
G_UDgOL4_G1         0 UDgOL4_COUNT UDgOL4_N113838 0 1m
R_UDgOL4_R6         UDgOL4_N00826 UDgOL4_PWM_TON_2MS  100k TC=0,0 
X_U13         OLDET_D1 OLDET_D2 OLDET_D3 N118016 OR3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U2         VIN N16791501 VIN5OK COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U21         N118016 N118955 N119427 SB OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_D15         GND STOP D_D 
X_U18         OLDET_D4 OLDET_D5 OLDET_D6 N118955 OR3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_D11         N486477 FAULTB D_D 
I_I2         VIN FAULTB DC 8uAdc  
V_V9         3P3VDC GND 3.3Vdc
E_UCR7_E3         UCR7_N16931691 0 UCR7_S 0 1
R_UCR7_R3         UCR7_VGATE 0  2108.185Meg TC=0,0 
X_UCR7_U11         VIN5OK UCR7_N16776915 UCR7_N17069654 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_UCR7_ABMII1         UCR7_N16832758 0 VALUE { V(UCR7_N17063551)/1    }
D_UCR7_D11         UCR7_N16931741 UCR7_VGATE D_D 
V_UCR7_VISETOFF_SEL         UCR7_ISETOFFSEL 0  
+PULSE 1 0 1p 1n 1n 1e6 2e6
C_UCR7_C24         UCR7_N16994372 UCR7_VGATE  8p  
C_UCR7_C23         UCR7_VGATE UCR7_S  40p  
D_UCR7_D13         GND UCR7_N16994372 D_D 
V_UCR7_V9         UCR7_N16931691 UCR7_N16931741 6Vdc
X_UCR7_S2    UCR7_N17067200 0 UCR7_VGATE UCR7_S Current_Regulator_UCR7_S2 
R_UCR7_R1         UCR7_N16832758 VIN  600 TC=0,0 
E_UCR7_ABM3         UCR7_ISETOFF 0 VALUE { IF(V(UCR7_ISETOFFSEL) > 0.5, 0,
+  -100u)    }
R_UCR7_R2         UCR7_S VIN  3 TC=0,0 
X_UCR7_S1    UCR7_WEAK_PULLDWN_B 0 UCR7_N16994372 GND Current_Regulator_UCR7_S1
+  
X_UCR7_U21         SDWNB7 PWM_INT_78_DELAYED UCR7_WEAK_PULLDWN_B AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UCR7_V12         UCR7_VTH_SHORT_BAT IOUT7 0.1
E_UCR7_ABM2         UCR7_N17063551 0 VALUE { IF(V(SDWNB7)>0.5 &
+  V(PWM_INT_78_DELAYED)>0.5,V(ICTRL), V(UCR7_ISETOFF))    }
E_UCR7_ABM4         UCR7_N17067200 0 VALUE { IF(V(UCR7_ISETOFFSEL)>0.5,
+  IF(V(SDWNB7)>0.5 & V(PWM_INT_78_DELAYED)>0.5, 1, 0), 1)    }
V_UCR7_V11         UCR7_VTHSC GND 0.89
X_UCR7_U32         UCR7_N17069654 SCDET7 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=500n
X_UCR7_U6         UCR7_VTHSC IOUT7 UCR7_N16776915 COMPHYS3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 HYS=0.335
R_UCR7_R79         UCR7_S UCR7_N16901408  5  
V_UCR7_V10         UCR7_N16990170 UCR7_N16931691 -0.026
X_UCR7_U33         UCR7_N17070169 OLDET7 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=900n
X_UCR7_U7         UCR7_VTH_SHORT_BAT VIN UCR7_N16776945 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.2
G_UCR7_ABM2I2         0 VIN VALUE { IF(V(SDWNB7)>0.5 &
+  V(PWM_INT_78_DELAYED)>0.5,0, V(UCR7_ISETOFF))    }
X_UCR7_U10         VIN5OK UCR7_N16776945 UCR7_N17070169 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_UCR7_R78         UCR7_N16994372 IOUT7  1u TC=0,0 
M_UCR7_M1         UCR7_N16994372 UCR7_VGATE UCR7_N16901408 UCR7_N16901408
+  PMOS01           
G_UCR7_ABM2I1         0 UCR7_VGATE VALUE { LIMIT((V(UCR7_N16832758) -
+  V(UCR7_S)) * 1.5m, -6u, 6u)    }
D_UCR7_D10         UCR7_VGATE UCR7_N16990170 D_D 
V_IVIN         VIN SUPPLY 0Vdc
R_UFualtShdwn1_R1         UFualtShdwn1_N11101 UFualtShdwn1_FAULT_SHDWNB  1k
+  TC=0,0 
X_UFualtShdwn1_U34         EXT_H UFualtShdwn1_N08130 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn1_U37         UFualtShdwn1_N10929 UFualtShdwn1_N11011
+  UFualtShdwn1_N11101 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn1_U39         EXT_H SCDET_D1 UFualtShdwn1_N11011 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_UFualtShdwn1_C1         0 UFualtShdwn1_FAULT_SHDWNB  1n  TC=0,0 
X_UFualtShdwn1_U40         REF_FAULT_B VIN_EN_SHTDN_N_D
+  UFualtShdwn1_FAULT_SHDWNB SDWNB1 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UFualtShdwn1_U35         UFualtShdwn1_N10117 UFualtShdwn1_N13506
+  UFualtShdwn1_N08130 UFualtShdwn1_N10929 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UFualtShdwn1_U33         OLDET_D1 UFualtShdwn1_N10117 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn1_U38         FAULTB_INT UFualtShdwn1_N13506 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_UCR6_E3         UCR6_N16931691 0 UCR6_S 0 1
R_UCR6_R3         UCR6_VGATE 0  2108.185Meg TC=0,0 
X_UCR6_U11         VIN5OK UCR6_N16776915 UCR6_N17069654 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_UCR6_ABMII1         UCR6_N16832758 0 VALUE { V(UCR6_N17063551)/1    }
D_UCR6_D11         UCR6_N16931741 UCR6_VGATE D_D 
V_UCR6_VISETOFF_SEL         UCR6_ISETOFFSEL 0  
+PULSE 1 0 1p 1n 1n 1e6 2e6
C_UCR6_C24         UCR6_N16994372 UCR6_VGATE  8p  
C_UCR6_C23         UCR6_VGATE UCR6_S  40p  
D_UCR6_D13         GND UCR6_N16994372 D_D 
V_UCR6_V9         UCR6_N16931691 UCR6_N16931741 6Vdc
X_UCR6_S2    UCR6_N17067200 0 UCR6_VGATE UCR6_S Current_Regulator_UCR6_S2 
R_UCR6_R1         UCR6_N16832758 VIN  600 TC=0,0 
E_UCR6_ABM3         UCR6_ISETOFF 0 VALUE { IF(V(UCR6_ISETOFFSEL) > 0.5, 0,
+  -100u)    }
R_UCR6_R2         UCR6_S VIN  3 TC=0,0 
X_UCR6_S1    UCR6_WEAK_PULLDWN_B 0 UCR6_N16994372 GND Current_Regulator_UCR6_S1
+  
X_UCR6_U21         SDWNB6 PWM_INT_56_DELAYED UCR6_WEAK_PULLDWN_B AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UCR6_V12         UCR6_VTH_SHORT_BAT IOUT6 0.1
E_UCR6_ABM2         UCR6_N17063551 0 VALUE { IF(V(SDWNB6)>0.5 &
+  V(PWM_INT_56_DELAYED)>0.5,V(ICTRL), V(UCR6_ISETOFF))    }
E_UCR6_ABM4         UCR6_N17067200 0 VALUE { IF(V(UCR6_ISETOFFSEL)>0.5,
+  IF(V(SDWNB6)>0.5 & V(PWM_INT_56_DELAYED)>0.5, 1, 0), 1)    }
V_UCR6_V11         UCR6_VTHSC GND 0.89
X_UCR6_U32         UCR6_N17069654 SCDET6 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=500n
X_UCR6_U6         UCR6_VTHSC IOUT6 UCR6_N16776915 COMPHYS3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 HYS=0.335
R_UCR6_R79         UCR6_S UCR6_N16901408  5  
V_UCR6_V10         UCR6_N16990170 UCR6_N16931691 -0.026
X_UCR6_U33         UCR6_N17070169 OLDET6 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=900n
X_UCR6_U7         UCR6_VTH_SHORT_BAT VIN UCR6_N16776945 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.2
G_UCR6_ABM2I2         0 VIN VALUE { IF(V(SDWNB6)>0.5 &
+  V(PWM_INT_56_DELAYED)>0.5,0, V(UCR6_ISETOFF))    }
X_UCR6_U10         VIN5OK UCR6_N16776945 UCR6_N17070169 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_UCR6_R78         UCR6_N16994372 IOUT6  1u TC=0,0 
M_UCR6_M1         UCR6_N16994372 UCR6_VGATE UCR6_N16901408 UCR6_N16901408
+  PMOS01           
G_UCR6_ABM2I1         0 UCR6_VGATE VALUE { LIMIT((V(UCR6_N16832758) -
+  V(UCR6_S)) * 1.5m, -6u, 6u)    }
D_UCR6_D10         UCR6_VGATE UCR6_N16990170 D_D 
I_I6         STOP GND DC 550nAdc  
X_U10         SCDET_D1 SCDET_D2 SCDET_D3 N109783 OR3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDgOL7_U62         UDgOL7_N16764204 OLDET7 UDgOL7_N16759306 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_UDgOL7_C4         0 UDgOL7_COUNT  1n  TC=0,0 
C_UDgOL7_C3         0 UDgOL7_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
C_UDgOL7_C5         0 UDgOL7_N16764204  {1.4427*50u/100k}  TC=0,0 
X_UDgOL7_U6         UDgOL7_COUNT UDgOL7_N00726 UDgOL7_N43231 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
X_UDgOL7_U56         PWM_FALLING_78 UDgOL7_PWM_FALL_1SHOT one_shot PARAMS: 
+  T=50k  
X_UDgOL7_U63         UDgOL7_N101093 UDgOL7_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDgOL7_N16774070 UDgOL7_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDgOL7_U57         UDgOL7_COUNT_PULSE UDgOL7_N16731154 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL7_U52         SDWNB7 UDgOL7_COUNT_PULSE UDgOL7_N113838 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL7_U49         UDgOL7_N16663964 UDgOL7_COUNT_PULSE one_shot PARAMS:  T=50
+   
X_UDgOL7_U58         UDgOL7_PWM_FALL_1SHOT UDgOL7_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDgOL7_U48         UDgOL7_N11969 UDgOL7_N10316 UDgOL7_7PWM_COUNTER_OUTPUT
+  UDgOL7_N101093 srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UDgOL7_U54         PWM_FALLING_78 OLDET7 UDgOL7_N16663964 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_UDgOL7_D17         PWM_INT_B_78 UDgOL7_N16764204 D_D 
X_UDgOL7_U51         OLDET7 SDWNB7 UDgOL7_N00826 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_UDgOL7_R7         PWM_INT_B_78 UDgOL7_N16764204  100k TC=0,0 
X_UDgOL7_U25         UDgOL7_PWM_TON_2MS UDgOL7_7PWM_COUNTER_OUTPUT OLDET_D7
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgOL7_V14         UDgOL7_N00726 0 375mVdc
X_UDgOL7_U59         UDgOL7_N16730590 UDgOL7_N16737259 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
V_UDgOL7_VISETOFF_SEL         UDgOL7_N16774070 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
X_UDgOL7_U46         UDgOL7_N43231 PWM_INT_B_78 UDgOL7_N11969 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL7_U61         VIN_EN_SHTDN_N_D UDgOL7_N16759306 UDgOL7_N10316
+  NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_UDgOL7_D16         UDgOL7_PWM_TON_2MS UDgOL7_N00826 D_D 
X_UDgOL7_U60         UDgOL7_N16731154 UDgOL7_N16730590 UDgOL7_N16737259
+  UDgOL7_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL7_S1    UDgOL7_RESET_COUNT_B 0 UDgOL7_COUNT 0
+  Fault_Deglitch_NonLatching_OL_UDgOL7_S1 
G_UDgOL7_G1         0 UDgOL7_COUNT UDgOL7_N113838 0 1m
R_UDgOL7_R6         UDgOL7_N00826 UDgOL7_PWM_TON_2MS  100k TC=0,0 
R_R1         GND TEMP  4.864k TC=0,0 
X_UDgSC8_U50         PWM_INT_78 SDWNB8 UDgSC8_C AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDgSC8_U51         SCDET8 UDgSC8_C UDgSC8_N00826 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_UDgSC8_C4         0 UDgSC8_COUNT  1n  TC=0,0 
X_UDgSC8_S1    UDgSC8_RESET_COUNT_B 0 UDgSC8_COUNT 0
+  Fault_Deglitch_Latching_UDgSC8_S1 
X_UDgSC8_U58         UDgSC8_PWM_FALL_1SHOT UDgSC8_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDgSC8_U6         UDgSC8_COUNT UDgSC8_N00726 UDgSC8_N43231 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
R_UDgSC8_R6         UDgSC8_N00826 UDgSC8_PWM_TON_2MS  100k TC=0,0 
X_UDgSC8_U59         UDgSC8_N16730590 UDgSC8_N16737259 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_UDgSC8_U52         SDWNB8 UDgSC8_COUNT_PULSE UDgSC8_N113838 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC8_U57         UDgSC8_COUNT_PULSE UDgSC8_N16731154 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_UDgSC8_G1         0 UDgSC8_COUNT UDgSC8_N113838 0 1m
X_UDgSC8_U54         PWM_FALLING_78 SCDET8 UDgSC8_N16663964 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC8_U20         VIN_EN_SHTDN_N_D UDgSC8_N10316 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDgSC8_U60         UDgSC8_N16731154 UDgSC8_N16730590 UDgSC8_N16737259
+  UDgSC8_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC8_U61         UDgSC8_N101093 UDgSC8_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDgSC8_N16783006 UDgSC8_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDgSC8_U56         PWM_FALLING_78 UDgSC8_PWM_FALL_1SHOT one_shot PARAMS: 
+  T=50k  
C_UDgSC8_C3         0 UDgSC8_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
X_UDgSC8_U46         UDgSC8_N43231 PWM_INT_B_78 UDgSC8_N11969 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgSC8_VRESET_COUNT         UDgSC8_N16783006 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
X_UDgSC8_U48         UDgSC8_N132676 UDgSC8_N10316 SCDET_D8 UDgSC8_N101093
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UDgSC8_U25         UDgSC8_PWM_TON_2MS UDgSC8_N11969 UDgSC8_N132676
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgSC8_V14         UDgSC8_N00726 0 375mVdc
X_UDgSC8_U49         UDgSC8_N16663964 UDgSC8_COUNT_PULSE one_shot PARAMS:  T=50
+   
D_UDgSC8_D16         UDgSC8_PWM_TON_2MS UDgSC8_N00826 D_D 
R_R2         PAD 0  1k  
X_UDgSC4_U50         PWM_INT_34 SDWNB4 UDgSC4_C AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDgSC4_U51         SCDET4 UDgSC4_C UDgSC4_N00826 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_UDgSC4_C4         0 UDgSC4_COUNT  1n  TC=0,0 
X_UDgSC4_S1    UDgSC4_RESET_COUNT_B 0 UDgSC4_COUNT 0
+  Fault_Deglitch_Latching_UDgSC4_S1 
X_UDgSC4_U58         UDgSC4_PWM_FALL_1SHOT UDgSC4_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDgSC4_U6         UDgSC4_COUNT UDgSC4_N00726 UDgSC4_N43231 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
R_UDgSC4_R6         UDgSC4_N00826 UDgSC4_PWM_TON_2MS  100k TC=0,0 
X_UDgSC4_U59         UDgSC4_N16730590 UDgSC4_N16737259 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_UDgSC4_U52         SDWNB4 UDgSC4_COUNT_PULSE UDgSC4_N113838 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC4_U57         UDgSC4_COUNT_PULSE UDgSC4_N16731154 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_UDgSC4_G1         0 UDgSC4_COUNT UDgSC4_N113838 0 1m
X_UDgSC4_U54         PWM_FALLING_34 SCDET4 UDgSC4_N16663964 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC4_U20         VIN_EN_SHTDN_N_D UDgSC4_N10316 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_UDgSC4_U60         UDgSC4_N16731154 UDgSC4_N16730590 UDgSC4_N16737259
+  UDgSC4_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgSC4_U61         UDgSC4_N101093 UDgSC4_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDgSC4_N16783006 UDgSC4_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDgSC4_U56         PWM_FALLING_34 UDgSC4_PWM_FALL_1SHOT one_shot PARAMS: 
+  T=50k  
C_UDgSC4_C3         0 UDgSC4_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
X_UDgSC4_U46         UDgSC4_N43231 PWM_INT_B_34 UDgSC4_N11969 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgSC4_VRESET_COUNT         UDgSC4_N16783006 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
X_UDgSC4_U48         UDgSC4_N132676 UDgSC4_N10316 SCDET_D4 UDgSC4_N101093
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UDgSC4_U25         UDgSC4_PWM_TON_2MS UDgSC4_N11969 UDgSC4_N132676
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgSC4_V14         UDgSC4_N00726 0 375mVdc
X_UDgSC4_U49         UDgSC4_N16663964 UDgSC4_COUNT_PULSE one_shot PARAMS:  T=50
+   
D_UDgSC4_D16         UDgSC4_PWM_TON_2MS UDgSC4_N00826 D_D 
R_UFualtShdwn7_R1         UFualtShdwn7_N11101 UFualtShdwn7_FAULT_SHDWNB  1k
+  TC=0,0 
X_UFualtShdwn7_U34         EXT_H UFualtShdwn7_N08130 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn7_U37         UFualtShdwn7_N10929 UFualtShdwn7_N11011
+  UFualtShdwn7_N11101 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn7_U39         EXT_H SCDET_D7 UFualtShdwn7_N11011 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_UFualtShdwn7_C1         0 UFualtShdwn7_FAULT_SHDWNB  1n  TC=0,0 
X_UFualtShdwn7_U40         REF_FAULT_B VIN_EN_SHTDN_N_D
+  UFualtShdwn7_FAULT_SHDWNB SDWNB7 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UFualtShdwn7_U35         UFualtShdwn7_N10117 UFualtShdwn7_N13506
+  UFualtShdwn7_N08130 UFualtShdwn7_N10929 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UFualtShdwn7_U33         OLDET_D7 UFualtShdwn7_N10117 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn7_U38         FAULTB_INT UFualtShdwn7_N13506 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U12         VIN 9VDC VIN9OK COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 HYS=0.145
V_UThermalProt_V8         UThermalProt_N05768 0 170
E_UThermalProt_ABM1         UThermalProt_TTH 0 VALUE { (-121.7*V(TEMP) +
+  228.32)*0.01    }
X_UThermalProt_U12         VIN5OK UThermalProt_N04980 TH_SHDWN AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_UThermalProt_ABM3         ITHERM_FACTOR 0 VALUE { IF(V(VIN5OK) > 0.5,
+  V(UThermalProt_N02444), 1)    }
E_UThermalProt_E1         UThermalProt_N02422 0 TJN 0 0.01
E_UThermalProt_ABM2         UThermalProt_N02444 0 VALUE { LIMIT(0.9 -
+  (11.11111m * (V(UThermalProt_N02422) - V(UThermalProt_TTH)) * 100), 0.5, 1)   
+  }
X_UThermalProt_U11         TJN UThermalProt_N05768 UThermalProt_N04980
+  COMPHYS3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=15
X_UDgOL8_U62         UDgOL8_N16764204 OLDET8 UDgOL8_N16759306 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_UDgOL8_C4         0 UDgOL8_COUNT  1n  TC=0,0 
C_UDgOL8_C3         0 UDgOL8_PWM_TON_2MS  {1.4427*2m/100k}  TC=0,0 
C_UDgOL8_C5         0 UDgOL8_N16764204  {1.4427*50u/100k}  TC=0,0 
X_UDgOL8_U6         UDgOL8_COUNT UDgOL8_N00726 UDgOL8_N43231 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.042
X_UDgOL8_U56         PWM_FALLING_78 UDgOL8_PWM_FALL_1SHOT one_shot PARAMS: 
+  T=50k  
X_UDgOL8_U63         UDgOL8_N101093 UDgOL8_NO_FAULT_COUNT_B VIN_EN_SHTDN_N_D
+  UDgOL8_N16774070 UDgOL8_RESET_COUNT_B AND4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UDgOL8_U57         UDgOL8_COUNT_PULSE UDgOL8_N16731154 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL8_U52         SDWNB8 UDgOL8_COUNT_PULSE UDgOL8_N113838 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL8_U49         UDgOL8_N16663964 UDgOL8_COUNT_PULSE one_shot PARAMS:  T=50
+   
X_UDgOL8_U58         UDgOL8_PWM_FALL_1SHOT UDgOL8_N16730590 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_UDgOL8_U48         UDgOL8_N11969 UDgOL8_N10316 UDgOL8_7PWM_COUNTER_OUTPUT
+  UDgOL8_N101093 srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_UDgOL8_U54         PWM_FALLING_78 OLDET8 UDgOL8_N16663964 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_UDgOL8_D17         PWM_INT_B_78 UDgOL8_N16764204 D_D 
X_UDgOL8_U51         OLDET8 SDWNB8 UDgOL8_N00826 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_UDgOL8_R7         PWM_INT_B_78 UDgOL8_N16764204  100k TC=0,0 
X_UDgOL8_U25         UDgOL8_PWM_TON_2MS UDgOL8_7PWM_COUNTER_OUTPUT OLDET_D8
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UDgOL8_V14         UDgOL8_N00726 0 375mVdc
X_UDgOL8_U59         UDgOL8_N16730590 UDgOL8_N16737259 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
V_UDgOL8_VISETOFF_SEL         UDgOL8_N16774070 0  
+PULSE 0 1 1p 1n 1n 1e6 2e6
X_UDgOL8_U46         UDgOL8_N43231 PWM_INT_B_78 UDgOL8_N11969 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL8_U61         VIN_EN_SHTDN_N_D UDgOL8_N16759306 UDgOL8_N10316
+  NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_UDgOL8_D16         UDgOL8_PWM_TON_2MS UDgOL8_N00826 D_D 
X_UDgOL8_U60         UDgOL8_N16731154 UDgOL8_N16730590 UDgOL8_N16737259
+  UDgOL8_NO_FAULT_COUNT_B NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UDgOL8_S1    UDgOL8_RESET_COUNT_B 0 UDgOL8_COUNT 0
+  Fault_Deglitch_NonLatching_OL_UDgOL8_S1 
G_UDgOL8_G1         0 UDgOL8_COUNT UDgOL8_N113838 0 1m
R_UDgOL8_R6         UDgOL8_N00826 UDgOL8_PWM_TON_2MS  100k TC=0,0 
R_UFualtShdwn4_R1         UFualtShdwn4_N11101 UFualtShdwn4_FAULT_SHDWNB  1k
+  TC=0,0 
X_UFualtShdwn4_U34         EXT_H UFualtShdwn4_N08130 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn4_U37         UFualtShdwn4_N10929 UFualtShdwn4_N11011
+  UFualtShdwn4_N11101 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn4_U39         EXT_H SCDET_D4 UFualtShdwn4_N11011 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_UFualtShdwn4_C1         0 UFualtShdwn4_FAULT_SHDWNB  1n  TC=0,0 
X_UFualtShdwn4_U40         REF_FAULT_B VIN_EN_SHTDN_N_D
+  UFualtShdwn4_FAULT_SHDWNB SDWNB4 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UFualtShdwn4_U35         UFualtShdwn4_N10117 UFualtShdwn4_N13506
+  UFualtShdwn4_N08130 UFualtShdwn4_N10929 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UFualtShdwn4_U33         OLDET_D4 UFualtShdwn4_N10117 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn4_U38         FAULTB_INT UFualtShdwn4_N13506 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UPWMBANK_U4_U1         PWM4 VREF PWM_INT_78 COMPHYS3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 HYS=0.044
C_UPWMBANK_U4_C8         0 UPWMBANK_U4_N03481  {1.4427*100n/10}  TC=0,0 
D_UPWMBANK_U4_D1         GND PWM4 D_D 
X_UPWMBANK_U4_U2         UPWMBANK_U4_N00843 PWM_INT_78_DELAYED BUF_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
I_UPWMBANK_U4_I1         PWM4 GND DC 190nAdc  
D_UPWMBANK_U4_D2         PWM_INT_78 UPWMBANK_U4_N00843 D_D 
R_UPWMBANK_U4_R1         PWM_INT_78 UPWMBANK_U4_N00843  100k TC=0,0 
X_UPWMBANK_U4_U29         PWM_INT_78 PWM_INT_B_78 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_UPWMBANK_U4_C1         0 UPWMBANK_U4_N00843  {1.4427*20u/100k}  TC=0,0 
X_UPWMBANK_U4_U31         PWM_INT_B_78 UPWMBANK_U4_N03481 PWM_FALLING_78
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_UPWMBANK_U4_R10         PWM_INT_78 UPWMBANK_U4_N03481  10 TC=0,0 
X_UPWMBANK_U3_U1         PWM3 VREF PWM_INT_56 COMPHYS3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 HYS=0.044
C_UPWMBANK_U3_C8         0 UPWMBANK_U3_N03481  {1.4427*100n/10}  TC=0,0 
D_UPWMBANK_U3_D1         GND PWM3 D_D 
X_UPWMBANK_U3_U2         UPWMBANK_U3_N00843 PWM_INT_56_DELAYED BUF_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
I_UPWMBANK_U3_I1         PWM3 GND DC 190nAdc  
D_UPWMBANK_U3_D2         PWM_INT_56 UPWMBANK_U3_N00843 D_D 
R_UPWMBANK_U3_R1         PWM_INT_56 UPWMBANK_U3_N00843  100k TC=0,0 
X_UPWMBANK_U3_U29         PWM_INT_56 PWM_INT_B_56 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_UPWMBANK_U3_C1         0 UPWMBANK_U3_N00843  {1.4427*20u/100k}  TC=0,0 
X_UPWMBANK_U3_U31         PWM_INT_B_56 UPWMBANK_U3_N03481 PWM_FALLING_56
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_UPWMBANK_U3_R10         PWM_INT_56 UPWMBANK_U3_N03481  10 TC=0,0 
X_UPWMBANK_U1_U1         PWM1 VREF PWM_INT_12 COMPHYS3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 HYS=0.044
C_UPWMBANK_U1_C8         0 UPWMBANK_U1_N03481  {1.4427*100n/10}  TC=0,0 
D_UPWMBANK_U1_D1         GND PWM1 D_D 
X_UPWMBANK_U1_U2         UPWMBANK_U1_N00843 PWM_INT_12_DELAYED BUF_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
I_UPWMBANK_U1_I1         PWM1 GND DC 190nAdc  
D_UPWMBANK_U1_D2         PWM_INT_12 UPWMBANK_U1_N00843 D_D 
R_UPWMBANK_U1_R1         PWM_INT_12 UPWMBANK_U1_N00843  100k TC=0,0 
X_UPWMBANK_U1_U29         PWM_INT_12 PWM_INT_B_12 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_UPWMBANK_U1_C1         0 UPWMBANK_U1_N00843  {1.4427*20u/100k}  TC=0,0 
X_UPWMBANK_U1_U31         PWM_INT_B_12 UPWMBANK_U1_N03481 PWM_FALLING_12
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_UPWMBANK_U1_R10         PWM_INT_12 UPWMBANK_U1_N03481  10 TC=0,0 
X_UPWMBANK_U2_U1         PWM2 VREF PWM_INT_34 COMPHYS3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 HYS=0.044
C_UPWMBANK_U2_C8         0 UPWMBANK_U2_N03481  {1.4427*100n/10}  TC=0,0 
D_UPWMBANK_U2_D1         GND PWM2 D_D 
X_UPWMBANK_U2_U2         UPWMBANK_U2_N00843 PWM_INT_34_DELAYED BUF_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
I_UPWMBANK_U2_I1         PWM2 GND DC 190nAdc  
D_UPWMBANK_U2_D2         PWM_INT_34 UPWMBANK_U2_N00843 D_D 
R_UPWMBANK_U2_R1         PWM_INT_34 UPWMBANK_U2_N00843  100k TC=0,0 
X_UPWMBANK_U2_U29         PWM_INT_34 PWM_INT_B_34 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_UPWMBANK_U2_C1         0 UPWMBANK_U2_N00843  {1.4427*20u/100k}  TC=0,0 
X_UPWMBANK_U2_U31         PWM_INT_B_34 UPWMBANK_U2_N03481 PWM_FALLING_34
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_UPWMBANK_U2_R10         PWM_INT_34 UPWMBANK_U2_N03481  10 TC=0,0 
X_U33         OLDET_D7 OLDET_D8 N119427 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_UCR1_E3         UCR1_N16931691 0 UCR1_S 0 1
R_UCR1_R3         UCR1_VGATE 0  2108.185Meg TC=0,0 
X_UCR1_U11         VIN5OK UCR1_N16776915 UCR1_N17069654 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_UCR1_ABMII1         UCR1_N16832758 0 VALUE { V(UCR1_N17063551)/1    }
D_UCR1_D11         UCR1_N16931741 UCR1_VGATE D_D 
V_UCR1_VISETOFF_SEL         UCR1_ISETOFFSEL 0  
+PULSE 1 0 1p 1n 1n 1e6 2e6
C_UCR1_C24         UCR1_N16994372 UCR1_VGATE  8p  
C_UCR1_C23         UCR1_VGATE UCR1_S  40p  
D_UCR1_D13         GND UCR1_N16994372 D_D 
V_UCR1_V9         UCR1_N16931691 UCR1_N16931741 6Vdc
X_UCR1_S2    UCR1_N17067200 0 UCR1_VGATE UCR1_S Current_Regulator_UCR1_S2 
R_UCR1_R1         UCR1_N16832758 VIN  600 TC=0,0 
E_UCR1_ABM3         UCR1_ISETOFF 0 VALUE { IF(V(UCR1_ISETOFFSEL) > 0.5, 0,
+  -100u)    }
R_UCR1_R2         UCR1_S VIN  3 TC=0,0 
X_UCR1_S1    UCR1_WEAK_PULLDWN_B 0 UCR1_N16994372 GND Current_Regulator_UCR1_S1
+  
X_UCR1_U21         SDWNB1 PWM_INT_12_DELAYED UCR1_WEAK_PULLDWN_B AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UCR1_V12         UCR1_VTH_SHORT_BAT IOUT1 0.1
E_UCR1_ABM2         UCR1_N17063551 0 VALUE { IF(V(SDWNB1)>0.5 &
+  V(PWM_INT_12_DELAYED)>0.5,V(ICTRL), V(UCR1_ISETOFF))    }
E_UCR1_ABM4         UCR1_N17067200 0 VALUE { IF(V(UCR1_ISETOFFSEL)>0.5,
+  IF(V(SDWNB1)>0.5 & V(PWM_INT_12_DELAYED)>0.5, 1, 0), 1)    }
V_UCR1_V11         UCR1_VTHSC GND 0.89
X_UCR1_U32         UCR1_N17069654 SCDET1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=500n
X_UCR1_U6         UCR1_VTHSC IOUT1 UCR1_N16776915 COMPHYS3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 HYS=0.335
R_UCR1_R79         UCR1_S UCR1_N16901408  5  
V_UCR1_V10         UCR1_N16990170 UCR1_N16931691 -0.026
X_UCR1_U33         UCR1_N17070169 OLDET1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=900n
X_UCR1_U7         UCR1_VTH_SHORT_BAT VIN UCR1_N16776945 COMPHYS3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 HYS=0.2
G_UCR1_ABM2I2         0 VIN VALUE { IF(V(SDWNB1)>0.5 &
+  V(PWM_INT_12_DELAYED)>0.5,0, V(UCR1_ISETOFF))    }
X_UCR1_U10         VIN5OK UCR1_N16776945 UCR1_N17070169 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_UCR1_R78         UCR1_N16994372 IOUT1  1u TC=0,0 
M_UCR1_M1         UCR1_N16994372 UCR1_VGATE UCR1_N16901408 UCR1_N16901408
+  PMOS01           
G_UCR1_ABM2I1         0 UCR1_VGATE VALUE { LIMIT((V(UCR1_N16832758) -
+  V(UCR1_S)) * 1.5m, -6u, 6u)    }
D_UCR1_D10         UCR1_VGATE UCR1_N16990170 D_D 
R_UFualtShdwn6_R1         UFualtShdwn6_N11101 UFualtShdwn6_FAULT_SHDWNB  1k
+  TC=0,0 
X_UFualtShdwn6_U34         EXT_H UFualtShdwn6_N08130 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn6_U37         UFualtShdwn6_N10929 UFualtShdwn6_N11011
+  UFualtShdwn6_N11101 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn6_U39         EXT_H SCDET_D6 UFualtShdwn6_N11011 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_UFualtShdwn6_C1         0 UFualtShdwn6_FAULT_SHDWNB  1n  TC=0,0 
X_UFualtShdwn6_U40         REF_FAULT_B VIN_EN_SHTDN_N_D
+  UFualtShdwn6_FAULT_SHDWNB SDWNB6 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UFualtShdwn6_U35         UFualtShdwn6_N10117 UFualtShdwn6_N13506
+  UFualtShdwn6_N08130 UFualtShdwn6_N10929 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_UFualtShdwn6_U33         OLDET_D6 UFualtShdwn6_N10117 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_UFualtShdwn6_U38         FAULTB_INT UFualtShdwn6_N13506 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
.IC         V(UDgSC3_PWM_TON_2MS )=0
.IC         V(UDgSC5_PWM_TON_2MS )=0
.IC         V(OLDET_D2,OLDET2 )=0
.IC         V(UDgSC1_PWM_TON_2MS )=0
.IC         V(OLDET_D6,OLDET6 )=0
.IC         V(OLDET_D3,OLDET3 )=0
.IC         V(UDgSC2_PWM_TON_2MS )=0
.IC         V(OLDET_D5,OLDET5 )=0
.IC         V(OLDET_D1,OLDET1 )=0
.IC         V(UDgSC6_PWM_TON_2MS )=0
.IC         V(UDgSC7_PWM_TON_2MS )=0
.IC         V(OLDET_D4,OLDET4 )=0
.IC         V(OLDET_D7,OLDET7 )=0
.IC         V(UDgSC8_PWM_TON_2MS )=0
.IC         V(UDgSC4_PWM_TON_2MS )=0
.IC         V(OLDET_D8,OLDET8 )=0
.ENDS TPS92638-Q1_TRANS
*$
.subckt Current_Regulator_UCR3_S2 1 2 3 4  
S_UCR3_S2         3 4 1 2 _UCR3_S2
RS_UCR3_S2         1 2 1G
.MODEL         _UCR3_S2 VSWITCH Roff=10G Ron=1u Voff=0.8 Von=0.2
.ends Current_Regulator_UCR3_S2
*$
.subckt Current_Regulator_UCR3_S1 1 2 3 4  
S_UCR3_S1         3 4 1 2 _UCR3_S1
RS_UCR3_S1         1 2 1G
.MODEL         _UCR3_S1 VSWITCH Roff=10G Ron=100k Voff=0.8 Von=0.2
.ends Current_Regulator_UCR3_S1
*$
.subckt Current_Regulator_UCR5_S2 1 2 3 4  
S_UCR5_S2         3 4 1 2 _UCR5_S2
RS_UCR5_S2         1 2 1G
.MODEL         _UCR5_S2 VSWITCH Roff=10G Ron=1u Voff=0.8 Von=0.2
.ends Current_Regulator_UCR5_S2
*$
.subckt Current_Regulator_UCR5_S1 1 2 3 4  
S_UCR5_S1         3 4 1 2 _UCR5_S1
RS_UCR5_S1         1 2 1G
.MODEL         _UCR5_S1 VSWITCH Roff=10G Ron=100k Voff=0.8 Von=0.2
.ends Current_Regulator_UCR5_S1
*$
.subckt Fault_Deglitch_Latching_UDgSC3_S1 1 2 3 4  
S_UDgSC3_S1         3 4 1 2 _UDgSC3_S1
RS_UDgSC3_S1         1 2 1G
.MODEL         _UDgSC3_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_Latching_UDgSC3_S1
*$
.subckt Fault_Deglitch_Latching_UDgSC5_S1 1 2 3 4  
S_UDgSC5_S1         3 4 1 2 _UDgSC5_S1
RS_UDgSC5_S1         1 2 1G
.MODEL         _UDgSC5_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_Latching_UDgSC5_S1
*$
.subckt Current_Regulator_UCR2_S2 1 2 3 4  
S_UCR2_S2         3 4 1 2 _UCR2_S2
RS_UCR2_S2         1 2 1G
.MODEL         _UCR2_S2 VSWITCH Roff=10G Ron=1u Voff=0.8 Von=0.2
.ends Current_Regulator_UCR2_S2
*$
.subckt Current_Regulator_UCR2_S1 1 2 3 4  
S_UCR2_S1         3 4 1 2 _UCR2_S1
RS_UCR2_S1         1 2 1G
.MODEL         _UCR2_S1 VSWITCH Roff=10G Ron=100k Voff=0.8 Von=0.2
.ends Current_Regulator_UCR2_S1
*$
.subckt Fault_Deglitch_NonLatching_OL_UDgOL2_S1 1 2 3 4  
S_UDgOL2_S1         3 4 1 2 _UDgOL2_S1
RS_UDgOL2_S1         1 2 1G
.MODEL         _UDgOL2_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_NonLatching_OL_UDgOL2_S1
*$
.subckt Soft_Start_USS_H2 1 2 3 4  
H_USS_H2         3 4 VH_USS_H2 1
VH_USS_H2         1 2 0V
.ends Soft_Start_USS_H2
*$
.subckt Soft_Start_USS_H1 1 2 3 4  
H_USS_H1         3 4 VH_USS_H1 1
VH_USS_H1         1 2 0V
.ends Soft_Start_USS_H1
*$
.subckt Current_Regulator_UCR4_S2 1 2 3 4  
S_UCR4_S2         3 4 1 2 _UCR4_S2
RS_UCR4_S2         1 2 1G
.MODEL         _UCR4_S2 VSWITCH Roff=10G Ron=1u Voff=0.8 Von=0.2
.ends Current_Regulator_UCR4_S2
*$
.subckt Current_Regulator_UCR4_S1 1 2 3 4  
S_UCR4_S1         3 4 1 2 _UCR4_S1
RS_UCR4_S1         1 2 1G
.MODEL         _UCR4_S1 VSWITCH Roff=10G Ron=100k Voff=0.8 Von=0.2
.ends Current_Regulator_UCR4_S1
*$
.subckt Current_Regulator_UCR8_S2 1 2 3 4  
S_UCR8_S2         3 4 1 2 _UCR8_S2
RS_UCR8_S2         1 2 1G
.MODEL         _UCR8_S2 VSWITCH Roff=10G Ron=1u Voff=0.8 Von=0.2
.ends Current_Regulator_UCR8_S2
*$
.subckt Current_Regulator_UCR8_S1 1 2 3 4  
S_UCR8_S1         3 4 1 2 _UCR8_S1
RS_UCR8_S1         1 2 1G
.MODEL         _UCR8_S1 VSWITCH Roff=10G Ron=100k Voff=0.8 Von=0.2
.ends Current_Regulator_UCR8_S1
*$
.subckt Fault_Deglitch_Latching_UDgSC1_S1 1 2 3 4  
S_UDgSC1_S1         3 4 1 2 _UDgSC1_S1
RS_UDgSC1_S1         1 2 1G
.MODEL         _UDgSC1_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_Latching_UDgSC1_S1
*$
.subckt Fault_Deglitch_NonLatching_OL_UDgOL6_S1 1 2 3 4  
S_UDgOL6_S1         3 4 1 2 _UDgOL6_S1
RS_UDgOL6_S1         1 2 1G
.MODEL         _UDgOL6_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_NonLatching_OL_UDgOL6_S1
*$
.subckt Fault_Deglitch_NonLatching_OL_UDgOL3_S1 1 2 3 4  
S_UDgOL3_S1         3 4 1 2 _UDgOL3_S1
RS_UDgOL3_S1         1 2 1G
.MODEL         _UDgOL3_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_NonLatching_OL_UDgOL3_S1
*$
.subckt Fault_Deglitch_Latching_UDgSC2_S1 1 2 3 4  
S_UDgSC2_S1         3 4 1 2 _UDgSC2_S1
RS_UDgSC2_S1         1 2 1G
.MODEL         _UDgSC2_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_Latching_UDgSC2_S1
*$
.subckt Fault_Deglitch_NonLatching_OL_UDgOL5_S1 1 2 3 4  
S_UDgOL5_S1         3 4 1 2 _UDgOL5_S1
RS_UDgOL5_S1         1 2 1G
.MODEL         _UDgOL5_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_NonLatching_OL_UDgOL5_S1
*$
.subckt Fault_Deglitch_NonLatching_OL_UDgOL1_S1 1 2 3 4  
S_UDgOL1_S1         3 4 1 2 _UDgOL1_S1
RS_UDgOL1_S1         1 2 1G
.MODEL         _UDgOL1_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_NonLatching_OL_UDgOL1_S1
*$
.subckt Fault_Deglitch_Latching_UDgSC6_S1 1 2 3 4  
S_UDgSC6_S1         3 4 1 2 _UDgSC6_S1
RS_UDgSC6_S1         1 2 1G
.MODEL         _UDgSC6_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_Latching_UDgSC6_S1
*$
.subckt Fault_Deglitch_Latching_UDgSC7_S1 1 2 3 4  
S_UDgSC7_S1         3 4 1 2 _UDgSC7_S1
RS_UDgSC7_S1         1 2 1G
.MODEL         _UDgSC7_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_Latching_UDgSC7_S1
*$
.subckt Fault_Deglitch_NonLatching_OL_UDgOL4_S1 1 2 3 4  
S_UDgOL4_S1         3 4 1 2 _UDgOL4_S1
RS_UDgOL4_S1         1 2 1G
.MODEL         _UDgOL4_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_NonLatching_OL_UDgOL4_S1
*$
.subckt Current_Regulator_UCR7_S2 1 2 3 4  
S_UCR7_S2         3 4 1 2 _UCR7_S2
RS_UCR7_S2         1 2 1G
.MODEL         _UCR7_S2 VSWITCH Roff=10G Ron=1u Voff=0.8 Von=0.2
.ends Current_Regulator_UCR7_S2
*$
.subckt Current_Regulator_UCR7_S1 1 2 3 4  
S_UCR7_S1         3 4 1 2 _UCR7_S1
RS_UCR7_S1         1 2 1G
.MODEL         _UCR7_S1 VSWITCH Roff=10G Ron=100k Voff=0.8 Von=0.2
.ends Current_Regulator_UCR7_S1
*$
.subckt Current_Regulator_UCR6_S2 1 2 3 4  
S_UCR6_S2         3 4 1 2 _UCR6_S2
RS_UCR6_S2         1 2 1G
.MODEL         _UCR6_S2 VSWITCH Roff=10G Ron=1u Voff=0.8 Von=0.2
.ends Current_Regulator_UCR6_S2
*$
.subckt Current_Regulator_UCR6_S1 1 2 3 4  
S_UCR6_S1         3 4 1 2 _UCR6_S1
RS_UCR6_S1         1 2 1G
.MODEL         _UCR6_S1 VSWITCH Roff=10G Ron=100k Voff=0.8 Von=0.2
.ends Current_Regulator_UCR6_S1
*$
.subckt Fault_Deglitch_NonLatching_OL_UDgOL7_S1 1 2 3 4  
S_UDgOL7_S1         3 4 1 2 _UDgOL7_S1
RS_UDgOL7_S1         1 2 1G
.MODEL         _UDgOL7_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_NonLatching_OL_UDgOL7_S1
*$
.subckt Fault_Deglitch_Latching_UDgSC8_S1 1 2 3 4  
S_UDgSC8_S1         3 4 1 2 _UDgSC8_S1
RS_UDgSC8_S1         1 2 1G
.MODEL         _UDgSC8_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_Latching_UDgSC8_S1
*$
.subckt Fault_Deglitch_Latching_UDgSC4_S1 1 2 3 4  
S_UDgSC4_S1         3 4 1 2 _UDgSC4_S1
RS_UDgSC4_S1         1 2 1G
.MODEL         _UDgSC4_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_Latching_UDgSC4_S1
*$
.subckt Fault_Deglitch_NonLatching_OL_UDgOL8_S1 1 2 3 4  
S_UDgOL8_S1         3 4 1 2 _UDgOL8_S1
RS_UDgOL8_S1         1 2 1G
.MODEL         _UDgOL8_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.8V Von=0.2V
.ends Fault_Deglitch_NonLatching_OL_UDgOL8_S1
*$
.subckt Current_Regulator_UCR1_S2 1 2 3 4  
S_UCR1_S2         3 4 1 2 _UCR1_S2
RS_UCR1_S2         1 2 1G
.MODEL         _UCR1_S2 VSWITCH Roff=10G Ron=1u Voff=0.8 Von=0.2
.ends Current_Regulator_UCR1_S2
*$
.subckt Current_Regulator_UCR1_S1 1 2 3 4  
S_UCR1_S1         3 4 1 2 _UCR1_S1
RS_UCR1_S1         1 2 1G
.MODEL         _UCR1_S1 VSWITCH Roff=10G Ron=100k Voff=0.8 Von=0.2
.ends Current_Regulator_UCR1_S1
*$
.model D_D d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.001
*$
.model PMOS01 pmos
+ vto=-1.35
+ kp=0.4
*$
.subckt one_shot in out
+ params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75
.ends one_shot
*$
.subckt srlatchrhp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s)>{vthresh},5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1n 
cdummy2 qb 0 1n
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.005
+ n=0.01
.ends srlatchrhp_basic_gen
*$
.subckt sbrblatchrhp_basic_gen sb rb q qb params: vdd=1 vss=0 vthresh=0.5 
gq 0 qint value = {if(v(rb) < {vthresh},-5,if(v(sb) < {vthresh},5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends sbrblatchrhp_basic_gen
*$
.SUBCKT LED_LW_G6SP 1 2
dpwc1 1 2 wled_20
dpwc2 1 2 wled_20
dpwc3 1 2 wled_20
dpwc4 1 2 wled_20
dpwc5 1 2 wled_20
dpwc6 1 2 wled_20
dpwc7 1 2 wled_20
dpwc8 1 2 wled_20
dpwc9 1 2 wled_20
dpwc10 1 2 wled_20
dpwc11 1 2 wled_20
dpwc12 1 2 wled_20
dpwc13 1 2 wled_20
dpwc14 1 2 wled_20
dpwc15 1 2 wled_20
dpwc16 1 2 wled_20
dpwc17 1 2 wled_20
dpwc18 1 2 wled_20
dpwc19 1 2 wled_20
dpwc20 1 2 wled_20
dpwc21 1 2 wled_20
dpwc22 1 2 wled_20
dpwc23 1 2 wled_20
dpwc24 1 2 wled_20
dpwc25 1 2 wled_20
dpwc26 1 2 wled_20
dpwc27 1 2 wled_20
dpwc28 1 2 wled_20
dpwc29 1 2 wled_20
dpwc30 1 2 wled_20
dpwc31 1 2 wled_20
dpwc32 1 2 wled_20
dpwc33 1 2 wled_20
dpwc34 1 2 wled_20
dpwc35 1 2 wled_20
dpwc36 1 2 wled_20
dpwc37 1 2 wled_20
dpwc38 1 2 wled_20
dpwc39 1 2 wled_20
dpwc40 1 2 wled_20
dpwc41 1 2 wled_20
dpwc42 1 2 wled_20
dpwc43 1 2 wled_20
dpwc44 1 2 wled_20
dpwc45 1 2 wled_20
dpwc46 1 2 wled_20
dpwc47 1 2 wled_20
dpwc48 1 2 wled_20
dpwc49 1 2 wled_20
dpwc50 1 2 wled_20
dpwc51 1 2 wled_20
dpwc52 1 2 wled_20
dpwc53 1 2 wled_20
dpwc54 1 2 wled_20
dpwc55 1 2 wled_20
dpwc56 1 2 wled_20
dpwc57 1 2 wled_20
dpwc58 1 2 wled_20
dpwc59 1 2 wled_20
dpwc60 1 2 wled_20
dpwc61 1 2 wled_20
dpwc62 1 2 wled_20
dpwc63 1 2 wled_20
dpwc64 1 2 wled_20
dpwc65 1 2 wled_20
dpwc66 1 2 wled_20
dpwc67 1 2 wled_20
dpwc68 1 2 wled_20
dpwc69 1 2 wled_20
dpwc70 1 2 wled_20
dpwc71 1 2 wled_20
dpwc72 1 2 wled_20
dpwc73 1 2 wled_20
.model wled_20 d
+is=2.405e-19    n=3.038                rs=20.76               trs1=-3.2e-3       trs2=8.5e-6
+ vj=2.989               m=0.2739            fc=0.7    xti=33.2                ikf=0.95e-3
+tikf=19e-3         isr=1.655e-12     nr=10.65
*+ cjo=5.163e-11
.ends
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NAND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NOR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR4_BASIC_GEN
*$
.SUBCKT NOR5_BASIC_GEN A B C D E Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR5_BASIC_GEN
*$
.SUBCKT NOR6_BASIC_GEN A B C D E F Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH} |
+ V(F) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR6_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.4427}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.4427}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT COMPHYS3_BASIC_GEN INP INM OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	HYS=0.1
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-HYS,0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS3_BASIC_GEN
*$
.subckt d_d1 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.001
.ends d_d1
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$