
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -220.72

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.34

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.34

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3492.96    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.54    1.26    1.70 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.70   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.10    2.10   library removal time
                                  2.10   data required time
-----------------------------------------------------------------------------
                                  2.10   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                 -0.41   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.00    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.44    0.02    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.02    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.17    0.01    0.01    0.09 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.09 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3492.96    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.54    1.26    1.70 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.70   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.31    1.89   library recovery time
                                  1.89   data required time
-----------------------------------------------------------------------------
                                  1.89   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.92    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.49    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.46    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   40.51    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   55.51    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   46.42    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.02    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   38.62    0.01    0.02    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   27.57    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   49.83    0.03    0.05    0.31 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.31 ^ _18246_/A (BUF_X1)
    10   27.23    0.06    0.09    0.40 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.40 ^ _18247_/A (BUF_X1)
    10   30.51    0.07    0.10    0.50 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.50 ^ _18354_/S (MUX2_X1)
     1    1.00    0.01    0.06    0.56 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.56 v _18355_/B (MUX2_X1)
     1    1.92    0.01    0.06    0.62 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.62 v _18356_/B (MUX2_X1)
     1    0.94    0.01    0.06    0.68 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.68 v _18357_/B (MUX2_X1)
     1    2.40    0.01    0.06    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   33.47    0.16    0.18    0.92 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.16    0.01    0.93 ^ _20581_/A1 (AND2_X1)
     1    1.65    0.01    0.05    0.98 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.98 ^ _20582_/A (AOI21_X1)
     2    4.33    0.03    0.02    1.00 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.00 v _20583_/A (BUF_X1)
    10   20.23    0.02    0.06    1.06 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.06 v _20725_/A2 (NOR2_X1)
     1    3.54    0.03    0.04    1.10 ^ _20725_/ZN (NOR2_X1)
                                         _15300_ (net)
                  0.03    0.00    1.10 ^ _30277_/B (FA_X1)
     1    1.72    0.01    0.10    1.20 v _30277_/S (FA_X1)
                                         _15303_ (net)
                  0.01    0.00    1.20 v _21190_/A (INV_X1)
     1    3.92    0.01    0.02    1.22 ^ _21190_/ZN (INV_X1)
                                         _15304_ (net)
                  0.01    0.00    1.22 ^ _30278_/A (FA_X1)
     1    4.11    0.02    0.09    1.31 v _30278_/S (FA_X1)
                                         _15306_ (net)
                  0.02    0.00    1.31 v _30281_/A (FA_X1)
     1    3.53    0.02    0.11    1.42 v _30281_/S (FA_X1)
                                         _15316_ (net)
                  0.02    0.00    1.42 v _30285_/B (FA_X1)
     1    4.42    0.02    0.13    1.55 ^ _30285_/S (FA_X1)
                                         _15329_ (net)
                  0.02    0.00    1.55 ^ _30289_/B (FA_X1)
     1    3.69    0.02    0.10    1.64 v _30289_/S (FA_X1)
                                         _15344_ (net)
                  0.02    0.00    1.64 v _30290_/A (FA_X1)
     1    2.16    0.01    0.12    1.76 ^ _30290_/S (FA_X1)
                                         _15347_ (net)
                  0.01    0.00    1.76 ^ _21516_/A (INV_X1)
     1    3.22    0.01    0.01    1.77 v _21516_/ZN (INV_X1)
                                         _16168_ (net)
                  0.01    0.00    1.77 v _30548_/A (HA_X1)
     4    6.35    0.02    0.06    1.83 v _30548_/S (HA_X1)
                                         _16171_ (net)
                  0.02    0.00    1.83 v _23764_/B2 (AOI21_X1)
     1    1.89    0.02    0.03    1.86 ^ _23764_/ZN (AOI21_X1)
                                         _06266_ (net)
                  0.02    0.00    1.86 ^ _23766_/B1 (OAI21_X1)
     3    5.07    0.01    0.03    1.89 v _23766_/ZN (OAI21_X1)
                                         _06268_ (net)
                  0.01    0.00    1.89 v _23841_/B1 (AOI21_X1)
     1    1.83    0.02    0.03    1.92 ^ _23841_/ZN (AOI21_X1)
                                         _06340_ (net)
                  0.02    0.00    1.92 ^ _23842_/B1 (OAI21_X1)
     1    1.97    0.01    0.02    1.93 v _23842_/ZN (OAI21_X1)
                                         _06341_ (net)
                  0.01    0.00    1.93 v _23843_/B1 (AOI21_X1)
     1    1.78    0.02    0.03    1.96 ^ _23843_/ZN (AOI21_X1)
                                         _06342_ (net)
                  0.02    0.00    1.96 ^ _23844_/A (INV_X1)
     3    4.81    0.01    0.02    1.98 v _23844_/ZN (INV_X1)
                                         _06343_ (net)
                  0.01    0.00    1.98 v _23909_/A3 (NAND3_X1)
     1    1.80    0.01    0.02    2.00 ^ _23909_/ZN (NAND3_X1)
                                         _06406_ (net)
                  0.01    0.00    2.00 ^ _23911_/A (OAI21_X1)
     2    3.43    0.01    0.02    2.02 v _23911_/ZN (OAI21_X1)
                                         _06408_ (net)
                  0.01    0.00    2.02 v _23912_/A3 (NOR3_X1)
     1    2.42    0.03    0.06    2.08 ^ _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.03    0.00    2.08 ^ _23913_/B (XOR2_X1)
     1    3.37    0.03    0.06    2.13 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.13 ^ _23914_/B (MUX2_X1)
     2    5.21    0.02    0.05    2.19 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.19 ^ _23915_/A2 (NAND2_X1)
     1    4.33    0.02    0.02    2.21 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.21 v _23924_/B2 (AOI221_X1)
     1    6.39    0.07    0.12    2.33 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.07    0.00    2.33 ^ _23925_/B1 (AOI21_X1)
     4    9.40    0.03    0.05    2.38 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.38 v _24289_/A (BUF_X1)
    10   15.72    0.02    0.06    2.43 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.44 v _25102_/B (MUX2_X1)
     1    1.38    0.01    0.06    2.50 v _25102_/Z (MUX2_X1)
                                         _01911_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3492.96    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.54    1.26    1.70 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.70   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.31    1.89   library recovery time
                                  1.89   data required time
-----------------------------------------------------------------------------
                                  1.89   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.92    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.49    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.46    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   40.51    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   55.51    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   46.42    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.02    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   38.62    0.01    0.02    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   27.57    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   49.83    0.03    0.05    0.31 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.31 ^ _18246_/A (BUF_X1)
    10   27.23    0.06    0.09    0.40 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.40 ^ _18247_/A (BUF_X1)
    10   30.51    0.07    0.10    0.50 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.50 ^ _18354_/S (MUX2_X1)
     1    1.00    0.01    0.06    0.56 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.56 v _18355_/B (MUX2_X1)
     1    1.92    0.01    0.06    0.62 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.62 v _18356_/B (MUX2_X1)
     1    0.94    0.01    0.06    0.68 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.68 v _18357_/B (MUX2_X1)
     1    2.40    0.01    0.06    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   33.47    0.16    0.18    0.92 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.16    0.01    0.93 ^ _20581_/A1 (AND2_X1)
     1    1.65    0.01    0.05    0.98 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.98 ^ _20582_/A (AOI21_X1)
     2    4.33    0.03    0.02    1.00 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.00 v _20583_/A (BUF_X1)
    10   20.23    0.02    0.06    1.06 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.06 v _20725_/A2 (NOR2_X1)
     1    3.54    0.03    0.04    1.10 ^ _20725_/ZN (NOR2_X1)
                                         _15300_ (net)
                  0.03    0.00    1.10 ^ _30277_/B (FA_X1)
     1    1.72    0.01    0.10    1.20 v _30277_/S (FA_X1)
                                         _15303_ (net)
                  0.01    0.00    1.20 v _21190_/A (INV_X1)
     1    3.92    0.01    0.02    1.22 ^ _21190_/ZN (INV_X1)
                                         _15304_ (net)
                  0.01    0.00    1.22 ^ _30278_/A (FA_X1)
     1    4.11    0.02    0.09    1.31 v _30278_/S (FA_X1)
                                         _15306_ (net)
                  0.02    0.00    1.31 v _30281_/A (FA_X1)
     1    3.53    0.02    0.11    1.42 v _30281_/S (FA_X1)
                                         _15316_ (net)
                  0.02    0.00    1.42 v _30285_/B (FA_X1)
     1    4.42    0.02    0.13    1.55 ^ _30285_/S (FA_X1)
                                         _15329_ (net)
                  0.02    0.00    1.55 ^ _30289_/B (FA_X1)
     1    3.69    0.02    0.10    1.64 v _30289_/S (FA_X1)
                                         _15344_ (net)
                  0.02    0.00    1.64 v _30290_/A (FA_X1)
     1    2.16    0.01    0.12    1.76 ^ _30290_/S (FA_X1)
                                         _15347_ (net)
                  0.01    0.00    1.76 ^ _21516_/A (INV_X1)
     1    3.22    0.01    0.01    1.77 v _21516_/ZN (INV_X1)
                                         _16168_ (net)
                  0.01    0.00    1.77 v _30548_/A (HA_X1)
     4    6.35    0.02    0.06    1.83 v _30548_/S (HA_X1)
                                         _16171_ (net)
                  0.02    0.00    1.83 v _23764_/B2 (AOI21_X1)
     1    1.89    0.02    0.03    1.86 ^ _23764_/ZN (AOI21_X1)
                                         _06266_ (net)
                  0.02    0.00    1.86 ^ _23766_/B1 (OAI21_X1)
     3    5.07    0.01    0.03    1.89 v _23766_/ZN (OAI21_X1)
                                         _06268_ (net)
                  0.01    0.00    1.89 v _23841_/B1 (AOI21_X1)
     1    1.83    0.02    0.03    1.92 ^ _23841_/ZN (AOI21_X1)
                                         _06340_ (net)
                  0.02    0.00    1.92 ^ _23842_/B1 (OAI21_X1)
     1    1.97    0.01    0.02    1.93 v _23842_/ZN (OAI21_X1)
                                         _06341_ (net)
                  0.01    0.00    1.93 v _23843_/B1 (AOI21_X1)
     1    1.78    0.02    0.03    1.96 ^ _23843_/ZN (AOI21_X1)
                                         _06342_ (net)
                  0.02    0.00    1.96 ^ _23844_/A (INV_X1)
     3    4.81    0.01    0.02    1.98 v _23844_/ZN (INV_X1)
                                         _06343_ (net)
                  0.01    0.00    1.98 v _23909_/A3 (NAND3_X1)
     1    1.80    0.01    0.02    2.00 ^ _23909_/ZN (NAND3_X1)
                                         _06406_ (net)
                  0.01    0.00    2.00 ^ _23911_/A (OAI21_X1)
     2    3.43    0.01    0.02    2.02 v _23911_/ZN (OAI21_X1)
                                         _06408_ (net)
                  0.01    0.00    2.02 v _23912_/A3 (NOR3_X1)
     1    2.42    0.03    0.06    2.08 ^ _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.03    0.00    2.08 ^ _23913_/B (XOR2_X1)
     1    3.37    0.03    0.06    2.13 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.13 ^ _23914_/B (MUX2_X1)
     2    5.21    0.02    0.05    2.19 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.19 ^ _23915_/A2 (NAND2_X1)
     1    4.33    0.02    0.02    2.21 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.21 v _23924_/B2 (AOI221_X1)
     1    6.39    0.07    0.12    2.33 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.07    0.00    2.33 ^ _23925_/B1 (AOI21_X1)
     4    9.40    0.03    0.05    2.38 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.38 v _24289_/A (BUF_X1)
    10   15.72    0.02    0.06    2.43 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.44 v _25102_/B (MUX2_X1)
     1    1.38    0.01    0.06    2.50 v _25102_/Z (MUX2_X1)
                                         _01911_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.42e-03   1.56e-04   1.29e-02  16.6%
Combinational          2.98e-02   3.40e-02   4.29e-04   6.43e-02  82.9%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.58e-02   5.85e-04   7.76e-02 100.0%
                          53.1%      46.2%       0.8%
