// Seed: 1611792250
module module_0;
  assign id_1 = 1;
  wire id_2, id_3;
  module_2 modCall_1 ();
  wire id_4;
  assign id_1 = -1'h0;
  wire id_5, id_6, id_7 = id_2, id_8;
endmodule
module module_1 (
    output wand id_0
);
  tri id_2;
  module_0 modCall_1 ();
  always id_0 = id_2;
endmodule
module module_2;
  assign id_1 = 1;
  assign id_2 = -1;
  wire id_3, id_4, id_5;
  wor id_6, id_7;
  assign id_6 = 1;
  module_3 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_3,
      id_6,
      id_1,
      id_2,
      id_2,
      id_3,
      id_6,
      id_4
  );
  wire id_8;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_12;
endmodule
