<?xml version="1.0" encoding="UTF-8"?>
<module id="EMIF" HW_revision="1" XML_version="1" description="External Memory Interface">
	<register id="ERCSR" acronym="ERCSR" offset="0x0000" width="32" description="EMIF Revision Code and Status register">
		<bitfield id="BE" width="1" begin="31" end="31" resetval="1" description="Big Endian Status 0: EMIF in little endian mode 1: EMIF in big endian mode" range="" rwaccess="R">
         
         
         
      </bitfield>
		<bitfield id="FR" width="1" begin="30" end="30" resetval="1" description="Full Rate Status 0: EMIF in half rate mode 1: EMIF in full rate mode" range="" rwaccess="R">
         
         
         
      </bitfield>
		<bitfield id="MID" width="14" begin="29" end="16" resetval="0x000" description="EMIF Module ID" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="MAJREV" width="8" begin="15" end="8" resetval="0x02" description="EMIF Major Revision Number" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="MINREV" width="8" begin="7" end="0" resetval="0x01" description="EMIF Minor Revision Number" range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="AWCCR" acronym="AWCCR" offset="0x0004" width="32" description="Asynchronous Wait Cycle Configuration Register">
		<bitfield id="WP3" width="1" begin="31" end="31" resetval="1" description="Wait Polarity for pad_wait_i[3]. Defines the ploarity of the pad_wait_i[3] port, as follows: 0: wait if pad_wait_i[3] port is low 1: wait if pad_wait_i[3] port is high" range="" rwaccess="RW">
			<bitenum id="WAITLOW" value="0" token="WAITLOW" description="Wait if pad_wait_i[3] is low"/>
			<bitenum id="WAITHIGH" value="1" token="WAITHIGH" description="Wait if pad_wait_i[3] is high"/>
		</bitfield>
		<bitfield id="WP2" width="1" begin="30" end="30" resetval="1" description="Wait Polarity for pad_wait_i[2]. Defines the ploarity of the pad_wait_i[2] port, as follows: 0: wait if pad_wait_i[2] port is low 1: wait if pad_wait_i[2] port is high" range="" rwaccess="RW">
			<bitenum id="WAITLOW" value="0" token="WAITLOW" description="Wait if pad_wait_i[2] is low"/>
			<bitenum id="WAITHIGH" value="1" token="WAITHIGH" description="Wait if pad_wait_i[2] is high"/>
		</bitfield>
		<bitfield id="WP1" width="1" begin="29" end="29" resetval="1" description="Wait Polarity for pad_wait_i[1]. Defines the ploarity of the pad_wait_i[1] port, as follows: 0: wait if pad_wait_i[1] port is low 1: wait if pad_wait_i[1] port is high" range="" rwaccess="RW">
			<bitenum id="WAITLOW" value="0" token="WAITLOW" description="Wait if pad_wait_i[1] is low"/>
			<bitenum id="WAITHIGH" value="1" token="WAITHIGH" description="Wait if pad_wait_i[1] is high"/>
		</bitfield>
		<bitfield id="WP0" width="1" begin="28" end="28" resetval="1" description="Wait Polarity for pad_wait_i[0]. Defines the ploarity of the pad_wait_i[0] port, as follows: 0: wait if pad_wait_i[0] port is low 1: wait if pad_wait_i[0] port is high" range="" rwaccess="RW">
			<bitenum id="WAITLOW" value="0" token="WAITLOW" description="Wait if pad_wait_i[0] is low"/>
			<bitenum id="WAITHIGH" value="1" token="WAITHIGH" description="Wait if pad_wait_i[0] is high"/>
		</bitfield>
		<bitfield id="_RESV" width="4" begin="27" end="24" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="CS3WAIT" width="2" begin="23" end="22" resetval="0" description="pad_wait_i map bits for chip select 5.                                                        00: pad_wait_i[0] is used                                                                          01: pad_wait_i[1] is used                                                                          10: pad_wait_i[2] is used                                                                          11: pad_wait_i[3] is used " range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="CS2WAIT" width="2" begin="21" end="20" resetval="0" description="pad_wait_i map bits for chip select 4.                                                        00: pad_wait_i[0] is used                                                                          01: pad_wait_i[1] is used                                                                          10: pad_wait_i[2] is used                                                                          11: pad_wait_i[3] is used " range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="CS1WAIT" width="2" begin="19" end="18" resetval="0" description="pad_wait_i map bits for chip select 3.                                                        00: pad_wait_i[0] is used                                                                          01: pad_wait_i[1] is used                                                                          10: pad_wait_i[2] is used                                                                           11: pad_wait_i[3] is used " range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="CS0WAIT" width="2" begin="17" end="16" resetval="0" description="pad_wait_i map bits for chip select 2.                                                        00: pad_wait_i[0] is used                                                                          01: pad_wait_i[1] is used                                                                          10: pad_wait_i[2] is used                                                                          11: pad_wait_i[3] is used " range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="8" begin="15" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="MEWC" width="8" begin="7" end="0" resetval="0x80" description="Maximum External Wait Cycles The EMIF will wait for  (MEWC + 1)*16 clock cycles before an extended asynchronous cycle is terminated." range="" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="SDBCR" acronym="SDBCR" offset="0x0008" width="32" description="SDRAM Bank Configuration Register">
		<bitfield id="SR" width="1" begin="31" end="31" resetval="0" description="Self Refresh Setting this bit to 1 will place the SDRAM in self refresh mode.  The EMIF will service all asynchronous bank accesses immediately, but any other SDRAM access will require at least 16 cycles. The 16 cycles are needed to take the SDRAM out of self refresh mode. If an SDRAM access follows setting this bit, the SDRAM access will take at least TRAS + TXSR + 2" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="PD" width="1" begin="30" end="30" resetval="0" description="Power Down Writing a 1 to this bit will cause connected SDRAM devices to be placed into Power Down mode and the EMIF to enter the power down state" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="PDWR" width="1" begin="29" end="29" resetval="0" description="Power Down with Refreshes Writing a 1 to this bit will cause the EMIF to exit the power down state and issue an AUTOREFRESH command every time Refresh May level is set" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="_RESV" width="11" begin="28" end="18" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="DDRDRST" width="1" begin="17" end="17" resetval="0" description="DDR SDRAM drive strength.                                                                      Set to 0 for normal drive strength. Set to 1 for weak drive strength. A write to this field will cause the EMIF to start the SDRAM initialization sequence." range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="BIT17LOCK" width="1" begin="16" end="16" resetval="0" description="Bit 17 can only be written if this bit is set to 1. This bit will always read 0." range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="NM" width="1" begin="14" end="14" resetval="0" description="Narrow Mode Reflects if the EMIF data bus is set to 16 or 32 bits 0: 32-bit data bus is used 1: 16-bit data bus is used" range="" rwaccess="RW">
         
         
         
         
      </bitfield>
		<bitfield id="DISDDRDLL" width="1" begin="13" end="13" resetval="1" description="Disable DLL select for DDR1 SDRAM Set to 1 to disable DLL inside DDR1 SDRAM" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="BIT13LOCK" width="1" begin="12" end="12" resetval="0" description="Bit 13 can only be written if this bit is set to 1. This bit will always read 0" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="CL" width="3" begin="11" end="9" resetval="3" description="CAS Latency Value of CAS latency to be used when accessing SDRAM. Only CAS latencies of 2 (cl = 2) and 3 (cl = 3) are supported for SDR SDRAM. For DDR1 SDRAM, this field supports all values equal to the CAS latency field values supported in the Mode Register inside the DDR1 SDRAM A write to this field will cause the EMIF to start the SDRAM initialization sequence" range="" rwaccess="RW">
			<bitenum id="CASLAT2" value="2" token="CASLAT2" description="CAS Latency of 3"/>
		</bitfield>
		<bitfield id="BIT11_9LOCK" width="1" begin="8" end="8" resetval="0" description="Bits 11 to 9 can only be written if this bit is set to 1. This bit will always read 0" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="IBANK" width="3" begin="6" end="4" resetval="010b" description="Internal SDRAM Bank Setup Defines the number of banks inside the SDRAM connected to DA300." range="" rwaccess="RW">
			<bitenum id="SD1BANK" value="0" token="SD1BANK" description="1 bank SDRAM device"/>
		</bitfield>
		<bitfield id="EBANK" width="1" begin="3" end="3" resetval="0" description="External SDRAM Bank Setup Defines whether the SDRAM bank accesses will use 1 or 2 chip select lines. A write to this field will cause the EMIF to start the SDRAM initialization sequence 0: CS0 is used for SDRAM accesses 1: CS0 and CS1 are used for SDRAM accesses" range="" rwaccess="RW">
         
         
         
         
      </bitfield>
		<bitfield id="PAGESIZE" width="3" begin="2" end="0" resetval="0" description="Page Size Defines the internal page size of the connected SDRAM devices 0: 256-word pages requiring A[7:0] address pins 1: 512-word pages requiring A[8:0] address pins 2: 1024-word pages requiring A[9:0] address pins 3: 2048-word pages requiring A[10:0] address pins" range="" rwaccess="RW">
         
         
         
         
         
         
      </bitfield>
	</register>
	<register id="SDRCR" acronym="SDRCR" offset="0x000C" width="32" description="SDRAM Refresh Control Register">
		<bitfield id="_RESV" width="13" begin="31" end="19" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="DDRRT" width="3" begin="18" end="16" resetval="0" description="DDR Refresh Threshold Value in this field  should be equal to the number of refreshes should be equal to the number of refreshes that can be missed, minus one. The default value is 0x0 indicating that only one refresh can be missed" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="_RESV" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="RR" width="13" begin="12" end="0" resetval="16" description="Refresh Rate Defines the rate at which EMIF refreshes the connected SDRAM devices. The refresh rate is the number of clock cycles required to cause a refresh interval of  7.8us or 15.7us for the appropriate SDRAM used If Full Rate = 1   Value = Clock / Refresh Rate If Full Rate = 0   Value = Clock / (2* Refresh Rate)" range="" rwaccess="RW">
         
         
         
         
         
         
      </bitfield>
	</register>
	<register id="AB1CR" acronym="AB1CR" offset="0x0010" width="32" description="Asynchronous Bank 1 Configuration Register">
		<bitfield id="SS" width="1" begin="31" end="31" resetval="0" description="Select Strobe Set to 1 if chip selects need to have write or read strobe timing" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="EW" width="1" begin="30" end="30" resetval="0" description="Extended Wait mode Set to 1 if extended asynchronous cycles are required" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="W_SETUP" width="4" begin="29" end="26" resetval="0xF" description="Write Strobe Setup cycles Number of EMIF clock cycles plus one of setup for address (A) and chip enables (CS) before the write strobe (AWE) falls when a write access occurs" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="W_STROBE" width="6" begin="25" end="20" resetval="0x3F" description="Write Strobe width The width of the write strobe (AWE) in EMIF clock cycles plus one" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="W_HOLD" width="3" begin="19" end="17" resetval="7" description="Write Strobe Hold width Number of EMIF clock cycles plus one that address (A) is held after write strobe (AWE) rises" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="R_SETUP" width="4" begin="16" end="13" resetval="0xF" description="Read Strobe Setup cycles Number of EMIF clock cycles cycles plus one of setup for address (A) and chip enables (CS) before the read strobe (ARE) falls when a read access occurs" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="R_STROBE" width="6" begin="12" end="7" resetval="0x3F" description="Read Strobe width The width of the read strobe (ARE) in EMIF clock cycles plus one " range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="R_HOLD" width="3" begin="6" end="4" resetval="7" description="Read hold width Number of EMIF clock cycles plus one that address (A) is held after read strobe (ARE) rises " range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="TA" width="2" begin="3" end="2" resetval="3" description="Turn around cycles Number of EMIF clock cycles plus one between the end of one asynchronous bank access and the start of another asynchronous bank access. This delay is not incurred between back-to-back read or back-to-back writes to the same bank" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="ASIZE" width="2" begin="1" end="0" resetval="1" description="Asynchronous bank data bus size Defines the width of the asynchronous bank's data bus" range="" rwaccess="RW">
			<bitenum id="ASIZE_8BITS" value="0" token="ASIZE_8BITS" description="8-bit data bus"/>
			<bitenum id="ASIZE_16BITS" value="1" token="ASIZE_16BITS" description="16-bit data bus"/>
		</bitfield>
	</register>
	<register id="AB2CR" acronym="AB2CR" offset="0x0014" width="32" description="Asynchronous Bank 2 Configuration Register">
		<bitfield id="SS" width="1" begin="31" end="31" resetval="0" description="Select Strobe Set to 1 if chip selects need to have write or read strobe timing" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="EW" width="1" begin="30" end="30" resetval="0" description="Extended Wait mode Set to 1 if extended asynchronous cycles are required" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="W_SETUP" width="4" begin="29" end="26" resetval="0xF" description="Write Strobe Setup cycles Number of EMIF clock cycles plus one of setup for address (A) and chip enables (CS) before the write strobe (AWE) falls when a write access occurs" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="W_STROBE" width="6" begin="25" end="20" resetval="0x3F" description="Write Strobe width The width of the write strobe (AWE) in EMIF clock cycles plus one" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="W_HOLD" width="3" begin="19" end="17" resetval="7" description="Write Strobe Hold width Number of EMIF clock cycles plus one that address (A) is held after write strobe (AWE) rises" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="R_SETUP" width="4" begin="16" end="13" resetval="0xF" description="Read Strobe Setup cycles Number of EMIF clock cycles cycles plus one of setup for address (A) and chip enables (CS) before the read strobe (ARE) falls when a read access occurs" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="R_STROBE" width="6" begin="12" end="7" resetval="0x3F" description="Read Strobe width The width of the read strobe (ARE) in EMIF clock cycles plus one " range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="R_HOLD" width="3" begin="6" end="4" resetval="7" description="Read hold width Number of EMIF clock cycles plus one that address (A) is held after read strobe (ARE) rises " range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="TA" width="2" begin="3" end="2" resetval="3" description="Turn around cycles Number of EMIF clock cycles plus one between the end of one asynchronous bank access and the start of another asynchronous bank access. This delay is not incurred between back-to-back read or back-to-back writes to the same bank" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="ASIZE" width="2" begin="1" end="0" resetval="1" description="Asynchronous bank data bus size Defines the width of the asynchronous bank's data bus" range="" rwaccess="RW">
			<bitenum id="ASIZE_8BITS" value="0" token="ASIZE_8BITS" description="8-bit data bus"/>
			<bitenum id="ASIZE_16BITS" value="1" token="ASIZE_16BITS" description="16-bit data bus"/>
		</bitfield>
	</register>
	<register id="AB3CR" acronym="AB3CR" offset="0x0018" width="32" description="Asynchronous Bank 3 Configuration Register">
		<bitfield id="SS" width="1" begin="31" end="31" resetval="0" description="Select Strobe Set to 1 if chip selects need to have write or read strobe timing" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="EW" width="1" begin="30" end="30" resetval="0" description="Extended Wait mode Set to 1 if extended asynchronous cycles are required" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="W_SETUP" width="4" begin="29" end="26" resetval="0xF" description="Write Strobe Setup cycles Number of EMIF clock cycles plus one of setup for address (A) and chip enables (CS) before the write strobe (AWE) falls when a write access occurs" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="W_STROBE" width="6" begin="25" end="20" resetval="0x3F" description="Write Strobe width The width of the write strobe (AWE) in EMIF clock cycles plus one" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="W_HOLD" width="3" begin="19" end="17" resetval="7" description="Write Strobe Hold width Number of EMIF clock cycles plus one that address (A) is held after write strobe (AWE) rises" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="R_SETUP" width="4" begin="16" end="13" resetval="0xF" description="Read Strobe Setup cycles Number of EMIF clock cycles cycles plus one of setup for address (A) and chip enables (CS) before the read strobe (ARE) falls when a read access occurs" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="R_STROBE" width="6" begin="12" end="7" resetval="0x3F" description="Read Strobe width The width of the read strobe (ARE) in EMIF clock cycles plus one " range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="R_HOLD" width="3" begin="6" end="4" resetval="7" description="Read hold width Number of EMIF clock cycles plus one that address (A) is held after read strobe (ARE) rises " range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="TA" width="2" begin="3" end="2" resetval="3" description="Turn around cycles Number of EMIF clock cycles plus one between the end of one asynchronous bank access and the start of another asynchronous bank access. This delay is not incurred between back-to-back read or back-to-back writes to the same bank" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="ASIZE" width="2" begin="1" end="0" resetval="1" description="Asynchronous bank data bus size Defines the width of the asynchronous bank's data bus" range="" rwaccess="RW">
			<bitenum id="ASIZE_8BITS" value="0" token="ASIZE_8BITS" description="8-bit data bus"/>
			<bitenum id="ASIZE_16BITS" value="1" token="ASIZE_16BITS" description="16-bit data bus"/>
		</bitfield>
	</register>
	<register id="AB4CR" acronym="AB4CR" offset="0x001C" width="32" description="Asynchronous Bank 4 Configuration Register">
		<bitfield id="SS" width="1" begin="31" end="31" resetval="0" description="Select Strobe Set to 1 if chip selects need to have write or read strobe timing" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="EW" width="1" begin="30" end="30" resetval="0" description="Extended Wait mode Set to 1 if extended asynchronous cycles are required" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="W_SETUP" width="4" begin="29" end="26" resetval="0xF" description="Write Strobe Setup cycles Number of EMIF clock cycles plus one of setup for address (A) and chip enables (CS) before the write strobe (AWE) falls when a write access occurs" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="W_STROBE" width="6" begin="25" end="20" resetval="0x3F" description="Write Strobe width The width of the write strobe (AWE) in EMIF clock cycles plus one" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="W_HOLD" width="3" begin="19" end="17" resetval="7" description="Write Strobe Hold width Number of EMIF clock cycles plus one that address (A) is held after write strobe (AWE) rises" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="R_SETUP" width="4" begin="16" end="13" resetval="0xF" description="Read Strobe Setup cycles Number of EMIF clock cycles cycles plus one of setup for address (A) and chip enables (CS) before the read strobe (ARE) falls when a read access occurs" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="R_STROBE" width="6" begin="12" end="7" resetval="0x3F" description="Read Strobe width The width of the read strobe (ARE) in EMIF clock cycles plus one " range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="R_HOLD" width="3" begin="6" end="4" resetval="7" description="Read hold width Number of EMIF clock cycles plus one that address (A) is held after read strobe (ARE) rises " range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="TA" width="2" begin="3" end="2" resetval="3" description="Turn around cycles Number of EMIF clock cycles plus one between the end of one asynchronous bank access and the start of another asynchronous bank access. This delay is not incurred between back-to-back read or back-to-back writes to the same bank" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="ASIZE" width="2" begin="1" end="0" resetval="1" description="Asynchronous bank data bus size Defines the width of the asynchronous bank's data bus" range="" rwaccess="RW">
			<bitenum id="ASIZE_8BITS" value="0" token="ASIZE_8BITS" description="8-bit data bus"/>
			<bitenum id="ASIZE_16BITS" value="1" token="ASIZE_16BITS" description="16-bit data bus"/>
		</bitfield>
	</register>
	<register id="SDTIMR" acronym="SDTIMR" offset="0x0020" width="32" description="SDRAM Timing Register">
		<bitfield id="T_RFC" width="5" begin="31" end="27" resetval="0" description="Specifies Trfc value of the SDRAM is minimum number of EMIF clock cycles from Refresh (REFR) or Load Mode (MRS) to Refresh (REFR) or Activate (ACTV) command, minus one TRFC = (Trfc / SDCLK) - 1" range="" rwaccess="RW">
         
         
         
         
         
         
      </bitfield>
		<bitfield id="T_RP" width="3" begin="26" end="24" resetval="0" description="Specifies Trp value of the SDRAM is minimum number of EMIF cycles from Pre-charge to Active (ACTV) or Refresh (REFR/), minus one TRP = (Trp / SDCLK) - 1" range="" rwaccess="RW">
         
         
         
         
         
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="T_RCD" width="3" begin="22" end="20" resetval="0" description="Specifies Trcd value of the SDRAM is minimum number of EMIF cycles from Active (ACTV) to read (READ) or write (WRITE) command, minus one TRCD = (Trcd / SDCLK) - 1." range="" rwaccess="RW">
         
         
         
         
         
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="T_WR" width="3" begin="18" end="16" resetval="0" description="Specifies Twr value of the SDRAM is minimum number of EMIF cycles from last write transfer to Precharge command, minus one TWR = (Twr / SDCLK) - 1" range="" rwaccess="RW">
         
         
         
         
         
         
      </bitfield>
		<bitfield id="T_RAS" width="4" begin="15" end="12" resetval="4" description="Specifies Tras value of the SDRAM in EMIF clock cycles from Activate (ACT) to Precharge command, minus one TRAS = (Tras / SDCLK) - 1  " range="" rwaccess="RW">
         
         
         
         
         
         
      </bitfield>
		<bitfield id="T_RC" width="4" begin="11" end="8" resetval="0" description="Specifies Trc value of the SDRAM is minimum number of EMIF clock cycles from Activate (ACT) to Activate (ACT) command, minus one TRC = (Trc / SDCLK) - 1" range="" rwaccess="RW">
         
         
         
         
         
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="T_RRD" width="3" begin="6" end="4" resetval="0" description="Specifies Trrd value of the SDRAM is minimum number of EMIF clock cycles from Activate (ACT) to Activate (ACT) command for a different bank, minus one TRRD = (Trrd / SDCLK) - 1" range="" rwaccess="RW">
         
         
         
         
         
         
      </bitfield>
		<bitfield id="_RESV" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="DDRSR" acronym="DDRSR" offset="0x0024" width="32" description="DDR Status Register">
		<bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="PHYDLLRDY" width="1" begin="3" end="3" resetval="0" description="DDR PHY Ready Reflects the value on the phy_ready port (active high) that defines whether the DDR PHY is ready for normal operation" range="" rwaccess="R">
         
         
      </bitfield>
		<bitfield id="_RESV" width="2" begin="2" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="DDR" width="1" begin="0" end="0" resetval="0" description="Double Rate Reflects the value on the double_rate port (active high) that defines whether the EMIF is set to operate at double or  single data rate" range="" rwaccess="R">
         
         
      </bitfield>
	</register>
	<register id="DDRPHYCR" acronym="DDRPHYCR" offset="0x0028" width="32" description="DDR PHY Control Register">
		<bitfield id="DDRPHYCTRL" width="32" begin="31" end="0" resetval="0" description="This register is used to control the DDR PHY. The bit field defintions are DDR PHY specific and should be described in the DDR PHY specification." range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="DDRPHYSR" acronym="DDRPHYSR" offset="0x002C" width="32" description="DDR PHY Status Register">
		<bitfield id="DDRPHYSTAT" width="32" begin="31" end="0" resetval="0" description="This register is used to monitor the status of the DDR PHY. The bit field definitions are DDR PHY specific and should be described in the DDR Phy specification." range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="TOTAR" acronym="TOTAR" offset="0x0030" width="32" description="Total Accesses Register">
		<bitfield id="TA" width="32" begin="31" end="0" resetval="0" description="The total number of SDRAM accesses This register is used for performance monitoring and is cleared only on reset" range="" rwaccess="R">
         
         
      </bitfield>
	</register>
	<register id="TOTACTR" acronym="TOTACTR" offset="0x0034" width="32" description="Total Activate Register">
		<bitfield id="TACT" width="32" begin="31" end="0" resetval="0" description="The total number of SDRAM accesses which require an activate command This register is used for performance monitoring and is cleared only on reset" range="" rwaccess="R">
         
         
      </bitfield>
	</register>
	<register id="DDRPHYID_REV" acronym="DDRPHYID_REV" offset="0x0038" width="32" description="DDR PHY ID and Revision Register">
		<bitfield id="DDRPHYID_REV" width="32" begin="31" end="0" resetval="0" description="This register is specifies the module ID and revision of the DDR PHY begin used The bit field definitions are DDR PHY specific and should be described in the DDR PHY specification" range="" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="SDSRETR" acronym="SDSRETR" offset="0x003C" width="32" description="SDRAM Self Refresh Exit Timing Register">
		<bitfield id="_RESV" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="T_XS" width="5" begin="4" end="0" resetval="0" description="This is equal to minimum number of  EM_CLK cycles from Self Refresh exit to any command, minus one For SDR SDRAM, this count should satisfy tXSR For DDR1 SDRAM this count should satisfy tXSNR" range="" rwaccess="RW">
         
         
         
      </bitfield>
	</register>
	<register id="EIRR" acronym="EIRR" offset="0x0040" width="32" description="EMIF Interrupt Raw Register">
		<bitfield id="_RESV" width="26" begin="31" end="6" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="WR" width="4" begin="5" end="2" resetval="0" description="Wait Rise.                                                                                                Set to 1 by hardware to indicate rising edge on the corresponding pad_cs_o[5:2] has been detected. The wpN bits in the Async Wait Cycle Config register has no effect on these bits. Writing a 1 will clear these bits as well as the wr_masked bits in the Interrupt Masked register. Writing a 0 has no effect." range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="LT" width="1" begin="1" end="1" resetval="0" description="Line Trap Set to 1 by the EMIF to indicate an illegal memory access type or invalid cache line size. This bit is cleared by writing a 1 into this bit field" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="AT" width="1" begin="0" end="0" resetval="0" description="Asynchronous Timeout Set to 1 by the EMIF to indicate that ARDY was not inactivated during an extended asynchronous bank access cycle within the number of cycles defined by the Max Ext Wait bit field in the Asynchronous Wait Cycle Configuration Register. This bit is cleared by writing a 1 into this bit field" range="" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="EIMR" acronym="EIMR" offset="0x0044" width="32" description="EMIF Interrupt Mask Register">
		<bitfield id="_RESV" width="26" begin="31" end="6" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="WRM" width="4" begin="5" end="2" resetval="0" description="Masked Wait Rise.                                                                                   Set to 1 by hardware to indicate rising edge on the corresponding pad_cs_o[5:2] has been detected. The wpN bits in the Async Wait Cycle Config register has no effect on these bits. Writing a 1 will clear these bits as well as the wr bits in the EMIF Interrupt Raw register. Writing a 0 has no effect." range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="LTM" width="1" begin="1" end="1" resetval="0" description="Line Trap Mask Bit This bit is cleared by writing a 1 into this bit field" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="ATM" width="1" begin="0" end="0" resetval="0" description="Asynchronous Timeout Mask Bit This bit is cleared by writing a 1 into this bit field" range="" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="EIMSR" acronym="EIMSR" offset="0x0048" width="32" description="EMIF Interrupt Mask Set Register">
		<bitfield id="_RESV" width="26" begin="31" end="6" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="WRMSET" width="4" begin="5" end="2" resetval="0" description="Mask set for wr_masked bits in the Interrupt Masked Register. Writing a 1 will enable the interrupts, and set these bits as well as the WRMCLR bits in the Interrupt Mask Clear register. Writing a 0 has no effect." range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="LTMSET" width="1" begin="1" end="1" resetval="0" description="Line Trap Mask Set Bit Writing a 1 in this bit field will enable the interrupt and set this bit in the Line Trap Mask bit field of the EMIF Interrupt Mask Clear Register. This bit is cleared by writing a 1 into this bit field" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="ATMSET" width="1" begin="0" end="0" resetval="0" description="Asynchronous Timeout Mask Set Bit Writing a 1 in this bit field will enable the interrupt and set this bit in the Asynchronous Timeout Mask Clear bit field of the EMIF Interrupt Mask Register. This bit is cleared by writing a 1 into this bit field" range="" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="EIMCR" acronym="EIMCR" offset="0x004C" width="32" description="EMIF Interrupt Mask Clear Register">
		<bitfield id="_RESV" width="26" begin="31" end="6" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="WRMCLR" width="4" begin="5" end="2" resetval="0" description="Mask clear for wr_masked bits in the Interrupt Masked Register. Writing a 1 will disable the interrupts, and clear these bits as well as the WRMSET bits in the Interrupt Mask Set register. Writing a 0 has no effect. " range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="LTMCLR" width="1" begin="1" end="1" resetval="0" description="Line Trap Mask Clear Bit Writing a 1 in this bit field will disable the interrupt and clear this bit in the Line Trap Mask Set bit field of the EMIF Interrupt Mask Register. This bit is cleared by writing a 1 into this bit field" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="ATMCLR" width="1" begin="0" end="0" resetval="0" description="Asynchronous Timeout Mask Clear Bit Writing a 1 in this bit field will disable the interrupt and clear this bit in the Asynchronous Timeout Mask Set bit field of the EMIF Interrupt Mask Register. This bit is cleared by writing a 1 into this bit field" range="" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="IOCTRLR" acronym="IOCTRLR" offset="0x0050" width="32" description="IO Control Register">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="IOCTRL" width="16" begin="15" end="0" resetval="0" description="This register is used to control the IOs such as the VTP calibration of the Ios The bit field definitions are IO specific and should be described in the IO specification " range="" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="IOSTATR" acronym="IOSTATR" offset="0x0054" width="32" description="IO Status Register">
		<bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="IOSTAT" width="4" begin="3" end="0" resetval="0" description="This register is used to monitor the status of IOs such as the VTP calibration status of the IOs The bit field definitions are IO specific and should be described in the IO specification" range="" rwaccess="R">
         
         
         
      </bitfield>
	</register>
	<register id="NANDFCR" acronym="NANDFCR" offset="0x0060" width="32" description="NAND Flash Control Register">
		<bitfield id="_RESV" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="CS5ECC" width="1" begin="11" end="11" resetval="0" description="NAND Flash ECC start for chip select 5. Set to 1 to start ECC calculation on data for NAND Flash on pad_cs_o_n[5]" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="CS4ECC" width="1" begin="10" end="10" resetval="0" description="NAND Flash ECC start for chip select 4. Set to 1 to start ECC calculation on data for NAND Flash on pad_cs_o_n[4]" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="CS3ECC" width="1" begin="9" end="9" resetval="0" description="NAND Flash ECC start for chip select 3. Set to 1 to start ECC calculation on data for NAND Flash on pad_cs_o_n[3]" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="CS2ECC" width="1" begin="8" end="8" resetval="0" description="NAND Flash ECC start for chip select 2. Set to 1 to start ECC calculation on data for NAND Flash on pad_cs_o_n[2]" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="_RESV" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="CS5NAND" width="1" begin="3" end="3" resetval="0" description="NAND Flash mode for chip select 5. Set to 1 if using NAND Flash on pad_cs_o_n[5]" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="CS4NAND" width="1" begin="2" end="2" resetval="0" description="NAND Flash mode for chip select 4. Set to 1 if using NAND Flash on pad_cs_o_n[4]" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="CS3NAND" width="1" begin="1" end="1" resetval="0" description="NAND Flash mode for chip select 3. Set to 1 if using NAND Flash on pad_cs_o_n[3]" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="CS2NAND" width="1" begin="0" end="0" resetval="0" description="NAND Flash mode for chip select 2. Set to 1 if using NAND Flash on pad_cs_o_n[2]" range="" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="NANDFSR" acronym="NANDFSR" offset="0x0064" width="32" description="NAND Flash Status Register">
		<bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="WAITST" width="4" begin="3" end="0" resetval="0" description="Raw status of the pad_wait_i[3:0] input. The WPn bits in the AWCCR register has no effect on these bits." range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="NANDF1ECC" acronym="NANDF1ECC" offset="0x0070" width="32" description="NAND Flash 1 ECC Register">
		<bitfield id="_RESV" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="P2048O" width="1" begin="27" end="27" resetval="0" description="ECC code calculated while reading/writing NAND Flash.                                     For 8-bit NAND Flash, p1o, p2o, and p4o are column parities. p8o to p2048o are row parities.                                                                                                                                                              For 16-bit NAND Flash, p1o, p2o, p4o and p8o are column parities. p16o to p2048o are row parities.                                                                                                                                                                " range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="P1024O" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P512O" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P256O" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P128O" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P64O" width="1" begin="22" end="22" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P32O" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P16O" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P8O" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P4O" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P2O" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P1O" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="P2048E" width="1" begin="11" end="11" resetval="0" description="ECC code calculated while reading/writing NAND Flash.                                     For 8-bit NAND Flash, p1o, p2o, and p4o are column parities. p8o to p2048o are row parities.                                                                                                                                                              For 16-bit NAND Flash, p1o, p2o, p4o and p8o are column parities. p16o to p2048o are row parities.                                                                                                                                                                " range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="P1024E" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P512E" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P256E" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P128E" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P64E" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P32E" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P16E" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P8E" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P4E" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P2E" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P1E" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="NANDF2ECC" acronym="NANDF2ECC" offset="0x0074" width="32" description="NAND Flash 2 ECC Register">
		<bitfield id="_RESV" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="P2048O" width="1" begin="27" end="27" resetval="0" description="ECC code calculated while reading/writing NAND Flash.                                     For 8-bit NAND Flash, p1o, p2o, and p4o are column parities. p8o to p2048o are row parities.                                                                                                                                                              For 16-bit NAND Flash, p1o, p2o, p4o and p8o are column parities. p16o to p2048o are row parities.                                                                                                                                                                " range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="P1024O" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P512O" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P256O" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P128O" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P64O" width="1" begin="22" end="22" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P32O" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P16O" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P8O" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P4O" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P2O" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P1O" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="P2048E" width="1" begin="11" end="11" resetval="0" description="ECC code calculated while reading/writing NAND Flash.                                     For 8-bit NAND Flash, p1o, p2o, and p4o are column parities. p8o to p2048o are row parities.                                                                                                                                                              For 16-bit NAND Flash, p1o, p2o, p4o and p8o are column parities. p16o to p2048o are row parities.                                                                                                                                                                " range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="P1024E" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P512E" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P256E" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P128E" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P64E" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P32E" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P16E" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P8E" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P4E" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P2E" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P1E" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="NANDF3ECC" acronym="NANDF3ECC" offset="0x0078" width="32" description="NAND Flash 3 ECC Register">
		<bitfield id="_RESV" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="P2048O" width="1" begin="27" end="27" resetval="0" description="ECC code calculated while reading/writing NAND Flash.                                     For 8-bit NAND Flash, p1o, p2o, and p4o are column parities. p8o to p2048o are row parities.                                                                                                                                                              For 16-bit NAND Flash, p1o, p2o, p4o and p8o are column parities. p16o to p2048o are row parities.                                                                                                                                                                " range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="P1024O" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P512O" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P256O" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P128O" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P64O" width="1" begin="22" end="22" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P32O" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P16O" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P8O" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P4O" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P2O" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P1O" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="P2048E" width="1" begin="11" end="11" resetval="0" description="ECC code calculated while reading/writing NAND Flash.                                     For 8-bit NAND Flash, p1o, p2o, and p4o are column parities. p8o to p2048o are row parities.                                                                                                                                                              For 16-bit NAND Flash, p1o, p2o, p4o and p8o are column parities. p16o to p2048o are row parities.                                                                                                                                                                " range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="P1024E" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P512E" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P256E" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P128E" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P64E" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P32E" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P16E" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P8E" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P4E" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P2E" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P1E" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="NANDF4ECC" acronym="NANDF4ECC" offset="0x007C" width="32" description="NAND Flash 4 ECC Register">
		<bitfield id="_RESV" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="P2048O" width="1" begin="27" end="27" resetval="0" description="ECC code calculated while reading/writing NAND Flash.                                     For 8-bit NAND Flash, p1o, p2o, and p4o are column parities. p8o to p2048o are row parities.                                                                                                                                                              For 16-bit NAND Flash, p1o, p2o, p4o and p8o are column parities. p16o to p2048o are row parities.                                                                                                                                                                " range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="P1024O" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P512O" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P256O" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P128O" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P64O" width="1" begin="22" end="22" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P32O" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P16O" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P8O" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P4O" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P2O" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P1O" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="P2048E" width="1" begin="11" end="11" resetval="0" description="ECC code calculated while reading/writing NAND Flash.                                     For 8-bit NAND Flash, p1o, p2o, and p4o are column parities. p8o to p2048o are row parities.                                                                                                                                                              For 16-bit NAND Flash, p1o, p2o, p4o and p8o are column parities. p16o to p2048o are row parities.                                                                                                                                                                " range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="P1024E" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P512E" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P256E" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P128E" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P64E" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P32E" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P16E" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P8E" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P4E" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P2E" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="P1E" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="IODFTECR" acronym="IODFTECR" offset="0x0084" width="32" description="IODFT Test Logic Execution Counter Register">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="TLEC" width="16" begin="15" end="0" resetval="0" description="Contains the number of cycles that the MISR signature will be accumulated. Upon of the counter the MISR capture will be turned off." range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="IODFTGCR" acronym="IODFTGCR" offset="0x0088" width="32" description="IODFT Test Logic Global Control Register">
		<bitfield id="_RESV" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="MT" width="1" begin="14" end="14" resetval="0" description="MISR on/off trigger command.                                                                    These monitor trigger codes only are effective for the MISR signature capture when mc = 0x3.                                                                                         0: inactive/no effect                                                                                    1: MISR capture start on the first active cycle decode of control bus activity and continues to update the signature until the IODFT Test Logic Execution Counter expires." range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="OPGLD" width="1" begin="12" end="12" resetval="0" description="Load pattern generator's initial value.                                                           Set to 1 to load an initial value in the pattern generators from the IODFT Test Logic Execution Counter Register." range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="3" begin="11" end="9" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="MMS" width="1" begin="8" end="8" resetval="0" description="Chooses the source of the MISR input.                                                        0: Output register                                                                                         1: Input capture                                                      " range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="ESEL" width="1" begin="7" end="7" resetval="1" description="Output enable select                                                                                 0: Test mode, and the functional output enable is gated off                            1: Normal functional mode                                                                             " range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="TOEN" width="1" begin="6" end="6" resetval="0" description="Test output enable control.                                                                         This signal is paired with ESEL. TOEN is never 1 when ESEL is 1. When ESEL is 0 (test mode), TOEN is:                                                                0: Output enabled                                                                                     1: Output disabled                                               " range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="MC" width="2" begin="5" end="4" resetval="1" description="MISR state.                                                                                              0: download results                                                                                    1: hold current value                                                                                  2: load initial value from PC bits                                                                  3: MISR enable to capture signature" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="PC" width="3" begin="3" end="1" resetval="0" description="Pattern code.                                                                                            Defines the type of pattern that is selected for the pattern generators. For output pattern generator:                                                                            0: functional                                                                                              1: random XOR                                                                                         2: random XNOR                                                                                       3: 8 bit shifter                                                                                           4: hold current register value                                                                      For input pattern generator:                                                                        0: functional                                                                                              4: hold current register value                                                                      5: random XOR                                                                                          6: random XNOR                                                                                       7: 8 bit shifter                                                                                   " range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="TM" width="1" begin="0" end="0" resetval="1" description="Functional mode enable.                                                                            0: IODFT mode                                                                                         1: Functional mode" range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="IODFTMRLR" acronym="IODFTMRLR" offset="0x0090" width="32" description="IODFT Test Logic MISR Result LSB Register">
		<bitfield id="TLMR" width="32" begin="31" end="0" resetval="0" description="This contains the least significant of the MISR result signature of a given test after the download function is executed." range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="IODFTMRMR" acronym="IODFTMRMR" offset="0x0094" width="32" description="IODFT Test Logic MISR Result MID Register">
		<bitfield id="TLMR" width="32" begin="31" end="0" resetval="0" description="This contains the middle bits of the MISR result signature of a given test after the download function is executed." range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="IODFTMRMSBR" acronym="IODFTMRMSBR" offset="0x0098" width="32" description="IODFT Test Logic MISR Result MID Register">
		<bitfield id="TLMR" width="32" begin="31" end="0" resetval="0" description="This contains the most significant bits of the MISR result signature of a given test after the download function is executed." range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="MODRNR" acronym="MODRNR" offset="0x00B0" width="32" description="Module Release Number Register">
		<bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="RLNUM" width="8" begin="7" end="0" resetval="0x3" description="Release Number. This number tracks EMIF code releases." range="" rwaccess=" R">
         
      </bitfield>
	</register>
</module>
