
*** Running vivado
    with args -log project_reti_logiche.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source project_reti_logiche.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 393.871 ; gain = 74.840
Command: read_checkpoint -auto_incremental -incremental C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/utils_1/imports/synth_1/project_reti_logiche.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/utils_1/imports/synth_1/project_reti_logiche.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top project_reti_logiche -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9108
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 836.254 ; gain = 410.645
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:59]
INFO: [Synth 8-3491] module 'FSM' declared at 'C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:230' bound to instance 'fsm_map' of component 'FSM' [C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:111]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'FSM' (0#1) [C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:243]
INFO: [Synth 8-3491] module 'Reg_In' declared at 'C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:170' bound to instance 'reg_in_map' of component 'Reg_In' [C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:125]
INFO: [Synth 8-638] synthesizing module 'Reg_In' [C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:181]
WARNING: [Synth 8-614] signal 'FSM_SYNC' is read in the process but is not in the sensitivity list [C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:183]
WARNING: [Synth 8-614] signal 'START_SYNC' is read in the process but is not in the sensitivity list [C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'Reg_In' (0#1) [C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:181]
INFO: [Synth 8-3491] module 'demux' declared at 'C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:365' bound to instance 'mux_map' of component 'demux' [C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:137]
INFO: [Synth 8-638] synthesizing module 'demux' [C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:380]
WARNING: [Synth 8-614] signal 'FSM_SYNC' is read in the process but is not in the sensitivity list [C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'demux' (0#1) [C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:380]
INFO: [Synth 8-3491] module 'Reg_A' declared at 'C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:202' bound to instance 'reg_a_map' of component 'Reg_A' [C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:151]
INFO: [Synth 8-638] synthesizing module 'Reg_A' [C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:211]
WARNING: [Synth 8-614] signal 'ENABLE' is read in the process but is not in the sensitivity list [C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:213]
INFO: [Synth 8-256] done synthesizing module 'Reg_A' (0#1) [C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (0#1) [C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:59]
WARNING: [Synth 8-3917] design project_reti_logiche has port o_mem_we driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 926.301 ; gain = 500.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 926.301 ; gain = 500.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 926.301 ; gain = 500.691
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
                      s5 |                              101 |                              101
                      s6 |                              110 |                              110
                      s7 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 926.301 ; gain = 500.691
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 4     
	   8 Input    3 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design project_reti_logiche has port o_mem_we driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1112.125 ; gain = 686.516
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.805 ; gain = 689.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.992 ; gain = 689.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6030] Inout pin 'io_my_done' is read and/or written without using tristate logic. Proper direction of connection may be wrongly inferred. Please use specific direction to avoid any incorrect logic issue [C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:34]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1115.789 ; gain = 690.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1115.789 ; gain = 690.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1115.789 ; gain = 690.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1115.789 ; gain = 690.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1115.789 ; gain = 690.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1115.789 ; gain = 690.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |    36|
|3     |LUT3 |     8|
|4     |LUT4 |     3|
|5     |FDCE |    53|
|6     |IBUF |    12|
|7     |OBUF |    58|
+------+-----+------+

Report Instance Areas: 
+------+-------------+-------+------+
|      |Instance     |Module |Cells |
+------+-------------+-------+------+
|1     |top          |       |   171|
|2     |  fsm_map    |FSM    |    46|
|3     |  mux_map    |demux  |    32|
|4     |  reg_a_map  |Reg_A  |     6|
|5     |  reg_in_map |Reg_In |    16|
+------+-------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1115.789 ; gain = 690.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1115.789 ; gain = 690.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1115.789 ; gain = 690.180
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1127.898 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1221.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7f0a3006
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1221.793 ; gain = 803.047
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/jackb/Documents/GitHub/project_reti_logiche/project_reti_logiche.runs/synth_1/project_reti_logiche.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_reti_logiche_utilization_synth.rpt -pb project_reti_logiche_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  3 14:02:28 2023...
