# system info sdram_system_tb on 2020.07.27.22:31:20
system_info:
name,value
DEVICE,EP2C20F484C7
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1595914276
#
#
# Files generated for sdram_system_tb on 2020.07.27.22:31:20
files:
filepath,kind,attributes,module,is_top
sdram_system/testbench/sdram_system_tb/simulation/sdram_system_tb.v,VERILOG,,sdram_system_tb,true
sdram_system/testbench/sdram_system_tb/simulation/submodules/sdram_system.v,VERILOG,,sdram_system,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_sdram_partner_module.v,VERILOG,,altera_sdram_partner_module,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/sdram_system_up_clocks_0.v,VERILOG,,sdram_system_up_clocks_0,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/sdram_system_new_sdram_controller_0_test_component.v,VERILOG,,sdram_system_new_sdram_controller_0,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/sdram_system_new_sdram_controller_0.v,VERILOG,,sdram_system_new_sdram_controller_0,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/sdram_system_bridge_0.v,VERILOG,,sdram_system_bridge_0,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/sdram_system_addr_router.sv,SYSTEM_VERILOG,,sdram_system_addr_router,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/sdram_system_id_router.sv,SYSTEM_VERILOG,,sdram_system_id_router,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/sdram_system_cmd_xbar_demux.sv,SYSTEM_VERILOG,,sdram_system_cmd_xbar_demux,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,VERILOG,,altera_avalon_st_handshake_clock_crosser,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_handshake_clock_crosser,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_handshake_clock_crosser,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
sdram_system_tb.sdram_system_inst,sdram_system
sdram_system_tb.sdram_system_inst.up_clocks_0,sdram_system_up_clocks_0
sdram_system_tb.sdram_system_inst.new_sdram_controller_0,sdram_system_new_sdram_controller_0
sdram_system_tb.sdram_system_inst.bridge_0,sdram_system_bridge_0
sdram_system_tb.sdram_system_inst.bridge_0_avalon_master_translator,altera_merlin_master_translator
sdram_system_tb.sdram_system_inst.new_sdram_controller_0_s1_translator,altera_merlin_slave_translator
sdram_system_tb.sdram_system_inst.bridge_0_avalon_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
sdram_system_tb.sdram_system_inst.new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
sdram_system_tb.sdram_system_inst.new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
sdram_system_tb.sdram_system_inst.new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
sdram_system_tb.sdram_system_inst.addr_router,sdram_system_addr_router
sdram_system_tb.sdram_system_inst.id_router,sdram_system_id_router
sdram_system_tb.sdram_system_inst.rst_controller,altera_reset_controller
sdram_system_tb.sdram_system_inst.rst_controller_001,altera_reset_controller
sdram_system_tb.sdram_system_inst.cmd_xbar_demux,sdram_system_cmd_xbar_demux
sdram_system_tb.sdram_system_inst.rsp_xbar_demux,sdram_system_cmd_xbar_demux
sdram_system_tb.sdram_system_inst.crosser,altera_avalon_st_handshake_clock_crosser
sdram_system_tb.sdram_system_inst.crosser_001,altera_avalon_st_handshake_clock_crosser
sdram_system_tb.sdram_system_inst_clk_bfm,altera_avalon_clock_source
sdram_system_tb.new_sdram_controller_0_my_partner_clk_bfm,altera_avalon_clock_source
sdram_system_tb.sdram_system_inst_reset_bfm,altera_avalon_reset_source
sdram_system_tb.sdram_system_inst_avalon_bridge_bfm,altera_conduit_bfm
sdram_system_tb.new_sdram_controller_0_my_partner,altera_sdram_partner_module
