MIG: 09:09:06 : ################# RUNNING MIG BATCH ###################
MIG: 09:09:07 : MIG::Writing IN file for 'system_mig_7series_0_0'...compDirPath: C:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/lab_work/4k/Genesys2/Genesys-2-HDMI-master/src/bd/system/ip/system_mig_7series_0_0
MIG: 09:09:07 : synp_flow:  -- synthesis_mode: Other
MIG: 09:09:07 : outputDirectory: e:/lab_work/4k/Genesys2/Genesys-2-HDMI-master/src/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 09:09:07 : vivado_mode: xpg_bd
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 1
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : isPortInterface: 0
MIG: 09:09:07 : HDL Language: Verilog
MIG: 09:09:07 : compInfo: false
MIG: 09:09:07 : Vivado Options xc7k325t ffg900 -2
MIG: 09:09:07 : 1: xc7k325t 2: ffg900 3: -2
MIG: 09:09:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 09:09:07 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 09:09:07 : Without MYMIG
MIG: 09:09:07 : mig_exec path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 09:09:07 : mig_exec path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 09:09:07 : mig_bin: C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 09:09:07 : C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -- e:/lab_work/4k/Genesys2/Genesys-2-HDMI-master/src/bd/system/ip/system_mig_7series_0_0/xil_upgrade.out -- e:/lab_work/4k/Genesys2/Genesys-2-HDMI-master/src/bd/system/ip/system_mig_7series_0_0/xil_upgrade.in
MIG: 09:09:07 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/lab_work/4k/Genesys2/Genesys-2-HDMI-master/src/bd/system/ip/system_mig_7series_0_0/xil_upgrade.in -cg_exc_out e:/lab_work/4k/Genesys2/Genesys-2-HDMI-master/src/bd/system/ip/system_mig_7series_0_0/xil_upgrade.out ... 
MIG: 09:09:17 : After isLin
MIG: 09:09:17 : result: 0
