

================================================================
== Vivado HLS Report for 'aes_mixColumns'
================================================================
* Date:           Mon Nov 19 14:14:56 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        encrypt
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     17.06|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   82|   82|   82|   82|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- mix     |   80|   80|        24|         19|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 19, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 26
* Pipeline: 1
  Pipeline-0: II = 19, D = 24, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	26  / (tmp)
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	2  / true
26 --> 
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_27 (3)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %buf_r, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str14, [7 x i8]* @p_str11, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: buf_offset_read (4)  [1/1] 0.00ns
:1  %buf_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buf_offset)

ST_1: StgValue_29 (5)  [1/1] 1.77ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:243
:2  br label %1


 <State 2>: 2.55ns
ST_2: i (7)  [1/1] 0.00ns
:0  %i = phi i5 [ 0, %0 ], [ %i_2, %2 ]

ST_2: tmp (8)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:243
:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i, i32 4)

ST_2: StgValue_32 (9)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:243
:2  br i1 %tmp, label %3, label %2

ST_2: tmp_s (15)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:4  %tmp_s = zext i5 %i to i32

ST_2: tmp_10 (16)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:5  %tmp_10 = trunc i5 %i to i4

ST_2: sum (17)  [1/1] 2.55ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:6  %sum = add i32 %buf_offset_read, %tmp_s

ST_2: buf_addr (18)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:7  %buf_addr = getelementptr i8* %buf_r, i32 %sum

ST_2: tmp_2 (21)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250 (grouped into LUT with out node sum1)
:10  %tmp_2 = or i4 %tmp_10, 1

ST_2: tmp_2_cast (22)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250 (grouped into LUT with out node sum1)
:11  %tmp_2_cast = zext i4 %tmp_2 to i32

ST_2: sum1 (23)  [1/1] 2.55ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250 (out node of the LUT)
:12  %sum1 = add i32 %buf_offset_read, %tmp_2_cast

ST_2: buf_addr_25 (24)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:13  %buf_addr_25 = getelementptr i8* %buf_r, i32 %sum1

ST_2: tmp_3 (27)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250 (grouped into LUT with out node sum2)
:16  %tmp_3 = or i4 %tmp_10, 2

ST_2: tmp_3_cast (28)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250 (grouped into LUT with out node sum2)
:17  %tmp_3_cast = zext i4 %tmp_3 to i32

ST_2: sum2 (29)  [1/1] 2.55ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250 (out node of the LUT)
:18  %sum2 = add i32 %buf_offset_read, %tmp_3_cast

ST_2: buf_addr_26 (30)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:19  %buf_addr_26 = getelementptr i8* %buf_r, i32 %sum2

ST_2: tmp_4 (33)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250 (grouped into LUT with out node sum3)
:22  %tmp_4 = or i4 %tmp_10, 3

ST_2: tmp_4_cast (34)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250 (grouped into LUT with out node sum3)
:23  %tmp_4_cast = zext i4 %tmp_4 to i32

ST_2: sum3 (35)  [1/1] 2.55ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250 (out node of the LUT)
:24  %sum3 = add i32 %buf_offset_read, %tmp_4_cast

ST_2: buf_addr_27 (36)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:25  %buf_addr_27 = getelementptr i8* %buf_r, i32 %sum3

ST_2: i_2 (81)  [1/1] 1.78ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:243
:70  %i_2 = add i5 4, %i


 <State 3>: 7.30ns
ST_3: a_req (19)  [7/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:8  %a_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)


 <State 4>: 7.30ns
ST_4: a_req (19)  [6/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:8  %a_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)

ST_4: b_req (25)  [7/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:14  %b_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_25, i32 1)


 <State 5>: 7.30ns
ST_5: a_req (19)  [5/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:8  %a_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)

ST_5: b_req (25)  [6/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:14  %b_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_25, i32 1)

ST_5: c_req (31)  [7/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:20  %c_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_26, i32 1)


 <State 6>: 7.30ns
ST_6: a_req (19)  [4/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:8  %a_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)

ST_6: b_req (25)  [5/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:14  %b_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_25, i32 1)

ST_6: c_req (31)  [6/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:20  %c_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_26, i32 1)


 <State 7>: 7.30ns
ST_7: a_req (19)  [3/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:8  %a_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)

ST_7: b_req (25)  [4/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:14  %b_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_25, i32 1)

ST_7: c_req (31)  [5/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:20  %c_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_26, i32 1)

ST_7: d_req (37)  [7/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:26  %d_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_27, i32 1)


 <State 8>: 7.30ns
ST_8: a_req (19)  [2/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:8  %a_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)

ST_8: b_req (25)  [3/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:14  %b_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_25, i32 1)

ST_8: c_req (31)  [4/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:20  %c_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_26, i32 1)

ST_8: d_req (37)  [6/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:26  %d_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_27, i32 1)


 <State 9>: 7.30ns
ST_9: a_req (19)  [1/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:8  %a_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)

ST_9: b_req (25)  [2/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:14  %b_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_25, i32 1)

ST_9: c_req (31)  [3/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:20  %c_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_26, i32 1)

ST_9: d_req (37)  [5/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:26  %d_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_27, i32 1)


 <State 10>: 7.30ns
ST_10: a (20)  [1/1] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:9  %a = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr)

ST_10: b_req (25)  [1/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:14  %b_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_25, i32 1)

ST_10: c_req (31)  [2/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:20  %c_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_26, i32 1)

ST_10: d_req (37)  [4/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:26  %d_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_27, i32 1)


 <State 11>: 7.30ns
ST_11: b (26)  [1/1] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:15  %b = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr_25)

ST_11: c_req (31)  [1/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:20  %c_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_26, i32 1)

ST_11: d_req (37)  [3/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:26  %d_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_27, i32 1)


 <State 12>: 7.30ns
ST_12: c (32)  [1/1] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:21  %c = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr_26)

ST_12: d_req (37)  [2/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:26  %d_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_27, i32 1)


 <State 13>: 7.30ns
ST_13: d_req (37)  [1/7] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:26  %d_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_27, i32 1)

ST_13: x_assign (39)  [1/1] 1.09ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:251
:28  %x_assign = xor i8 %b, %a

ST_13: tmp_6 (40)  [1/1] 1.09ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:251
:29  %tmp_6 = xor i8 %c, %x_assign

ST_13: buf_addr_req (48)  [1/1] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:37  %buf_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr, i32 1)


 <State 14>: 17.06ns
ST_14: d (38)  [1/1] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:250
:27  %d = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr_27)

ST_14: e (41)  [1/1] 1.09ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:251
:30  %e = xor i8 %d, %tmp_6

ST_14: tmp_11 (42)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252 (grouped into LUT with out node tmp_9)
:31  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign, i32 7)

ST_14: tmp_12 (43)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:32  %tmp_12 = shl i8 %x_assign, 1

ST_14: tmp_2_i (44)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252 (grouped into LUT with out node tmp_9)
:33  %tmp_2_i = xor i8 %tmp_12, 27

ST_14: tmp_4_i (45)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252 (grouped into LUT with out node tmp_9)
:34  %tmp_4_i = select i1 %tmp_11, i8 %tmp_2_i, i8 %tmp_12

ST_14: tmp1 (46)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252 (grouped into LUT with out node tmp_9)
:35  %tmp1 = xor i8 %tmp_4_i, %e

ST_14: tmp_9 (47)  [1/1] 1.37ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252 (out node of the LUT)
:36  %tmp_9 = xor i8 %tmp1, %a

ST_14: StgValue_92 (49)  [1/1] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:38  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr, i8 %tmp_9, i1 true)


 <State 15>: 7.30ns
ST_15: buf_addr_resp (50)  [5/5] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:39  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)

ST_15: x_assign_1 (51)  [1/1] 1.09ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:40  %x_assign_1 = xor i8 %c, %b

ST_15: tmp_13 (52)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252 (grouped into LUT with out node tmp_5)
:41  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1, i32 7)

ST_15: tmp_14 (53)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:42  %tmp_14 = shl i8 %x_assign_1, 1

ST_15: tmp_2_i1 (54)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252 (grouped into LUT with out node tmp_5)
:43  %tmp_2_i1 = xor i8 %tmp_14, 27

ST_15: tmp_4_i1 (55)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252 (grouped into LUT with out node tmp_5)
:44  %tmp_4_i1 = select i1 %tmp_13, i8 %tmp_2_i1, i8 %tmp_14

ST_15: tmp2 (56)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252 (grouped into LUT with out node tmp_5)
:45  %tmp2 = xor i8 %tmp_4_i1, %e

ST_15: tmp_5 (57)  [1/1] 1.37ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252 (out node of the LUT)
:46  %tmp_5 = xor i8 %tmp2, %b

ST_15: buf_addr_25_req (58)  [1/1] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:47  %buf_addr_25_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr_25, i32 1)

ST_15: x_assign_2 (61)  [1/1] 1.09ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:50  %x_assign_2 = xor i8 %d, %c

ST_15: tmp_15 (62)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253 (grouped into LUT with out node tmp_7)
:51  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2, i32 7)

ST_15: tmp_16 (63)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:52  %tmp_16 = shl i8 %x_assign_2, 1

ST_15: tmp_2_i2 (64)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253 (grouped into LUT with out node tmp_7)
:53  %tmp_2_i2 = xor i8 %tmp_16, 27

ST_15: tmp_4_i2 (65)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253 (grouped into LUT with out node tmp_7)
:54  %tmp_4_i2 = select i1 %tmp_15, i8 %tmp_2_i2, i8 %tmp_16

ST_15: tmp3 (66)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253 (grouped into LUT with out node tmp_7)
:55  %tmp3 = xor i8 %tmp_4_i2, %e

ST_15: tmp_7 (67)  [1/1] 1.37ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253 (out node of the LUT)
:56  %tmp_7 = xor i8 %tmp3, %c

ST_15: x_assign_3 (71)  [1/1] 1.09ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:60  %x_assign_3 = xor i8 %d, %a

ST_15: tmp_17 (72)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253 (grouped into LUT with out node tmp_8)
:61  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3, i32 7)

ST_15: tmp_18 (73)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:62  %tmp_18 = shl i8 %x_assign_3, 1

ST_15: tmp_2_i3 (74)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253 (grouped into LUT with out node tmp_8)
:63  %tmp_2_i3 = xor i8 %tmp_18, 27

ST_15: tmp_4_i3 (75)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:174->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253 (grouped into LUT with out node tmp_8)
:64  %tmp_4_i3 = select i1 %tmp_17, i8 %tmp_2_i3, i8 %tmp_18

ST_15: tmp_8 (76)  [1/1] 1.37ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253 (out node of the LUT)
:65  %tmp_8 = xor i8 %tmp_4_i3, %tmp_6


 <State 16>: 7.30ns
ST_16: buf_addr_resp (50)  [4/5] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:39  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)

ST_16: StgValue_116 (59)  [1/1] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:48  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr_25, i8 %tmp_5, i1 true)


 <State 17>: 7.30ns
ST_17: buf_addr_resp (50)  [3/5] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:39  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)

ST_17: buf_addr_25_resp (60)  [5/5] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:49  %buf_addr_25_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_25)

ST_17: buf_addr_26_req (68)  [1/1] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:57  %buf_addr_26_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr_26, i32 1)


 <State 18>: 7.30ns
ST_18: buf_addr_resp (50)  [2/5] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:39  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)

ST_18: buf_addr_25_resp (60)  [4/5] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:49  %buf_addr_25_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_25)

ST_18: StgValue_122 (69)  [1/1] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:58  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr_26, i8 %tmp_7, i1 true)


 <State 19>: 7.30ns
ST_19: buf_addr_resp (50)  [1/5] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:39  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)

ST_19: buf_addr_25_resp (60)  [3/5] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:49  %buf_addr_25_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_25)

ST_19: buf_addr_26_resp (70)  [5/5] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:59  %buf_addr_26_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_26)

ST_19: buf_addr_27_req (77)  [1/1] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:66  %buf_addr_27_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr_27, i32 1)


 <State 20>: 7.30ns
ST_20: buf_addr_25_resp (60)  [2/5] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:49  %buf_addr_25_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_25)

ST_20: buf_addr_26_resp (70)  [4/5] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:59  %buf_addr_26_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_26)

ST_20: StgValue_129 (78)  [1/1] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:67  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr_27, i8 %tmp_8, i1 true)


 <State 21>: 7.30ns
ST_21: buf_addr_25_resp (60)  [1/5] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:252
:49  %buf_addr_25_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_25)

ST_21: buf_addr_26_resp (70)  [3/5] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:59  %buf_addr_26_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_26)

ST_21: buf_addr_27_resp (79)  [5/5] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:68  %buf_addr_27_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_27)


 <State 22>: 7.30ns
ST_22: buf_addr_26_resp (70)  [2/5] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:59  %buf_addr_26_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_26)

ST_22: buf_addr_27_resp (79)  [4/5] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:68  %buf_addr_27_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_27)


 <State 23>: 7.30ns
ST_23: buf_addr_26_resp (70)  [1/5] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:59  %buf_addr_26_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_26)

ST_23: buf_addr_27_resp (79)  [3/5] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:68  %buf_addr_27_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_27)


 <State 24>: 7.30ns
ST_24: buf_addr_27_resp (79)  [2/5] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:68  %buf_addr_27_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_27)


 <State 25>: 7.30ns
ST_25: empty (11)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_25: StgValue_139 (12)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:244
:1  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind

ST_25: tmp_1 (13)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:244
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str4)

ST_25: StgValue_141 (14)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:246
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_25: buf_addr_27_resp (79)  [1/5] 7.30ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:253
:68  %buf_addr_27_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_27)

ST_25: empty_9 (80)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:254
:69  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str4, i32 %tmp_1)

ST_25: StgValue_144 (82)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:243
:71  br label %1


 <State 26>: 0.00ns
ST_26: StgValue_145 (84)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/MachSuite/aes/Sources/aes.c:255
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ buf_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_27      (specinterface    ) [ 000000000000000000000000000]
buf_offset_read  (read             ) [ 001111111111111111111111110]
StgValue_29      (br               ) [ 011111111111111111111111110]
i                (phi              ) [ 001000000000000000000000000]
tmp              (bitselect        ) [ 001111111111111111111111110]
StgValue_32      (br               ) [ 000000000000000000000000000]
tmp_s            (zext             ) [ 000000000000000000000000000]
tmp_10           (trunc            ) [ 000000000000000000000000000]
sum              (add              ) [ 000000000000000000000000000]
buf_addr         (getelementptr    ) [ 000111111111111111110000000]
tmp_2            (or               ) [ 000000000000000000000000000]
tmp_2_cast       (zext             ) [ 000000000000000000000000000]
sum1             (add              ) [ 000000000000000000000000000]
buf_addr_25      (getelementptr    ) [ 001111111111111111111100000]
tmp_3            (or               ) [ 000000000000000000000000000]
tmp_3_cast       (zext             ) [ 000000000000000000000000000]
sum2             (add              ) [ 000000000000000000000000000]
buf_addr_26      (getelementptr    ) [ 001111111111111111111111000]
tmp_4            (or               ) [ 000000000000000000000000000]
tmp_4_cast       (zext             ) [ 000000000000000000000000000]
sum3             (add              ) [ 000000000000000000000000000]
buf_addr_27      (getelementptr    ) [ 001111111111111111111111110]
i_2              (add              ) [ 011111111111111111111111110]
a_req            (readreq          ) [ 000000000000000000000000000]
a                (read             ) [ 000000000001111100000000000]
b_req            (readreq          ) [ 000000000000000000000000000]
b                (read             ) [ 000000000000111100000000000]
c_req            (readreq          ) [ 000000000000000000000000000]
c                (read             ) [ 000000000000011100000000000]
d_req            (readreq          ) [ 000000000000000000000000000]
x_assign         (xor              ) [ 000000000000001000000000000]
tmp_6            (xor              ) [ 000000000000001100000000000]
buf_addr_req     (writereq         ) [ 000000000000000000000000000]
d                (read             ) [ 000000000000000100000000000]
e                (xor              ) [ 000000000000000100000000000]
tmp_11           (bitselect        ) [ 000000000000000000000000000]
tmp_12           (shl              ) [ 000000000000000000000000000]
tmp_2_i          (xor              ) [ 000000000000000000000000000]
tmp_4_i          (select           ) [ 000000000000000000000000000]
tmp1             (xor              ) [ 000000000000000000000000000]
tmp_9            (xor              ) [ 000000000000000000000000000]
StgValue_92      (write            ) [ 000000000000000000000000000]
x_assign_1       (xor              ) [ 000000000000000000000000000]
tmp_13           (bitselect        ) [ 000000000000000000000000000]
tmp_14           (shl              ) [ 000000000000000000000000000]
tmp_2_i1         (xor              ) [ 000000000000000000000000000]
tmp_4_i1         (select           ) [ 000000000000000000000000000]
tmp2             (xor              ) [ 000000000000000000000000000]
tmp_5            (xor              ) [ 000000000000000010000000000]
buf_addr_25_req  (writereq         ) [ 000000000000000000000000000]
x_assign_2       (xor              ) [ 000000000000000000000000000]
tmp_15           (bitselect        ) [ 000000000000000000000000000]
tmp_16           (shl              ) [ 000000000000000000000000000]
tmp_2_i2         (xor              ) [ 000000000000000000000000000]
tmp_4_i2         (select           ) [ 000000000000000000000000000]
tmp3             (xor              ) [ 000000000000000000000000000]
tmp_7            (xor              ) [ 000000000000000011100000000]
x_assign_3       (xor              ) [ 000000000000000000000000000]
tmp_17           (bitselect        ) [ 000000000000000000000000000]
tmp_18           (shl              ) [ 000000000000000000000000000]
tmp_2_i3         (xor              ) [ 000000000000000000000000000]
tmp_4_i3         (select           ) [ 000000000000000000000000000]
tmp_8            (xor              ) [ 000000000000000011111000000]
StgValue_116     (write            ) [ 000000000000000000000000000]
buf_addr_26_req  (writereq         ) [ 000000000000000000000000000]
StgValue_122     (write            ) [ 000000000000000000000000000]
buf_addr_resp    (writeresp        ) [ 000000000000000000000000000]
buf_addr_27_req  (writereq         ) [ 000000000000000000000000000]
StgValue_129     (write            ) [ 000000000000000000000000000]
buf_addr_25_resp (writeresp        ) [ 000000000000000000000000000]
buf_addr_26_resp (writeresp        ) [ 000000000000000000000000000]
empty            (speclooptripcount) [ 000000000000000000000000000]
StgValue_139     (specloopname     ) [ 000000000000000000000000000]
tmp_1            (specregionbegin  ) [ 000000000000000000000000000]
StgValue_141     (specpipeline     ) [ 000000000000000000000000000]
buf_addr_27_resp (writeresp        ) [ 000000000000000000000000000]
empty_9          (specregionend    ) [ 000000000000000000000000000]
StgValue_144     (br               ) [ 011111111111111111111111110]
StgValue_145     (ret              ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="buf_offset_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_offset_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_writeresp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="1"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="a_req/3 buf_addr_req/13 buf_addr_resp/15 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_writeresp_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="8" slack="2"/>
<pin id="86" dir="0" index="2" bw="1" slack="0"/>
<pin id="87" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="b_req/4 buf_addr_25_req/15 buf_addr_25_resp/17 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_writeresp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="3"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="c_req/5 buf_addr_26_req/17 buf_addr_26_resp/19 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_writeresp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="5"/>
<pin id="100" dir="0" index="2" bw="1" slack="0"/>
<pin id="101" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="d_req/7 buf_addr_27_req/19 buf_addr_27_resp/21 "/>
</bind>
</comp>

<comp id="104" class="1004" name="a_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="8"/>
<pin id="107" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a/10 "/>
</bind>
</comp>

<comp id="109" class="1004" name="b_read_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="8" slack="9"/>
<pin id="112" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b/11 "/>
</bind>
</comp>

<comp id="114" class="1004" name="c_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="10"/>
<pin id="117" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c/12 "/>
</bind>
</comp>

<comp id="120" class="1004" name="d_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="12"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d/14 "/>
</bind>
</comp>

<comp id="125" class="1004" name="StgValue_92_write_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="8" slack="12"/>
<pin id="128" dir="0" index="2" bw="8" slack="0"/>
<pin id="129" dir="0" index="3" bw="1" slack="0"/>
<pin id="130" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_92/14 "/>
</bind>
</comp>

<comp id="135" class="1004" name="StgValue_116_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="14"/>
<pin id="138" dir="0" index="2" bw="8" slack="1"/>
<pin id="139" dir="0" index="3" bw="1" slack="0"/>
<pin id="140" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_116/16 "/>
</bind>
</comp>

<comp id="145" class="1004" name="StgValue_122_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="16"/>
<pin id="148" dir="0" index="2" bw="8" slack="3"/>
<pin id="149" dir="0" index="3" bw="1" slack="0"/>
<pin id="150" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_122/18 "/>
</bind>
</comp>

<comp id="155" class="1004" name="StgValue_129_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="18"/>
<pin id="158" dir="0" index="2" bw="8" slack="5"/>
<pin id="159" dir="0" index="3" bw="1" slack="0"/>
<pin id="160" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_129/20 "/>
</bind>
</comp>

<comp id="164" class="1005" name="i_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="1"/>
<pin id="166" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="5" slack="0"/>
<pin id="178" dir="0" index="2" bw="4" slack="0"/>
<pin id="179" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_s_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_10_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sum_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="0" index="1" bw="5" slack="0"/>
<pin id="194" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="buf_addr_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_2_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sum1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="buf_addr_25_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_25/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_3_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="3" slack="0"/>
<pin id="226" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_3_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sum2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="0" index="1" bw="4" slack="0"/>
<pin id="236" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="buf_addr_26_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_26/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_4_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="3" slack="0"/>
<pin id="247" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_4_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sum3_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="buf_addr_27_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_27/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="i_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="5" slack="0"/>
<pin id="268" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="x_assign_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="2"/>
<pin id="273" dir="0" index="1" bw="8" slack="3"/>
<pin id="274" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_assign/13 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_6_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="1"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="280" class="1004" name="e_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="1"/>
<pin id="283" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="e/14 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_11_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="1"/>
<pin id="288" dir="0" index="2" bw="4" slack="0"/>
<pin id="289" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/14 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_12_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="1"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_12/14 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_2_i_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="6" slack="0"/>
<pin id="300" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_2_i/14 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_4_i_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="0" index="2" bw="8" slack="0"/>
<pin id="307" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_i/14 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/14 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_9_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="4"/>
<pin id="320" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_9/14 "/>
</bind>
</comp>

<comp id="323" class="1004" name="x_assign_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="3"/>
<pin id="325" dir="0" index="1" bw="8" slack="4"/>
<pin id="326" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_assign_1/15 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_13_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="330" dir="0" index="2" bw="4" slack="0"/>
<pin id="331" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/15 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_14_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_14/15 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_2_i1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="6" slack="0"/>
<pin id="344" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_2_i1/15 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_4_i1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="0" index="2" bw="8" slack="0"/>
<pin id="351" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_i1/15 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="1"/>
<pin id="358" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/15 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_5_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="4"/>
<pin id="363" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_5/15 "/>
</bind>
</comp>

<comp id="365" class="1004" name="x_assign_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="1"/>
<pin id="367" dir="0" index="1" bw="8" slack="3"/>
<pin id="368" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_assign_2/15 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_15_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="0"/>
<pin id="372" dir="0" index="2" bw="4" slack="0"/>
<pin id="373" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/15 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_16_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_16/15 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_2_i2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="6" slack="0"/>
<pin id="386" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_2_i2/15 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_4_i2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="0" index="2" bw="8" slack="0"/>
<pin id="393" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_i2/15 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="1"/>
<pin id="400" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp3/15 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_7_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="3"/>
<pin id="405" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_7/15 "/>
</bind>
</comp>

<comp id="407" class="1004" name="x_assign_3_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="1"/>
<pin id="409" dir="0" index="1" bw="8" slack="5"/>
<pin id="410" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_assign_3/15 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_17_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="0"/>
<pin id="414" dir="0" index="2" bw="4" slack="0"/>
<pin id="415" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/15 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_18_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_18/15 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_2_i3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="6" slack="0"/>
<pin id="428" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_2_i3/15 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_4_i3_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="8" slack="0"/>
<pin id="434" dir="0" index="2" bw="8" slack="0"/>
<pin id="435" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_i3/15 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_8_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="0"/>
<pin id="441" dir="0" index="1" bw="8" slack="2"/>
<pin id="442" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_8/15 "/>
</bind>
</comp>

<comp id="444" class="1005" name="buf_offset_read_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_offset_read "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="456" class="1005" name="buf_addr_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="1"/>
<pin id="458" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="463" class="1005" name="buf_addr_25_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="2"/>
<pin id="465" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="buf_addr_25 "/>
</bind>
</comp>

<comp id="470" class="1005" name="buf_addr_26_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="3"/>
<pin id="472" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buf_addr_26 "/>
</bind>
</comp>

<comp id="477" class="1005" name="buf_addr_27_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="5"/>
<pin id="479" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="buf_addr_27 "/>
</bind>
</comp>

<comp id="484" class="1005" name="i_2_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="489" class="1005" name="a_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="3"/>
<pin id="491" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="496" class="1005" name="b_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="2"/>
<pin id="498" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="503" class="1005" name="c_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="1"/>
<pin id="505" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="511" class="1005" name="x_assign_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="1"/>
<pin id="513" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="517" class="1005" name="tmp_6_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="1"/>
<pin id="519" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="523" class="1005" name="d_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="1"/>
<pin id="525" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="529" class="1005" name="e_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="1"/>
<pin id="531" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="e "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_5_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="1"/>
<pin id="537" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="540" class="1005" name="tmp_7_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="3"/>
<pin id="542" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="545" class="1005" name="tmp_8_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="5"/>
<pin id="547" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="36" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="36" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="108"><net_src comp="38" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="50" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="52" pin="0"/><net_sink comp="125" pin=3"/></net>

<net id="133"><net_src comp="54" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="141"><net_src comp="50" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="52" pin="0"/><net_sink comp="135" pin=3"/></net>

<net id="143"><net_src comp="54" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="151"><net_src comp="50" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="52" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="153"><net_src comp="54" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="161"><net_src comp="50" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="52" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="163"><net_src comp="54" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="168" pin="4"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="186"><net_src comp="168" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="168" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="183" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="191" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="187" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="187" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="229" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="0" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="233" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="187" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="30" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="0" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="254" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="32" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="168" pin="4"/><net_sink comp="265" pin=1"/></net>

<net id="279"><net_src comp="271" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="120" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="42" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="292" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="48" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="285" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="297" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="292" pin="2"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="280" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="317" pin="2"/><net_sink comp="125" pin=2"/></net>

<net id="332"><net_src comp="42" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="323" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="44" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="323" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="46" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="48" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="327" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="341" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="335" pin="2"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="347" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="355" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="374"><net_src comp="42" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="365" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="44" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="365" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="46" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="48" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="369" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="383" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="377" pin="2"/><net_sink comp="389" pin=2"/></net>

<net id="401"><net_src comp="389" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="397" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="416"><net_src comp="42" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="407" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="44" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="423"><net_src comp="407" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="46" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="48" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="411" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="425" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="419" pin="2"/><net_sink comp="431" pin=2"/></net>

<net id="443"><net_src comp="431" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="70" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="450"><net_src comp="444" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="451"><net_src comp="444" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="455"><net_src comp="175" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="196" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="462"><net_src comp="456" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="466"><net_src comp="217" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="469"><net_src comp="463" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="473"><net_src comp="238" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="480"><net_src comp="259" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="483"><net_src comp="477" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="487"><net_src comp="265" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="492"><net_src comp="104" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="499"><net_src comp="109" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="502"><net_src comp="496" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="506"><net_src comp="114" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="510"><net_src comp="503" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="514"><net_src comp="271" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="520"><net_src comp="275" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="526"><net_src comp="120" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="532"><net_src comp="280" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="538"><net_src comp="360" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="543"><net_src comp="402" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="548"><net_src comp="439" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="155" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_r | {13 14 15 16 17 18 19 20 21 22 23 24 25 }
 - Input state : 
	Port: aes_mixColumns : buf_r | {3 4 5 6 7 8 9 10 11 12 13 14 }
	Port: aes_mixColumns : buf_offset | {1 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		StgValue_32 : 2
		tmp_s : 1
		tmp_10 : 1
		sum : 2
		buf_addr : 3
		tmp_2 : 2
		tmp_2_cast : 2
		sum1 : 3
		buf_addr_25 : 4
		tmp_3 : 2
		tmp_3_cast : 2
		sum2 : 3
		buf_addr_26 : 4
		tmp_4 : 2
		tmp_4_cast : 2
		sum3 : 3
		buf_addr_27 : 4
		i_2 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		tmp1 : 1
		tmp_9 : 1
		StgValue_92 : 1
	State 15
		tmp2 : 1
		tmp_5 : 1
		tmp3 : 1
		tmp_7 : 1
		tmp_8 : 1
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		empty_9 : 1
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       x_assign_fu_271      |    0    |    15   |
|          |        tmp_6_fu_275        |    0    |    15   |
|          |          e_fu_280          |    0    |    15   |
|          |       tmp_2_i_fu_297       |    0    |    15   |
|          |         tmp1_fu_311        |    0    |    15   |
|          |        tmp_9_fu_317        |    0    |    15   |
|          |      x_assign_1_fu_323     |    0    |    15   |
|          |       tmp_2_i1_fu_341      |    0    |    15   |
|    xor   |         tmp2_fu_355        |    0    |    15   |
|          |        tmp_5_fu_360        |    0    |    15   |
|          |      x_assign_2_fu_365     |    0    |    15   |
|          |       tmp_2_i2_fu_383      |    0    |    15   |
|          |         tmp3_fu_397        |    0    |    15   |
|          |        tmp_7_fu_402        |    0    |    15   |
|          |      x_assign_3_fu_407     |    0    |    15   |
|          |       tmp_2_i3_fu_425      |    0    |    15   |
|          |        tmp_8_fu_439        |    0    |    15   |
|----------|----------------------------|---------|---------|
|          |         sum_fu_191         |    0    |    39   |
|          |         sum1_fu_212        |    0    |    39   |
|    add   |         sum2_fu_233        |    0    |    39   |
|          |         sum3_fu_254        |    0    |    39   |
|          |         i_2_fu_265         |    0    |    15   |
|----------|----------------------------|---------|---------|
|          |       tmp_4_i_fu_303       |    0    |    8    |
|  select  |       tmp_4_i1_fu_347      |    0    |    8    |
|          |       tmp_4_i2_fu_389      |    0    |    8    |
|          |       tmp_4_i3_fu_431      |    0    |    8    |
|----------|----------------------------|---------|---------|
|          | buf_offset_read_read_fu_70 |    0    |    0    |
|          |        a_read_fu_104       |    0    |    0    |
|   read   |        b_read_fu_109       |    0    |    0    |
|          |        c_read_fu_114       |    0    |    0    |
|          |        d_read_fu_120       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     grp_writeresp_fu_76    |    0    |    0    |
| writeresp|     grp_writeresp_fu_83    |    0    |    0    |
|          |     grp_writeresp_fu_90    |    0    |    0    |
|          |     grp_writeresp_fu_97    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |  StgValue_92_write_fu_125  |    0    |    0    |
|   write  |  StgValue_116_write_fu_135 |    0    |    0    |
|          |  StgValue_122_write_fu_145 |    0    |    0    |
|          |  StgValue_129_write_fu_155 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_175         |    0    |    0    |
|          |        tmp_11_fu_285       |    0    |    0    |
| bitselect|        tmp_13_fu_327       |    0    |    0    |
|          |        tmp_15_fu_369       |    0    |    0    |
|          |        tmp_17_fu_411       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_s_fu_183        |    0    |    0    |
|   zext   |      tmp_2_cast_fu_208     |    0    |    0    |
|          |      tmp_3_cast_fu_229     |    0    |    0    |
|          |      tmp_4_cast_fu_250     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        tmp_10_fu_187       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_2_fu_202        |    0    |    0    |
|    or    |        tmp_3_fu_223        |    0    |    0    |
|          |        tmp_4_fu_244        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_12_fu_292       |    0    |    0    |
|    shl   |        tmp_14_fu_335       |    0    |    0    |
|          |        tmp_16_fu_377       |    0    |    0    |
|          |        tmp_18_fu_419       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   458   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       a_reg_489       |    8   |
|       b_reg_496       |    8   |
|  buf_addr_25_reg_463  |    8   |
|  buf_addr_26_reg_470  |    8   |
|  buf_addr_27_reg_477  |    8   |
|    buf_addr_reg_456   |    8   |
|buf_offset_read_reg_444|   32   |
|       c_reg_503       |    8   |
|       d_reg_523       |    8   |
|       e_reg_529       |    8   |
|      i_2_reg_484      |    5   |
|       i_reg_164       |    5   |
|     tmp_5_reg_535     |    8   |
|     tmp_6_reg_517     |    8   |
|     tmp_7_reg_540     |    8   |
|     tmp_8_reg_545     |    8   |
|      tmp_reg_452      |    1   |
|    x_assign_reg_511   |    8   |
+-----------------------+--------+
|         Total         |   155  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  |
|---------------------|------|------|------|--------||---------|
| grp_writeresp_fu_76 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_83 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_90 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_97 |  p0  |   3  |   1  |    3   |
|---------------------|------|------|------|--------||---------|
|        Total        |      |      |      |   12   ||  7.259  |
|---------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   458  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |    -   |
|  Register |    -   |   155  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   155  |   458  |
+-----------+--------+--------+--------+
