<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: ae350_cpu_subsystem_proc_1_data_gen</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_ae350_cpu_subsystem_proc_1_data_gen'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_ae350_cpu_subsystem_proc_1_data_gen')">ae350_cpu_subsystem_proc_1_data_gen</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 38.03</td>
<td class="s6 cl rt"><a href="mod1761.html#Line" > 65.22</a></td>
<td class="s5 cl rt"><a href="mod1761.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1761.html#Toggle" >  3.57</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1761.html#Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem_proc_1_stp.sv')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem_proc_1_stp.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1761.html#inst_tag_94877"  onclick="showContent('inst_tag_94877')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_data_gen</a></td>
<td class="s3 cl rt"> 38.03</td>
<td class="s6 cl rt"><a href="mod1761.html#Line" > 65.22</a></td>
<td class="s5 cl rt"><a href="mod1761.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1761.html#Toggle" >  3.57</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1761.html#Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_ae350_cpu_subsystem_proc_1_data_gen'>
<hr>
<a name="inst_tag_94877"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_94877" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_data_gen</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 38.03</td>
<td class="s6 cl rt"><a href="mod1761.html#Line" > 65.22</a></td>
<td class="s5 cl rt"><a href="mod1761.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1761.html#Toggle" >  3.57</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1761.html#Branch" > 33.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.19</td>
<td class="s5 cl rt"> 54.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.74</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.08</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1441.html#inst_tag_79229" >vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1298.html#inst_tag_77032" id="tag_urg_inst_77032">U_ae350_cpu_subsystem_proc_1_addr_scrambler</a></td>
<td class="s2 cl rt"> 21.48</td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3097.html#inst_tag_235308" id="tag_urg_inst_235308">U_ae350_cpu_subsystem_proc_1_pattern_gen_0</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3097.html#inst_tag_235309" id="tag_urg_inst_235309">U_ae350_cpu_subsystem_proc_1_pattern_gen_1</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3097.html#inst_tag_235310" id="tag_urg_inst_235310">U_ae350_cpu_subsystem_proc_1_pattern_gen_2</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3097.html#inst_tag_235311" id="tag_urg_inst_235311">U_ae350_cpu_subsystem_proc_1_pattern_gen_3</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3097.html#inst_tag_235312" id="tag_urg_inst_235312">U_ae350_cpu_subsystem_proc_1_pattern_gen_4</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_ae350_cpu_subsystem_proc_1_data_gen'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1761.html" >ae350_cpu_subsystem_proc_1_data_gen</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>46</td><td>30</td><td>65.22</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>3223</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>3233</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>3243</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>3253</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>3263</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3283</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3294</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3305</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3316</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3327</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>3333</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3340</td><td>13</td><td>13</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
3222                                begin
3223       1/1                          case (str_descr.pattern_type[2:0])
3224       <font color = "red">0/1     ==>                      3'b001: pattern_sel_0 = pattern_list_0[1];   // Checkerboard</font>
3225       <font color = "red">0/1     ==>                      3'b010: pattern_sel_0 = pattern_list_0[2];   // Logical 01</font>
3226       <font color = "red">0/1     ==>                      3'b011: pattern_sel_0 = pattern_list_0[3];   // Bit-Line Checkerboard</font>
3227       1/1                              default: pattern_sel_0 = pattern_list_0[0]; // Solid
3228                                    endcase
3229                                end
3230                    
3231                        always_comb
3232                                begin
3233       1/1                          case (str_descr.pattern_type[2:0])
3234       <font color = "red">0/1     ==>                      3'b001: pattern_sel_1 = pattern_list_1[1];   // Checkerboard</font>
3235       <font color = "red">0/1     ==>                      3'b010: pattern_sel_1 = pattern_list_1[2];   // Logical 01</font>
3236       <font color = "red">0/1     ==>                      3'b011: pattern_sel_1 = pattern_list_1[3];   // Bit-Line Checkerboard</font>
3237       1/1                              default: pattern_sel_1 = pattern_list_1[0]; // Solid
3238                                    endcase
3239                                end
3240                    
3241                        always_comb
3242                                begin
3243       1/1                          case (str_descr.pattern_type[2:0])
3244       <font color = "red">0/1     ==>                      3'b001: pattern_sel_2 = pattern_list_2[1];   // Checkerboard</font>
3245       <font color = "red">0/1     ==>                      3'b010: pattern_sel_2 = pattern_list_2[2];   // Logical 01</font>
3246       <font color = "red">0/1     ==>                      3'b011: pattern_sel_2 = pattern_list_2[3];   // Bit-Line Checkerboard</font>
3247       1/1                              default: pattern_sel_2 = pattern_list_2[0]; // Solid
3248                                    endcase
3249                                end
3250                    
3251                        always_comb
3252                                begin
3253       1/1                          case (str_descr.pattern_type[2:0])
3254       <font color = "red">0/1     ==>                      3'b001: pattern_sel_3 = pattern_list_3[1];   // Checkerboard</font>
3255       <font color = "red">0/1     ==>                      3'b010: pattern_sel_3 = pattern_list_3[2];   // Logical 01</font>
3256       <font color = "red">0/1     ==>                      3'b011: pattern_sel_3 = pattern_list_3[3];   // Bit-Line Checkerboard</font>
3257       1/1                              default: pattern_sel_3 = pattern_list_3[0]; // Solid
3258                                    endcase
3259                                end
3260                    
3261                        always_comb
3262                                begin
3263       1/1                          case (str_descr.pattern_type[2:0])
3264       <font color = "red">0/1     ==>                      3'b001: pattern_sel_4 = pattern_list_4[1];   // Checkerboard</font>
3265       <font color = "red">0/1     ==>                      3'b010: pattern_sel_4 = pattern_list_4[2];   // Logical 01</font>
3266       <font color = "red">0/1     ==>                      3'b011: pattern_sel_4 = pattern_list_4[3];   // Bit-Line Checkerboard</font>
3267       1/1                              default: pattern_sel_4 = pattern_list_4[0]; // Solid
3268                                    endcase
3269                                end
3270                    
3271                        assign serin_data_so = serin_data_r[1];
3272                    
3273                        ae350_cpu_subsystem_proc_1_addr_scrambler U_ae350_cpu_subsystem_proc_1_addr_scrambler ( .* ); 
3274                        ae350_cpu_subsystem_proc_1_pattern_gen #(.WR_ADDR_SIZE (10)) U_ae350_cpu_subsystem_proc_1_pattern_gen_0 (
3275                            .pattern_descr (pattern_sel_0),
3276                            .t_addr (t_addr_0),
3277                            .row_lsb_inv (row_lsb_inv), 
3278                            .col_lsb_inv (1'b0),
3279                            .pattern_data (pattern_data_0)
3280                        );
3281                    
3282                        always_comb
3283       1/1                  t_data_0_nxt = serin_upd ? serin_data_r : (pattern_inv ? ~pattern_data_0 : pattern_data_0);
3284                            
3285                        ae350_cpu_subsystem_proc_1_pattern_gen #(.WR_ADDR_SIZE (7)) U_ae350_cpu_subsystem_proc_1_pattern_gen_1 (
3286                            .pattern_descr (pattern_sel_1),
3287                            .t_addr (t_addr_1),
3288                            .row_lsb_inv (row_lsb_inv), 
3289                            .col_lsb_inv (1'b0),
3290                            .pattern_data (pattern_data_1)
3291                        );
3292                    
3293                        always_comb
3294       1/1                  t_data_1_nxt = serin_upd ? serin_data_r : (pattern_inv ? ~pattern_data_1 : pattern_data_1);
3295                            
3296                        ae350_cpu_subsystem_proc_1_pattern_gen #(.WR_ADDR_SIZE (11)) U_ae350_cpu_subsystem_proc_1_pattern_gen_2 (
3297                            .pattern_descr (pattern_sel_2),
3298                            .t_addr (t_addr_2),
3299                            .row_lsb_inv (row_lsb_inv), 
3300                            .col_lsb_inv (1'b0),
3301                            .pattern_data (pattern_data_2)
3302                        );
3303                    
3304                        always_comb
3305       1/1                  t_data_2_nxt = serin_upd ? serin_data_r : (pattern_inv ? ~pattern_data_2 : pattern_data_2);
3306                            
3307                        ae350_cpu_subsystem_proc_1_pattern_gen #(.WR_ADDR_SIZE (13)) U_ae350_cpu_subsystem_proc_1_pattern_gen_3 (
3308                            .pattern_descr (pattern_sel_3),
3309                            .t_addr (t_addr_3),
3310                            .row_lsb_inv (row_lsb_inv), 
3311                            .col_lsb_inv (1'b0),
3312                            .pattern_data (pattern_data_3)
3313                        );
3314                    
3315                        always_comb
3316       1/1                  t_data_3_nxt = serin_upd ? serin_data_r : (pattern_inv ? ~pattern_data_3 : pattern_data_3);
3317                            
3318                        ae350_cpu_subsystem_proc_1_pattern_gen #(.WR_ADDR_SIZE (7)) U_ae350_cpu_subsystem_proc_1_pattern_gen_4 (
3319                            .pattern_descr (pattern_sel_4),
3320                            .t_addr (t_addr_4),
3321                            .row_lsb_inv (row_lsb_inv), 
3322                            .col_lsb_inv (1'b0),
3323                            .pattern_data (pattern_data_4)
3324                        );
3325                    
3326                        always_comb
3327       1/1                  t_data_4_nxt = serin_upd ? serin_data_r : (pattern_inv ? ~pattern_data_4 : pattern_data_4);
3328                            
3329                    
3330                        // :: Serial Access Test Data Register
3331                    
3332                        always_comb begin
3333       1/1                  if (serin_se)
3334       <font color = "red">0/1     ==>              serin_data_nxt = {serin_data_r[0], serin_si};</font>
3335                            else
3336       1/1                      serin_data_nxt = serin_data_r;
3337                        end
3338                    
3339                        always_ff @(posedge tclk_sms or negedge rst_sms) begin
3340       1/1                  if (!rst_sms) begin
3341       1/1              	    t_data_0     &lt;=  2'b00;
3342       1/1              	    t_data_1     &lt;=  2'b00;
3343       1/1              	    t_data_2     &lt;=  2'b00;
3344       1/1              	    t_data_3     &lt;=  2'b00;
3345       1/1              	    t_data_4     &lt;=  2'b00;
3346       1/1                      serin_data_r &lt;=  2'b00;
3347                            end
3348                        	else begin
3349       1/1              	    t_data_0     &lt;=  t_data_0_nxt;
3350       1/1              	    t_data_1     &lt;=  t_data_1_nxt;
3351       1/1              	    t_data_2     &lt;=  t_data_2_nxt;
3352       1/1              	    t_data_3     &lt;=  t_data_3_nxt;
3353       1/1              	    t_data_4     &lt;=  t_data_4_nxt;
3354       1/1                      serin_data_r &lt;=  serin_data_nxt;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1761.html" >ae350_cpu_subsystem_proc_1_data_gen</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>20</td><td>10</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>20</td><td>10</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3283
 EXPRESSION (serin_upd ? serin_data_r : (pattern_inv ? ((~pattern_data_0)) : pattern_data_0))
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3283
 SUB-EXPRESSION (pattern_inv ? ((~pattern_data_0)) : pattern_data_0)
                 -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3294
 EXPRESSION (serin_upd ? serin_data_r : (pattern_inv ? ((~pattern_data_1)) : pattern_data_1))
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3294
 SUB-EXPRESSION (pattern_inv ? ((~pattern_data_1)) : pattern_data_1)
                 -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3305
 EXPRESSION (serin_upd ? serin_data_r : (pattern_inv ? ((~pattern_data_2)) : pattern_data_2))
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3305
 SUB-EXPRESSION (pattern_inv ? ((~pattern_data_2)) : pattern_data_2)
                 -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3316
 EXPRESSION (serin_upd ? serin_data_r : (pattern_inv ? ((~pattern_data_3)) : pattern_data_3))
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3316
 SUB-EXPRESSION (pattern_inv ? ((~pattern_data_3)) : pattern_data_3)
                 -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3327
 EXPRESSION (serin_upd ? serin_data_r : (pattern_inv ? ((~pattern_data_4)) : pattern_data_4))
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3327
 SUB-EXPRESSION (pattern_inv ? ((~pattern_data_4)) : pattern_data_4)
                 -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1761.html" >ae350_cpu_subsystem_proc_1_data_gen</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">2</td>
<td class="rt">8.33  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">112</td>
<td class="rt">4</td>
<td class="rt">3.57  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">56</td>
<td class="rt">2</td>
<td class="rt">3.57  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">56</td>
<td class="rt">2</td>
<td class="rt">3.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">2</td>
<td class="rt">8.33  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">112</td>
<td class="rt">4</td>
<td class="rt">3.57  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">56</td>
<td class="rt">2</td>
<td class="rt">3.57  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">56</td>
<td class="rt">2</td>
<td class="rt">3.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.num_of_acts[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.addr_dir</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.addr_type[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.addr_mode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.incr_step</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.pattern_type[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.port_type</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.goto_flag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_type[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_mode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_bp[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pattern_inv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>row_lsb_inv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>serin_se</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>serin_si</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>serin_upd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>serin_data_so</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_data_0[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_data_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_data_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_data_3[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_data_4[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1761.html" >ae350_cpu_subsystem_proc_1_data_gen</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">39</td>
<td class="rt">13</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">3223</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">3233</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">3243</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">3253</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">3263</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">3283</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">3294</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">3305</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">3316</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">3327</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">3333</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3340</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3223                       case (str_descr.pattern_type[2:0])
                           <font color = "red">-1-</font>  
3224                           3'b001: pattern_sel_0 = pattern_list_0[1];   // Checkerboard
           <font color = "red">                    ==></font>
3225                           3'b010: pattern_sel_0 = pattern_list_0[2];   // Logical 01
           <font color = "red">                    ==></font>
3226                           3'b011: pattern_sel_0 = pattern_list_0[3];   // Bit-Line Checkerboard
           <font color = "red">                    ==></font>
3227                           default: pattern_sel_0 = pattern_list_0[0]; // Solid
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3233                       case (str_descr.pattern_type[2:0])
                           <font color = "red">-1-</font>  
3234                           3'b001: pattern_sel_1 = pattern_list_1[1];   // Checkerboard
           <font color = "red">                    ==></font>
3235                           3'b010: pattern_sel_1 = pattern_list_1[2];   // Logical 01
           <font color = "red">                    ==></font>
3236                           3'b011: pattern_sel_1 = pattern_list_1[3];   // Bit-Line Checkerboard
           <font color = "red">                    ==></font>
3237                           default: pattern_sel_1 = pattern_list_1[0]; // Solid
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3243                       case (str_descr.pattern_type[2:0])
                           <font color = "red">-1-</font>  
3244                           3'b001: pattern_sel_2 = pattern_list_2[1];   // Checkerboard
           <font color = "red">                    ==></font>
3245                           3'b010: pattern_sel_2 = pattern_list_2[2];   // Logical 01
           <font color = "red">                    ==></font>
3246                           3'b011: pattern_sel_2 = pattern_list_2[3];   // Bit-Line Checkerboard
           <font color = "red">                    ==></font>
3247                           default: pattern_sel_2 = pattern_list_2[0]; // Solid
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3253                       case (str_descr.pattern_type[2:0])
                           <font color = "red">-1-</font>  
3254                           3'b001: pattern_sel_3 = pattern_list_3[1];   // Checkerboard
           <font color = "red">                    ==></font>
3255                           3'b010: pattern_sel_3 = pattern_list_3[2];   // Logical 01
           <font color = "red">                    ==></font>
3256                           3'b011: pattern_sel_3 = pattern_list_3[3];   // Bit-Line Checkerboard
           <font color = "red">                    ==></font>
3257                           default: pattern_sel_3 = pattern_list_3[0]; // Solid
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3263                       case (str_descr.pattern_type[2:0])
                           <font color = "red">-1-</font>  
3264                           3'b001: pattern_sel_4 = pattern_list_4[1];   // Checkerboard
           <font color = "red">                    ==></font>
3265                           3'b010: pattern_sel_4 = pattern_list_4[2];   // Logical 01
           <font color = "red">                    ==></font>
3266                           3'b011: pattern_sel_4 = pattern_list_4[3];   // Bit-Line Checkerboard
           <font color = "red">                    ==></font>
3267                           default: pattern_sel_4 = pattern_list_4[0]; // Solid
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3283               t_data_0_nxt = serin_upd ? serin_data_r : (pattern_inv ? ~pattern_data_0 : pattern_data_0);
                                            <font color = "red">-1-</font>                           <font color = "red">-2-</font>   
                                            <font color = "red">==></font>                           <font color = "red">==></font>   
                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3294               t_data_1_nxt = serin_upd ? serin_data_r : (pattern_inv ? ~pattern_data_1 : pattern_data_1);
                                            <font color = "red">-1-</font>                           <font color = "red">-2-</font>   
                                            <font color = "red">==></font>                           <font color = "red">==></font>   
                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3305               t_data_2_nxt = serin_upd ? serin_data_r : (pattern_inv ? ~pattern_data_2 : pattern_data_2);
                                            <font color = "red">-1-</font>                           <font color = "red">-2-</font>   
                                            <font color = "red">==></font>                           <font color = "red">==></font>   
                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3316               t_data_3_nxt = serin_upd ? serin_data_r : (pattern_inv ? ~pattern_data_3 : pattern_data_3);
                                            <font color = "red">-1-</font>                           <font color = "red">-2-</font>   
                                            <font color = "red">==></font>                           <font color = "red">==></font>   
                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3327               t_data_4_nxt = serin_upd ? serin_data_r : (pattern_inv ? ~pattern_data_4 : pattern_data_4);
                                            <font color = "red">-1-</font>                           <font color = "red">-2-</font>   
                                            <font color = "red">==></font>                           <font color = "red">==></font>   
                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3333               if (serin_se)
                   <font color = "red">-1-</font>  
3334                   serin_data_nxt = {serin_data_r[0], serin_si};
           <font color = "red">            ==></font>
3335               else
3336                   serin_data_nxt = serin_data_r;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3340               if (!rst_sms) begin
                   <font color = "green">-1-</font>  
3341           	    t_data_0     <=  2'b00;
           <font color = "green">    	    ==></font>
3342           	    t_data_1     <=  2'b00;
3343           	    t_data_2     <=  2'b00;
3344           	    t_data_3     <=  2'b00;
3345           	    t_data_4     <=  2'b00;
3346                   serin_data_r <=  2'b00;
3347               end
3348           	else begin
3349           	    t_data_0     <=  t_data_0_nxt;
           <font color = "green">    	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_94877">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_ae350_cpu_subsystem_proc_1_data_gen">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
