// Seed: 1876657898
module module_0 #(
    parameter id_3 = 32'd14,
    parameter id_4 = 32'd85,
    parameter id_6 = 32'd97
) (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic _id_3;
  ;
  logic _id_4;
  assign module_1.id_5 = 0;
  logic id_5;
  ;
  supply1 _id_6, id_7;
  logic [7:0] id_8[id_3 : 1];
  assign id_7 = -1'b0;
  always @(posedge !id_1) begin : LABEL_0
    id_5 <= id_3;
  end
  logic [7:0] id_9;
  assign id_8[id_6] = ~id_9[1 : id_4];
  logic id_10;
endmodule
module module_1 #(
    parameter id_3 = 32'd22
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  input wire _id_3;
  input wire id_2;
  inout tri id_1;
  uwire id_5 = id_3;
  logic id_6;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign id_5 = -1;
  assign id_1 = 1;
  assign id_5 = 1;
  logic id_7[id_3 : -1  ==  1 'h0];
  ;
endmodule
