Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr  2 10:00:46 2019
| Host         : HP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : xa7a35t-cpg236
| Speed File   : -1I  PRODUCTION 1.16 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk10hz/s_clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.260        0.000                      0                  147        0.247        0.000                      0                  147        4.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.260        0.000                      0                  147        0.247        0.000                      0                  147        4.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 logica_i/s_lr_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logica_i/player_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 1.185ns (25.231%)  route 3.512ns (74.769%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.141    logica_i/clk_IBUF_BUFG
    SLICE_X63Y26         FDPE                                         r  logica_i/s_lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  logica_i/s_lr_reg/Q
                         net (fo=19, routed)          1.185     6.783    registrador_i/lr
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.907 f  registrador_i/s_cnt1[3]_i_9/O
                         net (fo=2, routed)           1.056     7.963    registrador_i/s_cnt1[3]_i_9_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.087 r  registrador_i/s_enable_i_2/O
                         net (fo=3, routed)           0.822     8.909    registrador_i/s_enable_i_2_n_0
    SLICE_X63Y26         LUT4 (Prop_lut4_I1_O)        0.154     9.063 r  registrador_i/player_i_2/O
                         net (fo=1, routed)           0.448     9.511    registrador_i/player_i_2_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I3_O)        0.327     9.838 r  registrador_i/player_i_1/O
                         net (fo=1, routed)           0.000     9.838    logica_i/player_reg_0
    SLICE_X61Y26         FDCE                                         r  logica_i/player_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.503    14.844    logica_i/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  logica_i/player_reg/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y26         FDCE (Setup_fdce_C_D)        0.029    15.098    logica_i/player_reg
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 clk10hz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk10hz/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.828ns (19.487%)  route 3.421ns (80.513%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.141    clk10hz/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  clk10hz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  clk10hz/count_reg[19]/Q
                         net (fo=2, routed)           0.860     6.457    clk10hz/count[19]
    SLICE_X59Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  clk10hz/count[31]_i_7/O
                         net (fo=1, routed)           0.634     7.215    clk10hz/count[31]_i_7_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.339 f  clk10hz/count[31]_i_3/O
                         net (fo=3, routed)           0.736     8.075    clk10hz/count[31]_i_3_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I0_O)        0.124     8.199 r  clk10hz/count[31]_i_1/O
                         net (fo=31, routed)          1.192     9.390    clk10hz/count[31]_i_1_n_0
    SLICE_X58Y30         FDRE                                         r  clk10hz/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.507    14.848    clk10hz/clk_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  clk10hz/count_reg[29]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y30         FDRE (Setup_fdre_C_R)       -0.429    14.658    clk10hz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 clk10hz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk10hz/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.828ns (19.487%)  route 3.421ns (80.513%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.141    clk10hz/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  clk10hz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  clk10hz/count_reg[19]/Q
                         net (fo=2, routed)           0.860     6.457    clk10hz/count[19]
    SLICE_X59Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  clk10hz/count[31]_i_7/O
                         net (fo=1, routed)           0.634     7.215    clk10hz/count[31]_i_7_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.339 f  clk10hz/count[31]_i_3/O
                         net (fo=3, routed)           0.736     8.075    clk10hz/count[31]_i_3_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I0_O)        0.124     8.199 r  clk10hz/count[31]_i_1/O
                         net (fo=31, routed)          1.192     9.390    clk10hz/count[31]_i_1_n_0
    SLICE_X58Y30         FDRE                                         r  clk10hz/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.507    14.848    clk10hz/clk_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  clk10hz/count_reg[30]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y30         FDRE (Setup_fdre_C_R)       -0.429    14.658    clk10hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 clk10hz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk10hz/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.828ns (19.487%)  route 3.421ns (80.513%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.141    clk10hz/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  clk10hz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  clk10hz/count_reg[19]/Q
                         net (fo=2, routed)           0.860     6.457    clk10hz/count[19]
    SLICE_X59Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  clk10hz/count[31]_i_7/O
                         net (fo=1, routed)           0.634     7.215    clk10hz/count[31]_i_7_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.339 f  clk10hz/count[31]_i_3/O
                         net (fo=3, routed)           0.736     8.075    clk10hz/count[31]_i_3_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I0_O)        0.124     8.199 r  clk10hz/count[31]_i_1/O
                         net (fo=31, routed)          1.192     9.390    clk10hz/count[31]_i_1_n_0
    SLICE_X58Y30         FDRE                                         r  clk10hz/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.507    14.848    clk10hz/clk_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  clk10hz/count_reg[31]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y30         FDRE (Setup_fdre_C_R)       -0.429    14.658    clk10hz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 logica_i/s_cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logica_i/s_cnt0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.963ns (21.931%)  route 3.428ns (78.069%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.617     5.138    logica_i/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  logica_i/s_cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     5.557 r  logica_i/s_cnt1_reg[3]/Q
                         net (fo=10, routed)          1.065     6.623    logica_i/s_count1[3]
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.296     6.919 r  logica_i/s_cnt1[3]_i_11/O
                         net (fo=1, routed)           0.149     7.068    logica_i/s_cnt1[3]_i_11_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.192 f  logica_i/s_cnt1[3]_i_5/O
                         net (fo=14, routed)          1.422     8.613    registrador_i/player_reg_0
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.737 r  registrador_i/s_cnt0[3]_i_1/O
                         net (fo=5, routed)           0.792     9.529    logica_i/s_cnt0_reg[0]_0[0]
    SLICE_X63Y24         FDCE                                         r  logica_i/s_cnt0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.502    14.843    logica_i/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  logica_i/s_cnt0_reg[0]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.863    logica_i/s_cnt0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 logica_i/s_cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logica_i/s_cnt0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.963ns (21.931%)  route 3.428ns (78.069%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.617     5.138    logica_i/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  logica_i/s_cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     5.557 r  logica_i/s_cnt1_reg[3]/Q
                         net (fo=10, routed)          1.065     6.623    logica_i/s_count1[3]
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.296     6.919 r  logica_i/s_cnt1[3]_i_11/O
                         net (fo=1, routed)           0.149     7.068    logica_i/s_cnt1[3]_i_11_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.192 f  logica_i/s_cnt1[3]_i_5/O
                         net (fo=14, routed)          1.422     8.613    registrador_i/player_reg_0
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.737 r  registrador_i/s_cnt0[3]_i_1/O
                         net (fo=5, routed)           0.792     9.529    logica_i/s_cnt0_reg[0]_0[0]
    SLICE_X63Y24         FDCE                                         r  logica_i/s_cnt0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.502    14.843    logica_i/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  logica_i/s_cnt0_reg[1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.863    logica_i/s_cnt0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 logica_i/s_cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logica_i/s_cnt0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.963ns (21.931%)  route 3.428ns (78.069%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.617     5.138    logica_i/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  logica_i/s_cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     5.557 r  logica_i/s_cnt1_reg[3]/Q
                         net (fo=10, routed)          1.065     6.623    logica_i/s_count1[3]
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.296     6.919 r  logica_i/s_cnt1[3]_i_11/O
                         net (fo=1, routed)           0.149     7.068    logica_i/s_cnt1[3]_i_11_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.192 f  logica_i/s_cnt1[3]_i_5/O
                         net (fo=14, routed)          1.422     8.613    registrador_i/player_reg_0
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.737 r  registrador_i/s_cnt0[3]_i_1/O
                         net (fo=5, routed)           0.792     9.529    logica_i/s_cnt0_reg[0]_0[0]
    SLICE_X63Y24         FDCE                                         r  logica_i/s_cnt0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.502    14.843    logica_i/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  logica_i/s_cnt0_reg[2]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.863    logica_i/s_cnt0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 logica_i/s_cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logica_i/s_cnt0_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.963ns (21.931%)  route 3.428ns (78.069%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.617     5.138    logica_i/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  logica_i/s_cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     5.557 r  logica_i/s_cnt1_reg[3]/Q
                         net (fo=10, routed)          1.065     6.623    logica_i/s_count1[3]
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.296     6.919 r  logica_i/s_cnt1[3]_i_11/O
                         net (fo=1, routed)           0.149     7.068    logica_i/s_cnt1[3]_i_11_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.192 f  logica_i/s_cnt1[3]_i_5/O
                         net (fo=14, routed)          1.422     8.613    registrador_i/player_reg_0
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.737 r  registrador_i/s_cnt0[3]_i_1/O
                         net (fo=5, routed)           0.792     9.529    logica_i/s_cnt0_reg[0]_0[0]
    SLICE_X63Y24         FDCE                                         r  logica_i/s_cnt0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.502    14.843    logica_i/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  logica_i/s_cnt0_reg[3]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.863    logica_i/s_cnt0_reg[3]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 clk10hz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk10hz/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.828ns (20.143%)  route 3.283ns (79.857%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.141    clk10hz/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  clk10hz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  clk10hz/count_reg[19]/Q
                         net (fo=2, routed)           0.860     6.457    clk10hz/count[19]
    SLICE_X59Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  clk10hz/count[31]_i_7/O
                         net (fo=1, routed)           0.634     7.215    clk10hz/count[31]_i_7_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.339 f  clk10hz/count[31]_i_3/O
                         net (fo=3, routed)           0.736     8.075    clk10hz/count[31]_i_3_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I0_O)        0.124     8.199 r  clk10hz/count[31]_i_1/O
                         net (fo=31, routed)          1.053     9.252    clk10hz/count[31]_i_1_n_0
    SLICE_X58Y29         FDRE                                         r  clk10hz/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.507    14.848    clk10hz/clk_IBUF_BUFG
    SLICE_X58Y29         FDRE                                         r  clk10hz/count_reg[25]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y29         FDRE (Setup_fdre_C_R)       -0.429    14.658    clk10hz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 clk10hz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk10hz/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.828ns (20.143%)  route 3.283ns (79.857%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.620     5.141    clk10hz/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  clk10hz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  clk10hz/count_reg[19]/Q
                         net (fo=2, routed)           0.860     6.457    clk10hz/count[19]
    SLICE_X59Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  clk10hz/count[31]_i_7/O
                         net (fo=1, routed)           0.634     7.215    clk10hz/count[31]_i_7_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.339 f  clk10hz/count[31]_i_3/O
                         net (fo=3, routed)           0.736     8.075    clk10hz/count[31]_i_3_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I0_O)        0.124     8.199 r  clk10hz/count[31]_i_1/O
                         net (fo=31, routed)          1.053     9.252    clk10hz/count[31]_i_1_n_0
    SLICE_X58Y29         FDRE                                         r  clk10hz/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.507    14.848    clk10hz/clk_IBUF_BUFG
    SLICE_X58Y29         FDRE                                         r  clk10hz/count_reg[26]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y29         FDRE (Setup_fdre_C_R)       -0.429    14.658    clk10hz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 logica_i/s_cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logica_i/s_cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.581     1.464    logica_i/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  logica_i/s_cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  logica_i/s_cnt1_reg[0]/Q
                         net (fo=7, routed)           0.170     1.775    logica_i/s_count1[0]
    SLICE_X61Y24         LUT5 (Prop_lut5_I3_O)        0.043     1.818 r  logica_i/s_cnt1[3]_i_2/O
                         net (fo=1, routed)           0.000     1.818    logica_i/p_0_in__0[3]
    SLICE_X61Y24         FDCE                                         r  logica_i/s_cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.848     1.975    logica_i/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  logica_i/s_cnt1_reg[3]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y24         FDCE (Hold_fdce_C_D)         0.107     1.571    logica_i/s_cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk10hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk10hz/s_clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.353%)  route 0.199ns (51.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.581     1.464    clk10hz/clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  clk10hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  clk10hz/count_reg[0]/Q
                         net (fo=4, routed)           0.199     1.804    clk10hz/count[0]
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.045     1.849 r  clk10hz/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.849    clk10hz/s_clk_out_i_1_n_0
    SLICE_X59Y25         FDCE                                         r  clk10hz/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.848     1.975    clk10hz/clk_IBUF_BUFG
    SLICE_X59Y25         FDCE                                         r  clk10hz/s_clk_out_reg/C
                         clock pessimism             -0.478     1.497    
    SLICE_X59Y25         FDCE (Hold_fdce_C_D)         0.091     1.588    clk10hz/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 logica_i/player_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logica_i/player_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.582     1.465    logica_i/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  logica_i/player_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  logica_i/player_reg/Q
                         net (fo=3, routed)           0.167     1.773    registrador_i/player
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  registrador_i/player_i_1/O
                         net (fo=1, routed)           0.000     1.818    logica_i/player_reg_0
    SLICE_X61Y26         FDCE                                         r  logica_i/player_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.849     1.976    logica_i/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  logica_i/player_reg/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y26         FDCE (Hold_fdce_C_D)         0.091     1.556    logica_i/player_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 logica_i/s_cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logica_i/s_cnt1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.581     1.464    logica_i/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  logica_i/s_cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  logica_i/s_cnt1_reg[0]/Q
                         net (fo=7, routed)           0.170     1.775    logica_i/s_count1[0]
    SLICE_X61Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.820 r  logica_i/s_cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    logica_i/p_0_in__0[2]
    SLICE_X61Y24         FDCE                                         r  logica_i/s_cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.848     1.975    logica_i/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  logica_i/s_cnt1_reg[2]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y24         FDCE (Hold_fdce_C_D)         0.092     1.556    logica_i/s_cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 logica_i/s_cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            logica_i/s_cnt0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.045%)  route 0.218ns (53.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.581     1.464    logica_i/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  logica_i/s_cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  logica_i/s_cnt1_reg[0]/Q
                         net (fo=7, routed)           0.218     1.823    logica_i/s_count1[0]
    SLICE_X63Y24         LUT5 (Prop_lut5_I3_O)        0.045     1.868 r  logica_i/s_cnt0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    logica_i/s_cnt0[0]_i_1_n_0
    SLICE_X63Y24         FDCE                                         r  logica_i/s_cnt0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.850     1.977    logica_i/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  logica_i/s_cnt0_reg[0]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.104     1.603    logica_i/s_cnt0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk10hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk10hz/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.581     1.464    clk10hz/clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  clk10hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  clk10hz/count_reg[0]/Q
                         net (fo=4, routed)           0.180     1.786    clk10hz/count[0]
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.831 r  clk10hz/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    clk10hz/count[0]_i_1_n_0
    SLICE_X59Y24         FDRE                                         r  clk10hz/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.848     1.975    clk10hz/clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  clk10hz/count_reg[0]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y24         FDRE (Hold_fdre_C_D)         0.091     1.555    clk10hz/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk10hz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk10hz/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.584     1.467    clk10hz/clk_IBUF_BUFG
    SLICE_X58Y28         FDRE                                         r  clk10hz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  clk10hz/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.741    clk10hz/count[23]
    SLICE_X58Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  clk10hz/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.852    clk10hz/data0[23]
    SLICE_X58Y28         FDRE                                         r  clk10hz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.852     1.979    clk10hz/clk_IBUF_BUFG
    SLICE_X58Y28         FDRE                                         r  clk10hz/count_reg[23]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X58Y28         FDRE (Hold_fdre_C_D)         0.105     1.572    clk10hz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk100hz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100hz/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.585     1.468    clk100hz/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  clk100hz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clk100hz/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.742    clk100hz/count_reg_n_0_[23]
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  clk100hz/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.853    clk100hz/count0_carry__4_n_5
    SLICE_X62Y28         FDRE                                         r  clk100hz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.854     1.981    clk100hz/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  clk100hz/count_reg[23]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    clk100hz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk100hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100hz/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.583     1.466    clk100hz/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  clk100hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  clk100hz/count_reg[3]/Q
                         net (fo=2, routed)           0.133     1.740    clk100hz/count_reg_n_0_[3]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  clk100hz/count0_carry/O[2]
                         net (fo=1, routed)           0.000     1.851    clk100hz/count0_carry_n_5
    SLICE_X62Y23         FDRE                                         r  clk100hz/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.851     1.978    clk100hz/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  clk100hz/count_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    clk100hz/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk10hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk10hz/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.581     1.464    clk10hz/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  clk10hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  clk10hz/count_reg[11]/Q
                         net (fo=2, routed)           0.133     1.738    clk10hz/count[11]
    SLICE_X58Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  clk10hz/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.849    clk10hz/data0[11]
    SLICE_X58Y25         FDRE                                         r  clk10hz/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.848     1.975    clk10hz/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  clk10hz/count_reg[11]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.105     1.569    clk10hz/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y25   clk100hz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   clk100hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   clk100hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   clk100hz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   clk100hz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   clk100hz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   clk100hz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   clk100hz/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   clk100hz/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   clk10hz/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   clk10hz/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   clk10hz/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   clk10hz/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   clk10hz/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   clk10hz/count_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   clk10hz/count_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   clk100hz/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   clk100hz/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   clk100hz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   clk100hz/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   clk100hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   clk100hz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   clk100hz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   clk100hz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   clk100hz/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   clk100hz/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   clk100hz/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   clk100hz/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   clk100hz/count_reg[17]/C



